# nterface Circuits Data Book

# Interface Circuits Data Book

1987

1987

Data Acquisition and Conversion, Display Drivers, Line Drivers/Receivers, Peripheral Drivers/Actuators, Memory Interface, Speech Synthesis





# Interface Circuits Data Book



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Specifications contained in this data book supersede all data for these products published by TI in the United States before September 1986.

ISBN 0-89512-199-9

Copyright © 1987, Texas Instruments Incorporated

#### INTRODUCTION

Texas Instruments offers a broad line of Interface and Speech Products serving analog signal conditioning/processing and interface applications that may require higher currents and/or higher voltages than can be achieved with conventional digital devices.

TI's Interface circuits represent technologies from classic bipolar through BIDFET, Advanced Low-Power Schottky (ALS), IMPACT™, LinCMOS™, and ADVANCED LinCMOS™ processes. The ALS and IMPACT™ oxide-isolated technologies provide the Interface family with improved speed-power characteristics. LinCMOS™ and ADVANCED LinCMOS™ technologies feature a step-function improvement in impedance, speed, power dissipation, and threshold stability.

TI's Interface products include such devices as data transmission circuits that tie computers and their associated

peripherals together according to a set of industry (EIA) standards that prescribe line length, data rates, and propagation delays, among other things. With the recent growth of the flat panel display market, Tl's high-voltage display drivers are providing cost-effective and reliable solutions to the AC-plasma, vacuum-fluorescent, and electroluminescent display markets. Analog-to-digital and digital-to-analog converters are offered as peripheral support chips in microprocessor-based systems and DSP (digital signal processing) related analog interfaces. Tl's line of high-current motor/printhead and MOSFET drivers combine logic control and high current-drive capability on one IC.

During the last decade, TI has produced a wide range of speech-generating devices based on the technique of pitch-excited linear predictive coding (LPC). This technique extracts data from original recorded speech to define the control parameters for a mathematical model of the vocal tract. The speech generated from this model retains all the inflection and voice characteristics of the original spoken phrase while minimizing digitized data storage requirements; and it does not exhibit the robotic quality often associated with synthesis-by-rule systems.

This data book provides information on the following types of products:

- Analog Switches
- High-Current Actuators and Peripheral Drivers
- Switched-Capacitor General Purpose Filters
   A/D and D/A Converters
- High-Voltage Display Drivers
- IBM 360/370 I/O Line Drivers
- IEEE-488 (GPIB) Octal Bus Transceivers
- RS-422-A Line Drivers
- RS-422-A, RS-423-A, and RS-485 Line Receivers
- LPC10 and LPC12 Voice Synthesis Functions on a Chip
- One-Chip Speech System
- Auxiliary Speech Memories

These products cover the dynamic development of linear circuits from the classical operational amplifier to the high-performance A/D and D/A converters and speech-generating devices. New surface-mount packages (8 to 84 leads) include both ceramic and plastic chip carriers, and the small-outline (D) plastic packages that optimize board density with minimum impact on power-dissipation capability.

The Selection Guide includes a functional description of each product, and to assist the design engineer, the Guide is organized into sections containing information on key parameters and packaging. Ordering information and mechanical data are in Appendix B.

IMPACT™, LinCMOS™, and ADVANCED LinCMOS™ are trademarks of Texas Instruments Incorporated.

During the last decade, TI has produced one of the largest IC socket families. TI's sockets include every type and size socket in common use today and are available in a wide choice of contact materials and designs. Details on TI's sockets are presented in Appendix B.

While this volume offers design and specification data only for Interface and Speech components, complete technical data for any TI semiconductor product is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTER P. O. Box 809066 DALLAS, TEXAS 75380-9066

We sincerely feel that you will discover the new 1987 *Interface Circuits Data Book* to be a significant addition to your collection of technical literature.

General Info	rmation
Alphanumeric In Selection Guide	dex
Data Acquisi	tion Circuits
Cross-Reference Data Sheets	e Guide
Display Drive	ers.
Data Sheets	
Line Drivers	and Receivers
Cross-Reference Data Sheets	Guide
Peripheral Di	rivers/Actuators
Cross-Reference Data Sheets	Guide
Memory Inte	rface Circuits
Data Sheets	
Speech Synt	hesis Circuits
Data Sheets	
Appendix A	Power Derating Curves
Appendix B	Ordering Instructions Mechanical Data
•	IC Sockets
Appendix C	Explanation of Logic Symbols

# **ALPHANUMERIC INDEX**

25,405		1	
DEVICE	PAGE NO. 2-9	DEVICE	PAGE NO. 4-391
ADC0803C	2-9 2-9	SN55188	4-391
ADC0804C	2-15	SN55189A	4-397
ADC0804I	2-15	SN5520	6-3
ADC0805C	2-9	SN5522	6-15
ADC08051	2-9	SN55234	6-35
ADC0808	2-21	SN5524	6-25
ADC0808M	2-29	SN55325	6-45
ADC0809	2-21	SN55326	6-55
ADC0831A	2-37	SN55327	6-55
ADC0831B	2-37	SN55426B	3-3
ADC0832A	2-37	SN55427B	3-3
ADC0832B	2-37 2-45	SN55450B	5-81 5-81
ADC0834B	2-45 2-45	SN55452B	5-81
ADC0838A	2-45	SN55453B	5-81
ADC0838B	2-45	SN55454B	5-81
AM26LS31C	4-5	SN55461	5-93
AM26LS31M	4-5	SN55462	5-93
AM26LS32AC	4-13	SN55463	5-93
AM26LS32AM	4-13	SN55464	5-93
AM26LS33AC	4-13	SN55471	5-109
AM26LS33AM	4-13	SN55472	5-109
AM26S10C	4-23 4-23	SN55473	5-109 5-109
AM26S11C	4-23	SN55500E	3-103
AM26S11M	4-23	SN55501E	3-29
DS3680	5-5	SN55551	3-79
L293	5-9	SN55552	3-79
L293D	5-13	SN55553	3-95
L298	5-17	SN55554	3-95
MC3446	4-31 4-35	SN55ALS192	4-481 4-351
MC3452	4-35	SN65500E	3-23
MC3453	4-43	SN65501E	3-35
MC3486	4-47	SN65508	3-41
MC3487	4-53	SN65509	3-47
N8T26	4-57	SN65512B	3-53
PBL3717A	5-19 4-73	SN65513B	3-59 3-71
SN55107A	4-73	SN65551	3-87
SN55108A	4-73	SN65552	3-87
SN55108B	4-73	SN65553	3-101
SN55109A	4-89	SN65554	3-101
SN55110A	4-89	SN65555	3-109
SN55113	4-101	SN65556	3-109
SN55114	4-113	SN65557	3-117
SN55115	4-121 4-131	SN65558	3-117 3-125
SN55117	4-131	SN65560	3-125
SN55118	4-131	SN65563	3-133
SN55119	4-131	SN65564	3-133
SN55121	4-143	SN65567	3-141
SN55122	4-147	SN65568	3-141
SN55138	4-181	SN75061	4-63
SN55150	4-205 4-223	SN75064	5-23 5-23
SN55154	4-223 4-237	SN75065	5-23 5-23
SN55157	4-255	SN75067	5-23
SN55158	4-261	SN75068	5-29
SN55182	4-377	SN75069	5-29
SN55183	4-385	SN75107A	4-73

EVICE	PAGE NO.	DEVICE	PAGE
N75107B,	4-73	SN75372	5-33
N75108A	4-73	SN75374	5-43
N75108B	4-73	SN75407	5-53
N75109A	4-89	SN75408	5-53
N75110A	4-89	SN75435	5-57
N75111	4-97	SN75436	5-63
N75112	4-89	SN75437A	5-63
N75113	4-101	SN75438	5-63
		1	
N75114	4-113	SN75440	5-69
N75115	4-121	SN754410	5-1
N75116	4-131	SN754411	5-1
N75117	4-131	SN75446	5-7
N75118	4-131	SN75447	5-7
N75119	4-131	SN75448	5-7
N75121	4-143	SN75449	5-7
N75122	4-147	SN75451B	5-8
N75123	4-153	SN75452B	5-8
N75124	4-157	SN75453B	5-8
N75125	4-163	SN75454B,	5-8
N75127	4-163	SN75461	5-9
N75128	4-169	SN75462	5-9
N75129	4-169	SN75463	5-9
N75136	4-175	SN75465	5-1
N75138	4-181	SN75466	5-1
N75140	4-191	SN75467	5-1
N75141	4-191	SN75468	5-1
N75146	4-199	SN75469	5-1
N75150	4-205	SN75471	5-1
N751506	3-153	SN75472	5-1
N751508	3-161	SN75473	5-1
N75151	4-211	SN75476	5-1
N751516	3-153	SN75477	
N751518	3-161	SN75478	5-1
N75152	4-223	SN75479	5-1
N75153	4-211	SN75491	3-7
N75154	4-237	SN75491A	3-7
N75155	4-245	SN75492	3-7
N75157	4-255	SN75492A	3-7
N75158	4-261	SN75494	3-1
N75159	4-269	SN75500E	3-2
N75160B	4-281	SN75501E	3-3
N75161B	4-289	SN75508	3-4
N75162B	4-289	SN75509	3-4
N75163B	4-301	SN75512B	3-5
N75164B	4-309	SN75513B	3-5
N75172	4-319	SN75514	3-6
N75173	4-327	SN75518	3-7
N75174	4-335	SN75551	3-8
N75175	4-343	SN75552	3-8
N75176B	4-351	SN75553	3-1
N75177B	4-361	SN75554	3-1
N75178B	4-361	SN75555	3-1
		1	
N75179B	4-371	SN75556	3-1
N75182	4-377	SN75557	3-1
N75183	4-385	SN75558	3-1
N75188	4-391	SN75559	3-1
N75189	4-397	SN75560	3-1
N75189A	4-397	SN75563	3-1
N75207	4-405	SN75564	3-1
N75207B	4-405	SN75567	3-1
	4-405	SN75568	3-1
N75208			



DE 140			
DEVICE	PAGE NO.	DEVICE	PAGE NO.
SN75603	5-123	TLC10	2-123
SN75604 SN75605	5-123 5-123	TLC1205AI	2-181 2-181
SN75608	5-123	TLC1225AI	2-181
SN75609	5-143	TLC1225BI	2-181
SN75ALS126	4-413	TLC14	2-101
SN75ALS130	4-419	TLC1540I	2-197
SN75ALS160	4-425	TLC1540M	2-197
SN75ALS161	4-435	TLC1541I	2-197
SN75ALS162	4-443	TLC1541M	2-197
SN75ALS163	4-453	TLC20	2-123
SN75ALS164	4-461	TLC32040I	2-271
SN75ALS165	4-471	TLC32040M	2-271
SN75ALS192	4-481	TLC4016I	2-205
SN75ALS193	4-489	TLC4016M	2-205
SN75ALS194	4-501 4-511	TLC4066I	2-213
TL0808	2-57	TLC4066M	2-213 2-139
TL0809	2-57	TLC532AM	2-139
TL182C	2-65	TLC533AI	2-139
TL182I	2-65	TLC533AM	2-139
TL182M	2-65	TLC5401	2-149
TL185C	2-65	TLC540M	2-149
TL185I	2-65	TLC5411	2-149
TL185M	2-65	TLC541M	2-149
TL188C	2-65	TLC543I	2-157
TL188I	2-65	TLC543M	2-157
TL188M	2-65	TLC544I	2-157
TL1911	2-65 2-65	TLC544M TLC545I	2-157 2-165
TL191M	2-65	TLC545M	2-165
TL376C	5-165	TLC5461	2-165
TL4810B	3-171	TLC546M	2-165
TL4810BI	3-171	TLC548C	2-173
TL500C	2-71	TLC548I	2-173
TL501C	2-71	TLC548M	2-173
TL502C	2-71	TLC549C	2-173
TL503C	2-71	TLC5491	2-173 2-173
TL505C	2-85 2-91	TLC549M	2-173
TL507I	2-91	TLC7136C	2-221
TL5812	3-177	TLC7524C	2-243
TL5812I	3-177	TLC7524I	2-243
TL601C	2-97	TLC7528C	2-251
TL601I	2-97	TLC7528I	2-251
TL601M	2-97	TLC7533	2-263
TL604C	2-97	TSP50C40A	7-3
TL604I	2-97	TSP50C50	7-7
TL604M	2-97	TSP5110A	7-11
TL607C	2-97	TSP5220C	7-15
TL607I	2-97 2-97	TSP60C20	7-19 7-23
TL610C	2-97 2-97	uA9636AC	4-523
TL610I	2-97	uA9637AC	4-529
TL610M	2-97	uA9637AM	4-529
TLC04	2-103	uA9638C	4-535
TLC0820AC	2-113	uA9639C	4-539
TLC0820AI	2-113	UCN4810A	3-183
TLC0820AM	2-113	UDN2841	5-169
TLC0820BC	2-113	UDN2845	5-169
TLC0820BM	2-113	ULN2001A	5-173
TLC0820BM	2-113	ULN2002A	5-173

ଜୁ	DEVICE	PAGE NO.
en	ULN2003A	5-173
era	ULN2004A	5-173
<u>o</u>	ULN2005A	5-173
_	ULN2064	5-181
Inform	ULN2065	5-181
ゔ	ULN2066	5-181
ĭ	ULN2067	5-181
3	ULN2068	5-187
മ	ULN2069	5-187
<b>≓</b> .	ULN2074	5-193
Υ .	ULN2075	5-193

# SELECTION GUIDE DATA ACQUISITION CIRCUITS

# Single-Slope and Dual-Slope A/D Converters

RESOLUTION	CONVERSION SPEED (ms)	FUNCTION	TYPE	PACKAGE	PAGE
4 1/2 Bits		Dual-Slope Analog	TL500	J	2-71
8-10 Bits	}	Processors	TL501	J	2-71
4 1/2 Digits	80	Digital Processors with Seven-Segment Outputs	TL502	N	2-71
4 1/2 Digits		Digital Processors with BCD Outputs	TL503	14	2-71
10-Bits	50	Dual-Slope Analog	TL505		2-85
7-Bits	1	Pulse-Width Modulator for Single-Slope Converter	TL507	Р	2-91
4 1/2 Digits	34	Dual-Slope ADC with BCD Output	TLC7135		2-221
3 1/2 Digits	333	Dual-Slope ADC with LCD Drivers	TLC7136	N	2-233

# D/A Converters (5 to 15 Volts)

RESOLUTION	FUNCTION	TYPE	SETTLING TIME	PACKAGE	PAGE
8 Bits	Single Multiplying DAC	TLC7524	100 ns	D,N	2-243
8 Bits	Dual Multiplying DAC	TLC7528	100 118	N	2-251
10 Bits	Single Multiplying DAC	TLC7533	150 ns	14	2-263

# SELECTION GUIDE DATA ACQUISITION CIRCUITS

#### Successive-Approximation A/D Converters

ADDRESS	CONVERSION		NPUTS	UNADJUSTED ERROR		RESOLUTION	POWER					
DATA I/O FORMAT	SPEED <sup>†</sup> (μs)	ANALOG DEDICATED	1 . 1	(MAX) ±LSB	TYPE	BITS	DISSIPATION (TYP)	PACKAGE	PAGE			
TOMMAT	<del></del>			0.5	ADC0803				2-9			
		1 §			ADC0804			N	2-15			
1			0	1.0	ADC0805				2-9			
				0.75	ADC0808		10 mW	FN,N	2-21			
	100			0.75	ADC0808M			FK,JD	2-29			
		8		1.25	ADC0809				2-21			
1				0.75	TL0808	8	0.5.11	FN,N	2-57			
				1.25	TL0809		0.5 mW		2-57			
PARALLEL	1	1		1.0	TLC0820A		05 144	FN,N	2-113			
1	. '	,			TLC0820B		35 mW	FK,J	2-113			
	15	5	6	6 0.5	TLC532A		6 mW	FN,N	2-139			
	30	5			TLC533A				2-139			
1						1.0	TLC1205A				2-181	
	10	1.5	1 §	15	15	0	0.5	TLC1205B	12 Plus Sign	25 mW	L,N	2-181
	10	,-		1.0	TLC1225A	1 12 rids olgii	20	'',"	2-181			
				0.5	TLC1225B				2-181			
		15	15	15		1.0	ADC0831A				2-37	
				0.5	ADC0831B	1		P	2-37			
				1.0	ADC0832A			•	2-37			
1	84			0.5	ADC0832B		10 mW		2-37			
		45		1.0	ADC0834A	]		N	2-45			
		,		0.5	ADC0834B				2-45			
		8		1.0	ADC0838A				2-45			
					ADC0838B	]		FN,N	2-45			
	13	11			TLC540	1		.,,,,,	2-149			
SERIAL	25		0		TLC541	8			2-149			
	22	5			TLC543	1		D,N	2-157			
	25			0.5	TLC544	1			2-157			
	13	19			TLC545		_ /_	FN,N	2-165			
	25				TLC546		6 mW		2-165			
-	22	1			TLC548	1		D,P	2-173			
	25	·		4			TLC549				2-173	
	31	11			TLC1540	10		FN,N	2-197			
	31		·	1.0	TLC1541	<b> </b>			2-197			
	52	2¶		#	TLC32040	14	200 mW	N	2-271			

<sup>†</sup> Includes access time.

<sup>&</sup>lt;sup>‡</sup> Analog/digital inputs can be used either as digital logic inputs or inputs for analog to digital conversion. For example: The TLC532/3A can have 11 analog inputs, 5 analog inputs and 6 digital inputs, or any combination in between.

<sup>§</sup> Differential Input.

The TLC32040 has two differential inputs for the 14 bit A/D and a serial port input for the 14 bit D/A.

<sup>#</sup>The A/D conversion accuracy for this device is measured in terms of signal-to-quantization distortion and also in LSB over certain converter ranges. Please refer to the data sheet.

# SELECTION GUIDE DATA ACQUISITION CIRCUITS

# **Analog Switches and Multiplexers**

FUNCTION	TYPICAL IMPEDANCE (OHM)	VOLTAGE RANGE (V)	POWER SUPPLIES (V)	TYPE	PACKAGE	PAGE
TWIN SPDT	100			TL182		2-65
I WIN SPDT	150	10	± 15	TL185	N	2-65
DUAL SPST	100	± 10	±15	TL188		2-65
TWIN DUAL SPST	150			TL191		2-65
SPDT	100		± 25	TL601	P	2-97
DUAL SPDT	100	-17 to +25		TL604		2-97
SPST WITH ENABLE	100	-17 10 +25	±25	TL607	_	2-97
SPST WITH LOGIC INPUTS	80			TL610		2-97
QUAD BILATERAL	50	2 to 12	12	TLC4016	N,D,J	2-205
ANALOG SWITCH	30	2 10 12	12	TLC4066	נ,ט,או	2-213

# Switched-Capacitor Filter ICs

FUNCTION	FILTER ORDER	POWER SUPPLIES (V)	TYPE	PACKAGE	PAGE
DUAL FILTER, GENERAL PURPOSE	2	±4 to ±5	TLC10	FN.N	2-123
DOAL FILTER, GENERAL FORFOSE			TLC20	FIN,IN	2-123
LOW PASS, BUTTERWORTH	4	. 0.5 0	TLC04	D,P	2-103
LOW PASS, BUTTERWORTH	4	± 2.5 to ± 6	TLC14	D,F	2-103

# SELECTION GUIDE DISPLAY DRIVERS

# **Electroluminescent Display Drivers**

DESCRIPT	DRVRS	INPUT	POWER	PRODUCT FEATURES	TYPE	PKG	PAG
	PER PKG	COMPATIBILITY	SUPPLY	2051/	01155554		0.70
				225-V open-drain DMOS outputs     Social in possible and possible	SN55551	FD	3-79
				Serial-in, parallel-out architecture     50-mA current sink output capability	SN65551 SN75551	FN,N	3-87
				Extremely low steady state power	311/3331		
	·			consumption	SN55552	FD	3-79
				Left side (SNXX551) and right side	31133332	''	3-73
				(SNXX552) drivers enhance	SN65552		
	32		V <sub>CC1</sub>	circuit layout	SN75552	FN,N	3-87
ROW	٠.		(logic)	Monolithic BIDFET integrated circuits	0.170002		
DRIVER			= 10.8 V	Very low steady-state power	SN65557		3-11
2112.1.		CMOS	to 15 V	consumption	SN75557		
				300-mA output capability	SN65558		
				High-voltage open-collector N-P-N outputs	SN75558		3-11
				225-V totem-pole BIDFET output structures		FN	
			·	70-mA output capability	SN65563		3-13
	34			Very low steady-state power consumption	SN75563		
				3-State capabilities	SN65564		
				Selectable Open-Source or Open-Drain output	SN75564		3-1:
					SN55553	FD	3-9
			60-V totem-pole BIDFET output structures	SN65553			
				Serial-in, parallel-out architecture	SN75553	FN,N	3-10
				15-mA sink or source output capability	SN55554	FD	3-9!
				Top (SNXX553) and bottom (SNXX554)	SN65554		
				drivers enhance circuit layout	SN75554		3-10
				90-V output voltage swing capability	01105555		
			V <sub>CC1</sub>	15-mA output source and sink current	SN65555		3-10
			(logic)	capability	SN75555		
			= 10.8 V	High-speed serially-shifted data input		FN,N	
		Ì	to 15 V	Totem-pole outputs	SN65556	}	3-10
001111111				Latches on all driver outputs	SN75556		
COLUMN	32	CMOS		Energy recovery system compatible			
DRIVERS		i		80-V totem-pole BIDFET output structures	SN65559	-N. N.	
				Serial-in, parallel-out architecture	SN75559	FN,N	3-1:
				15-mA sink or source output capability			
		,		Top (SNXX559) and bottom (SNXX560)	SN65560	5N. N.	2.1
		*		drivers enhance circuit layout	SN75560	FN,N	3-1:
	1			Energy recovery system compatible	CNEEES		
		:	V	4.5-V to 5.5-V V <sub>CC1</sub> operation at 5 MHz	SN65567		3-14
	1		V <sub>CC1</sub>	Two Parallel high-speed 16-bit shift registers	SN75567		
			(logic)	60-V totem-pole BIDFET output structures		FN	
	1		= 4.5 V	15-mA sink or source output capability	SN65568		2.
			to 5.5 V	Top (SNXX567) and bottom (SNXX568)	SN75568		3-14
							1

# SELECTION GUIDE DISPLAY DRIVERS

# **LED Display Drivers**

DESCRIPT	DRVRS	INPUT	POWER	POWER PRODUCT FEATURES		PKG	PAGE
	PER PKG	COMPATIBILITY	SUPPLY	111000011211101120	TYPE		.,,,,,
SEGMENT	4		10 V	50-mA source/sink capability	SN75491		3-7
DRIVERS	4		20 V	50-IIIA Source/sink capability	SN75491A		3-7
		MOS	10 V	250-mA sink capability	SN75492	N	3-7
DIGIT	6	WIOS	20 V	250-ma sink capability	SN75492A	IN	3-7
DRIVERS	٥		Variable from	250-mA sink capability	SN75494		3-15
		3.2 V to 8.8 V	Display blanking provisions	31175494		3-15	

# Vacuum Fluorescent Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE
		TTL	V <sub>CC1</sub> (logic) = 5 V to 15 V V <sub>CC2</sub> (display) = 0 V to 60 V	Serial-in, parallel-out architecture  60-V totem-pole outputs  25-mA current source output capability  On-board latches	SN65512B SN75512B	DW,N	3-53
	12		V <sub>CC1</sub> (logic) = 5 V to 15 V, V <sub>CC2</sub> , (display) = 0 V to 60 V	All features same as SN65512B except  Shift register reset replaces latches	SN65513B SN75513B	DW,N	3-59
ANODE, GRID DRIVERS		смоѕ	V <sub>CC1</sub> (logic) = 5 V to 15 V, V <sub>CC2</sub> , V <sub>CC3</sub> , (display) = 0 V to 60 V	All features same as SN65512B except  • 125-V totem-pole output	SN75514	DW,N	3-65
SEGMENT OR DOT MATRIX FORMATS	32	CMOS, TTL	V <sub>CC1</sub> (logic) = 5 V to 15 V, V <sub>CC2</sub> , (display) = 0 V to 60 V	All features same as SN65512B except  32 bits for large format displays	SN65518 SN75518	FN,N	3-71
	10	CMOS, TTL	V <sub>CC1</sub> (logic) = 5 V to 15 V V <sub>CC2</sub> (display) = 0 V to 60 V	Serial-in, parallel-out architecture  60-V totem-pole outputs  40-mA current source output capability Second source to Sprague UCN-4810A	UCN4810A	N	3-18
	10	смоѕ	V <sub>CC1</sub> (logic) = 5 V to 15 V	Serial-in, parallel-out architecture  60-V totem-pole outputs  40-mA current source output capability Improved direct replacement for UCN4810A and TL4810A	TL4810B TL4810BI	DW,N	3-17
	20		VCC2 (display) = 0 V to 60 V	<ul> <li>70-V output voltage swing capability</li> <li>Drives up to 20 lines</li> <li>Direct replacement for Sprague UCN5812A</li> </ul>	TL5812 TL5812I	FN,N	3-17

# SELECTION GUIDE DISPLAY DRIVERS

# DC Plasma Display Drivers

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE
ROW DRIVERS			V <sub>CC</sub> (logic) = 4 V to 6 V	180-V open drain parallel output     220-mA parallel output sink current     Left side (SN751506) and right side     (SN751516) drivers enhance circuit     layout	SN751506 SN751516		3-153
COLUMN DRIVERS	32	CMOS	V <sub>CC</sub> (logic) = 4.5 V to 5.5 V	- 120-V open collector P-N-P parallel outputs     Two parallel high-speed 16-bit shift registers     Latches on all driver outputs     Top (SN751508) and bottom (SN751518) drivers enhance circuit layout	SN751508 SN751518	FT	3-161
ANODE DRIVERS	7	TTL	V <sub>CC+</sub> = 4.5 V to 5.5 V V <sub>CC-</sub> = -10.8 V to -13.2 V	Serial-in, parallel-out architecture     100-V output capability     Alternative driver for VF	SN75581	J,N	3-149

# **AC Plasma Display Drivers**

DESCRIPT	DRVRS PER PKG	INPUT COMPATIBILITY	POWER SUPPLY	PRODUCT FEATURES	TYPE	PKG	PAGE
			V <sub>CC1</sub> (logic)	Independent addressing of each gate for serial and parallel applications	SN55426B		
	4		= 10 V to 14 V V <sub>CC2</sub> (display) = 40 V to 90 V	30-mA integral clamp diodes on outputs     Switches 70 V in 1.2 us	SN55427B	J	3-3
	32 (8-bits with 1			High-speed serial-in, parallel-out architecture (MHz)	SN55500E	FD,JD	3-17
	of 4 selectors)		V <sub>CC1</sub> (logic) = 10.8 V to 13.2 V	<ul><li>Fast output transitions (&lt; 150 ns)</li><li>25-mA output current capability</li></ul>	SN65500E SN75500E	FN,N	3-23
AXIS DRIVERS		CMOS	V <sub>CC2</sub> (display) = 0 V to 100 V	<ul><li>X-axis driver (SNXX500)</li><li>Y-axis driver (SNXX501)</li></ul>	SN55501E	FD JD	3-29
	32		- 0 1 10 100 1	<ul> <li>Military temperature packages available (SN55500, SN55501)</li> </ul>	SN65501E SN75501E	FN,N	3-35
	32 × 1			<ul> <li>High-speed serial-in, parallel-out</li> <li>X-axis driver (SNCC508)</li> </ul>	SN65508 SN75508	FN	3-41
	32 (8 bits plus 2 select bits)		V <sub>CC1</sub> (logic) = 8 V to 11.4 V V <sub>CC2</sub> (display) = V <sub>CC1</sub> to 90 V		SN65509 SN75509		3-47

# SELECTION GUIDE LINE DRIVERS AND RECEIVERS

# Line Drivers

APPLICATION	ОИТРИТ	DRIVERS	DEVICE	PKG	PAGE
		PER PACKAGE	TYPE	1	NUMBER
			SN55158	JG	4-261
		2	SN75158	D,JG,P	7 201
		-	SN75159	N,L,D	4-269
			uA9638	D,JG,P	4-535
			AM26LS31	D,FK,J,N	4-5
			MC3487	D,J,N	4-53
EIA STANDARD RS-422-A	DIFFERENTIAL		SN75151	N,L,WD	4-211
	·		SN75153	J,N	4-211
		4	SN75172	J,N	4-319
			SN75174	J,N	4-335
			SN55ALS192	J,FK	4-481
			SN75ALS192	D,J,N	4-401
			SN75ALS194	D,J,N	4-501
FIA CTANDARD DC 405	DIFFERENTIAL	4	SN75172	J,N	4-319
EIA STANDARD RS-485	DIFFERENTIAL	4	SN75174	J,N	4-335
EIA STANDARD RS-423-A	SINGLE-ENDED	2	uA9636A	D,JG,P	4-523
	SINGLE-ENDED	2	SN55150	JG,FK	4.005
			SN75150	D,JG,P	4-205
EIA STANDARD RS-232-C			uA9636A	D,JG,P	4-523
		4	SN55188	J,FK	4.004
		4	SN75188	D,J	4-391
		2	SN75123	D,J,N	4-153
IBM 360/370		4	SN75ALS126	D,J,N	4-413
			SN75ALS130	D,J,N	4-419
05115511 5115505			SN55121	FK,J	
GENERAL PURPOSE	SINGLE-ENDED	2	SN75121	D,J,N	4-143
			MC3453	D,J,N	4-43
			SN55109A	FK,J	
			SN75109A	D,J,N	
			SN55110A	FK,J	4-89
			SN75110A	D,J,N	
GENERAL PURPOSE			SN75111	D,J,N	4-97
	DIFFERENTIAL	2	SN75112	D,J,N	4-89
			SN55113	FK,J	
			SN75113	D,J,N	4-101
			SN55114	FK,J	
			SN75114	D,J,N	4-113
		-	SN55183	FK,J	
			SN75183	D,J,N	4-385

# SELECTION GUIDE LINE DRIVERS AND RECEIVERS

#### Line Receivers

APPLICATION	OUTPUT	RECEIVERS	DEVICE	PKG	PAGE
AFFLICATION	001701	PER PACKAGE	TYPE	FRG	NUMBER
			SN75146	D,JG,P	4-199
	1		SN55157	JĠ	4-255
•		2	SN75157	D,JG,P	4-255
			uA9637A	D,JG,P	4-529
			uA9639	D,JG,P	4-539
EIA STANDARD RS-422-A	DIFFERENTIAL	4	AM26LS32A	D,FK,J,N	4-13
			MC3486	D,J,N	4-47
		4	SN75173	D,J,N	4-327
		4	SN75175	D,J,N	4-343
			SN75ALS193	J	4-489
	1		SN75ALS195	J	4-511
FIA CTANDARD DC 405	DIFFEDENTIAL		SN75173	D,J,N	4-327
EIA STANDARD RS-485	DIFFERENTIAL	4	SN75175	D,J,N	4-343
			SN75146	D,JG,P	4-199
		0	SN75157	D,JG,P	4-255
	1	2	uA9637A	D,JG,P	4-529
	1		uA9639	D,JG,P	4-539
EIA STANDARD RS-423-A	000000		AM26LS32A	D,FK,J,N	4-13
	SINGLE-ENDED		MC3486	D,J,N	4-47
			SN75173	D,J,N	4-327
		4.	SN75175	D,J,N	4-343
			SN75ALS193	J	4-489
			SN75ALS195	J	4-511
		2	SN55152	J,FK	4-223
			SN75152	D,J,N	4-223
	1		SN55154	-J,FK	4-237
EIA STANDARD RS-232-C	CINCLE ENDED		SN75154	D,J,N	4-237
EIA STANDARD RS-232-C	SINGLE-ENDED	4	SN55189	J,FK	
		4	SN75189	D,J,N	4-397
			SN55189A	J,FK ·	4-397
			SN75189A	D,J,N	
		3	SN75124	D,J,N	4-157
		7	SN75125	DIN	4 160
IBM 360/370	SINGLE-ENDED	7	SN75127	D,J,N	4-163
	1		SN75128	DW IN	4 160
		8	SN75129	DW,J,N	4-169
			SN55122	FK,J	4 147
CENERAL PURPOCE	CINCLE ENDES	0	SN75122	D,J,N	4-147
GENERAL PURPOSE	SINGLE-ENDED	2	SN75140	D,JG,P	4 101
			SN75141	D,JG,P	4-191

# SELECTION GUIDE LINE DRIVERS AND RECEIVERS

# Line Receivers (Continued)

APPLICATION	ОИТРИТ	RECEIVERS PER PACKAGE	DEVICE TYPE	PKG	PAGE NUMBER	
			SN55107A	FK,J		
			SN75107A	D,J,N		
			SN55107B	FK,J		
			SN75107B	D,J,N	4-73	
			SN55108A	FK,J	4-73	
			SN75108A	D,J,N		
			SN55108B	FK,J		
		2	SN75108B	D,J,N		
			SN55115	FK,J	4-121	
GENERAL PURPOSE	DIFFERENTIAL		SN75115	D,J,N	4-121	
			SN55182	FK,J	4-377	
			SN75182	D,J,N	4-377	
			SN75207	D,J,N		
			SN75207B	N,L,D	4-405	
			SN75208	D,J,N	4-405	
			SN75208B	D,J,N		
			AM26LS33A	D,FK,J,N	4-13	
		4	MC3450	D,J,N	4-35	
			MC3452	D,J,N	4-35	

# SELECTION GUIDE LINE DRIVERS AND RECEIVERS

#### Line Transceivers

APPLICATION	BUS I/O	TRANSCEIVERS PER PACKAGE	DEVICE TYPE	PKG	PAGE NUMBER
EIA STANDARD RS-232-C	SINGLE-ENDED	1	SN75155	D,JG,P	4-245
			SN65176B	D,JG,P	4.054
EIA STANDARD RS-422-A			SN75176B	D,JG,P	4-351
AND	DIFFERENTIAL	1	SN75177B	D,JG,P	4.004
EIA STANDARD RS-485			SN75178B	D,JG,P	4-361
			SN75179B	D,JG,P	4-371
		4	MC3446	D,J,N	4-31
			SN75160B	DW,J,N	4-281
,			SN75ALS160	DW,J,N	4-425
			SN75161B	DW,J,N	4-289
FIA CTANDARD 400 CDID	OWIGHT ENDED		SN75ALS161	N,L,WD	4-435
EIA STANDARD 488 GPIB	SINGLE-ENDED	8	SN75162B	DW,N	4-289
			SN75ALS162	DW,N	4-443
	`		SN75164B	DW,N	4-309
			SN75ALS164	DW,N	4-461
			SN75ALS165	DW,J,N	4-471
IEEE 802.3 1BASE5	DIFFERENTIAL	1	SN75061	N,L,WD	4-63
			AM26S10C	D,J,N	4-23
			AM26S11C	D,J,N	4-23
			N8T26	D,J,N	4-57
	011101 5 511050	4	SN75136	D,J,N	4-175
	SINGLE-ENDED		SN55138	FK,J	
			SN75138	D,J,N	4-181
			SN75163B	DW,J,N	4-301
051/5041 01/00005		8	SN75ALS163	N,L,WD	4-453
GENERAL PURPOSE			SN55116	FK,J	
			SN75116	D,J,N	
			SN55117	FK,JG	
	DIFFERENCE !		SN75117	D,JG,P	4.404
	DIFFERENTIAL	1	SN55118	J,FK	4-131
			SN75118	D,J,N	
			SN55119	FK,JG	
			SN75119	D,JG,P	

# SELECTION GUIDE PERIPHERAL DRIVERS/ACTUATORS

# **General Purpose Drivers and Actuators**

SWITCHING VOLTAGE MAX (V)	OFF- STATE VOLTAGE MAX (V)	OUTPUT CURRENT (mA)	DRIVERS PER PACKAGE	OUTPUT CLAMP DIODES	INPUT CAPABILITY	FUNCTION	DELAY TIME TYP (ns)	ТҮРЕ	PKG	PAGE
20	30	300	2	NO	TTL	AND	20	SN55450B	FK,J	5-81
20	30	300	2	NO	TTL	AND	18	SN55451B	FK,JG	5-81
20	30	300	2	NO	TTL	NAND	25	SN55452B	FK,JG	5-81
20	30	300	2	NO	TTL	OR	18	SN55453B	FK,JG	5-81
20	30	300	2	NO	TTL	NOR	26	SN55454B	FK,JG	5-81
20	30	300	2	NO	TTL	AND	18	SN75451B	D,P	5-81
20	30	300	2	NO	TTL	NAND	25	SN75452B	D,P	5-81
20	30	300	2	NO	TTL	OR	18	SN75453B	1	5-81
20	30	300	2 .	NO	TTL	NOR	26	SN75454B		5-81
24	24	500	2	YES	TTL	MOS DRIVER	35	SN75372	D,P	5-33
24	24	500	4	YES	TTL	MOS DRIVER	35	SN75374	D,N	5-33
30	35	300	2	NO	TTL	AND	28	SN55461	FK,JG	
30	35	300	2	NO	TTL	NAND	38	SN55462	FK,JG	
30	35	300	2	NO	TTL	OR	28	SN55463	FK,JG	
30	35	300	2	NO	TTL	NOR	35	SN55464	FK,JG	
30	35	300	2	NO	TTL	AND	28	SN75461	D,P	5-93
30	35	300	2 2	NO	TTL	NAND	38	SN75462	D,P	5-93
30 35	35 70	300	4	NO		OR INVERT W ENAB	28	SN75463	D,P NE	5-93
35	70 70	500 600	4	YES YES	TTL,CMOS TTL,CMOS	INVERT W ENAB	1050 750	SN75437A SN75435	NE	5-63 5-57
35	70	600	4	YES	CMOS,MOS,TTL	BUFFER W ENAB	1450	SN75440	NE	5-69
35	70	1000	4	YES	TTL,CMOS	INVERT W ENAB	1050	SN75438	NE	5-63
35	50	1250	4	YES	TTL	INVERT	500	SN75064	NE	5-23
35	50	1250	4	YES	MOS	INVERT	500	SN75066	NE	5-23
35	50	1250	4	YES	TTL,5 V MOS	INVERT	500	SN75068	NE	5-29
35	50	1500	4	NO	TTL,5 V MOS	INVERT	500	UDN2841	NE	5-169
35	50	1500	4	NO	TTL,5 V MOS	INVERT	500	UDN2845	NE	5-169
35	50	1250	4	YES	TTL	INVERT	500	ULN2064	NE	5-181
35	50	1250	4	YES	моѕ	INVERT	500	ULN2066	NE	5-181
35	50	1250	4	YES	TTL,CMOS	INVERT	500	ULN2068	NE	5-187
35	50	1250	4	NO	TTL,CMOS	INVERT	500	ULN2074	NE	5-193
55	70	350	2	YES	TTL,CMOS	AND	300	SN75446	D,P	5-75
55	70	350	2	YES	TTL,CMOS	NAND	300	SN75447	D,P	5-75
55	70	350	2	YES	TTL,CMOS	OR	300	SN75448	D,P	5-75
55	70	350	2	YES	TTL,CMOS	NOR	300	SN75449	D,P	5-75
50	70	500	2	YES	TTL,CMOS	NAND	500	SN75407	D,P	5-53
50	70	500	2	YES	TTL,CMOS	OR	500	SN75408	D,P	5-53
50	70	500	4	YES	TTL,CMOS	INVERT W ENAB	1050	SN75436	NE	5-63
50	50	350	7	YES	TTL,CMOS,PMOS	INVERT	250	ULN2001A	D,N	5-173
50	50	350	7	YES	25 V PMOS	INVERT	250	ULN2002A	D,N	5-173
50	50	350	7	YES	TTL,CMOS	INVERT	250	ULN2003A	D,N	5-173
50	50	350	7	YES	15 V MOS	INVERT	250	ULN2004A		5-173
50	50	350	7	YES	TTL	INVERT	250	ULN2005A	D,N	5-173

# SELECTION GUIDE PERIPHERAL DRIVERS/ACTUATORS

# **General Purpose Drivers and Actuators (Continued)**

SWITCHING VOLTAGE MAX (V)	OFF- STATE VOLTAGE MAX (V)	OUTPUT CURRENT (mA)	DRIVERS PER PACKAGE	OUTPUT CLAMP DIODES	INPUT CAPABILITY	FUNCTION	DELAY TIME TYP (ns)	TYPE	PKG	PAGE
50	80	1500	4	YES	TTL	INVERT	500	SN75065	NE	5-23
50	80	1500	4	YES	MOS	INVERT	500	SN75067	NE	5-23
50	80	1500	4	YES	TTL,5 V MOS	INVERT	500	SN75069	NE	5-29
50	80	1500	4	YES	TTL ·	INVERT	500	ULN2065	NE	5-181
50	80	1500	4	YES	моѕ	INVERT	500	ULN2067	NE	5-181
50	80	1500	4	YES	TTL,5 V MOS	INVERT	500	ULN2069	NE	5-187
50	80	1500	4	NO	TTL,5 V MOS	INVERT	500	ULN2075	NE	5-193
55	70	300	2	NO	TTL	AND	28	SN55471	FK,JG	5-109
55	70	300	2	NO	TTL	NAND	38	SN55472	FK,JG	5-109
55	70	300	2	NO	TTL	OR	28	SN55473	FK,JG	5-109
55	70	300	2	NO	TTL	NOR	35	SN55474	FK,JG	5-109
55	70	300	2	NO	TTL	AND	28	SN75471	D,P	5-109
55	70	300	2	NO	TTL	NAND	38	SN75472	D,P	5-109
55	70	300	2	NO	TTL	OR	28	SN75473	D,P	5-109
55	70	300	2	YES	TTL,CMOS	AND	200	SN75476	D,P	5-117
55	70	300	2	YES	TTL,CMOS	NAND	200	SN75477	D,P	5-117
55	70	300	2	YES	TTL,CMOS	OR	200	SN75478	D,P	5-117
55	70	300	2	YES	TTL,CMOS	NOR	200	SN75479	D,P	5-117
60	60	100	4	YES	TTL,CMOS,MOS	TELECOM RY DRV	1000	DS3680	D,J,N	5-5
60	100	350	7	YES	TTL	INVERT	250	SN75465	D,N	5-101
60	100	350	-7	YES	TTL,CMOS,PMOS	INVERT	250	SN75466	D,N	5-101
60	100	350	7	YES	25 V PMOS	INVERT	250	SN75467	D,N	5-101
60	100	350	7	YES	TTL,CMOS	INVERT	250	SN75468	D,N	5-101
60	100.	350	7	YES	15 V MOS	INVERT	250	SN75469	D,N	5-101

#### **Motor Drivers and Power Actuators**

SWITCHING VOLTAGE MAX (V)	OFF- STATE VOLTAGE MAX (V)	OUTPUT CURRENT (mA)	DRIVERS PER PACKAGE	OUTPUT CLAMP DIODES	INPUT CAPABILITY	FUNCTION	DELAY TIME TYP (ns)	TYPE	PKG	PAGE
18	18	500	3	NO	TTL,MOS,CMOS	HALF-H DRIVER		TL376C	NE	5-165
36	36	600	4	YES	TTL	HALF-H DRIVER	600	L293D	NE	5-13
36	36	1000	4	NO	TTL	HALF-H DRIVER	600	L293	NE	5-9
36	36	1000	4	YES	TTL,CMOS	HALF-H DRIVER	600	SN754410	NE	5-153
36	36	1000	4	NO	TTL,CMOS	HALF-H DRIVER	600	SN754411	NE	5-159
40	40	2000	1	YES	TTL,CMOS	HALF-H DRIVER		SN75603	кс,кн,ку	5-123
40	.40	2000	1	YES	TTL,CMOS	HALF-H DRIVER		SN75604	кс,кн,ку	5-123
40	40	2000	1	YES	TTL,CMOS	HALF-H DRIVER		SN75605	кс,кн,ку	5-123
46	46	1000	1	YES	TTL	STEPPER DRIVER		PBL3717	NE	5-19
46	46	2000	2	NO	TTL	FULL-H DRIVER		L298	κv	5-17
60	60	2500	2	YES	TTL,CMOS	ACTUATOR	800	SN75608	κv	5-133
60	60	2500	2	YES	TTL,CMOS	ACTUATOR	800	SN75609	ΚV	5-143

# SELECTION GUIDE MEMORY INTERFACE CIRCUITS

#### **Core-Memory Drivers**

MAX OUTPUT CURRENT	tPD TYP	POWER SUPPLIES	OUTPUTS	DEVICE TYPE	PKG	PAGE NUMBER
	45 ns	$V_{CC1} = 5 V$ $V_{CC2} = 4.5 V \text{ to } 24 V$	DUAL SOURCE, DUAL SINK	SN55325	FK,J	6-45
600 mA	40 ns	V <sub>CC</sub> = 5 V	QUADRUPLE SINK	SN55326	J	6-55
	35 ns	$V_{CC1} = 5 V$ $V_{CC2} = 4.5 V \text{ to } 24 V$	QUADRUPLE SOURCE	SN55327	j	6-55

tpD - Propagation Delay Time

#### **Core-Memory Sense Amplifiers**

THRESHOLD SENSITIVITY	tPD TYP	UNITS PER PACKAGE	TYPE OF OUTPUT	DEVICE TYPE	PKG	PAGE NUMBER
	35 ns	1	RESISTOR	SN5520	J	6-3
. 45	30 ns	1	OPEN COLL OR RESISTOR	SN5522	J	6-15
±15 mV	05	2	RESISTOR	SN5524	J	6-25
	25 ns	2	RESISTOR	SN55234	J	6-35
. 7>/	28 ns	•	TOTEM DOLE	SN55236	14/6	See
±7 mV	20 hs	2	TOTEM POLE	SN75236	wc	Note 1

tpD - Propagation Delay Time

NOTE 1: For additional information, contact your nearest TI field sales office.

# **MOS-Memory Sense Amplifiers**

THRESHOLD SENSITIVITY	tPD TYP	UNITS PER PACKAGE	TYPE OF OUTPUT	DEVICE TYPE	PKG	PAGE NUMBER
	17 00	2	TOTEM POLE SN55107A FK,J	4-73		
1.25 mV	17 ns 2 TOTEM POLE SN7510	SN75107A	D,J,N	4-73		
± 25 mV	10	2	OPEN COLLECTOR	SN55108A	FK,J	4-73
	19 118	2	OPEN COLLECTOR	SN75108A	D,J,N	4-73
10.37	25 ns	2	TOTEM POLE	SN75207	D,J,N	4-405
± 10 mV	25 ns	2	OPEN COLLECTOR	SN75208	D,J,N FK,J D,J,N	4-405

tpD - Propagation Delay Time

# General Information

# SELECTION GUIDE SPEECH SYNTHESIS CIRCUITS

PROCESS	DESCRIPTION	PACKAGE	DEVICE TYPE	PAGE
	LPC-10 VOICE SYNTHESIZER, 4-BIT CONTROL BUS		TSP5110A	7-11
PMOS	LPC-10 VOICE SYNTHESIZER, 8-BIT CONTROL BUS	N	TSP5220C	7-15
	128K-BIT ROM FOR TSP5110A AND TSP5220C		TSP6100	7-23
	MICROPROCESSOR, SYNTHESIZER, 64K-BIT ROM	N	TSP50C40A	7-3
CMOS	256K-BIT ROM FOR TSP50C4X, TSP50C50 FAMILIES	10	TSP60C20	7-19
CIVIOS	LPC-12 HIGH-QUALITY VOICE SYNTHESIZER WITH 6-POLE	· J.N	TSP50C50	7-7
{	LOW-PASS FILTER	. 3,14	13750050	/-/

General Information	1
Alphanumeric Index Selection Guide	
Data Acquisition Circuits	2
Cross-Reference Guide Data Sheets	
Display Drivers	3
Data Sheets	
Line Drivers and Receivers	4
Cross-Reference Guide Data Sheets	
Peripheral Drivers/Actuators	5
Cross-Reference Guide Data Sheets	
Memory Interface Circuits	6
Data Sheets	
Speech Synthesis Circuits	7
Data Sheets	
Appendix A Power Derating Curves	A
Appendix B Mechanical Data IC Sockets	В
Appendix C Explanation of Logic Symbols	C

# CROSS-REFERENCE GUIDE (manufacturers arranged alphabetically)

Replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

ANALOG DEVICES AD570JN AD7512DIJO AD7512DIKN AD7512DIKO AD7512DISO AD7512DITO AD7533 AD7524JN AD7524AD AD7524AD AD7528CQ AD7820	TI DIRECT REPLACEMENT  TLC7533 TLC7524CN TLC7524IN TLC7528CN TLC7528IN TLC7528IN TLC0820	TI FUNCTIONAL REPLACEMENT ADCO803CN TL182CN TL182IN TL182IN TL182IN TL182IN TL182MJ TL182MJ	PAGE NO. 2-9 2-65 2-65 2-65 2-65 2-65 2-263 2-243 2-243 2-251 2-251 2-113
BURR-BROWN  AD7533 AD7820 ADC82AG ADC82AM	TI DIRECT REPLACEMENT TLC7533 TLC0820	TI FUNCTIONAL REPLACEMENT TLC0820BIN TLC0820AIN	PAGE NO. 2-263 2-113 2-113 2-113
DATEL  ADC-830C  ADC-EK12DC  ADC-EK12DR	TI DIRECT REPLACEMENT ADC0803CN	TI FUNCTIONAL REPLACEMENT TLC7135CN or TLC7136CN or TLC7135CN or TLC7135CN or TLC7136CN or TLC7136CN or TL500/1/3CN	PAGE NO. 2-9 2-221 2-233 2-71 2-221 2-233 2-71
FUJITSU MB4053P		TI FUNCTIONAL REPLACEMENT TL507IN	<b>PAGE</b> <b>NO</b> . 2-91

	· · · · · · · · · · · · · · · · · · ·		
INTERSIL	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
ADC0803LCD	ADC0803IN		2-9
ADC0803LCN	ADC0803CN		2-9
ADC0804LCD	ADC0804IN		2-15
ADC0804LCN	ADC0804CN		2-15
DGM182AK	TL182MN	TL604MP	2-97
DGM182BJ	TL182CN/IN	TL604CP/IP	2-97
DGM185AK	TL185MN	TL604MP	2-97
DGM185BJ	TL185CN/IN	TL604CP/IP	2-97
DGM188AK	TL188MN	TL610MP	2-97
DGM188BJ	TL188CN/IN	TL610CP/IP	2-97
DGM191AK	TL191MN	TL610MP	2-97
DGM191BJ	TL191CN/IN	TL610CP/IP	2-97
ICL7106CPL		TLC7136CN	2-233
ICL7126CPL	TLC7136CN		2-233
ICL7135CPI	TLC7135CN		2-221
ICL7136CPL	TLC7136CN		2-233
	ΤΙ		
HARRIS	DIRECT REPLACEMENT		PAGE NO.
HF10	TLC10		2-123
	. 2010		2 .20
LINEAR	ΤI		PAGE
TECHNOLOGY	DIRECT	•	NO.
	REPLACEMENT		
LTC1060ACN	TLC10N		2-123
LTC1060CN	TLC20N		2-123
	ті		PAGE
MAXIM	DIRECT REPLACEMENT		NO.
MF10BN	TLC10N		2-123
MF10CN	TLC20N		2-123
ICL7135	TLC7135		2-221
MICRO		TI	PAGE
NETWORKS		FUNCTIONAL	NO.
		REPLACEMENT	
MN5100/5101		TLC0820ACN	2-113
		TLC0820BCN	2-113
MN5120/5130/5140		TLC0820ACN	2-113
		TLC0820BCN	2-113
MICDO		TI	PAGE
MICRO POWER SYSTEMS		FUNCTIONAL	NO.
FUVVER STSTEIVIS		REPLACEMENT	NO.
MP7138AN		TLC7135CN	2-221
IVIE / I JOAIN		TL500/1/3CN	2-71
MP7574AD/BD		ADC0805IN series	2-9
MP7574JN/KN		ADC0804CN or ADC0805CN series	2-15 2-9
MP7581/JN/KN/		ADC0808N/	2-21
AD/BD	•	ADC809N	2-21



MOTOROLA	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
		TL500CN	2-71
MC1405L		TL501CN	2-71
		TL505CN	2-85
MC14433P		TLC7135CN or	2-221
MC 14433P		TL500/1/3CN	2-71
MC14442L	TLC533AMJ	TLC532AMJ	2-139
MC14442P	TLC533AIN	TLC532AIN	2-139
MC14443P		TL507IN	2-91
MC14444P		TLC546IN	2-165
MC14447P		TL507IP	2-91
MC145040FN	TLC541MFN	TLC540MFN	2-149
MC145040L	TLC541MJ	TLC540MJ	2-149
MC145040P	TLC541MN	TLC540MN	2-149
MC54HC4016J	TLC4016MJ		2-205
MC74HC4016J	TLC4016IN		2-205
MC74HC4016N	TLC4016IN		2-205
MC54HC4066J	TLC4066MJ		2-213
MC74HC4066J	TLC4066IN		2-213
MC74HC4066N	TLC4066IN		2-213

NATIONAL	TI DIRECT	TI FUNCTIONAL	PAGE NO.
	REPLACEMENT	REPLACEMENT	
ADC0803LCD	ADC0803IN		2-9
ADC0803LCN	ADC0803IN		2-9
ADC0804LCD	ADC0804IN		2-15
ADC0804LCN	ADC0804CN		2-15
ADC0805LCN	ADC0805IN		2-9
ADC0808CCJ	ADC0808N		2-21
7100000000	TL0808N		2-57
ADC0808CCN	ADC0808N		2-21
71000000001	TL0808N		2-57
ADC0809CCN	ADC0809N		2-21
	TL0809N		2-57
ADC0811BCJ	TLC541IN	TLC540IN	2-149
ADC0811BCN	TLC541IN	TLC540IN	2-149
ADC0811BCV	TLC541IFN	TLC540IFN	2-149
ADC0811BJ	TLC541MJ	TLC540MJ	2-149
ADC0811CCJ	TLC541IN	TLC540IN	2-149
ADC0811CCN	TLC541IN	TLC540IN	2-149
ADC0811CCV	TLC541IFN	TLC540IFN	2-149
ADC0811CJ	TLC541MJ	TLC540MJ	2-149
ADC0820BCD	TLC0820BIN		2-113
ADC0820BCN	TLC0820BCN		2-113
ADC0820BD	TLC0820BMJ		2-113
ADC0820CCD	TLC0820AIN		2-113
ADC0820CCN	TLC0820ACN		2-113
ADC0820CD	TLC0820AMJ		2-113
ADC0829BCN	TLC533AIN	TLC532AIN	2-139
ADC0829CCN	TLC533AIN	TLC532AIN	2-139
ADC0830BCN		TLC546IN	2-165
ADC0830CCN		TLC546IN	2-165
ADC0831BCJ	ADC0831BIP	TLC549IN	2-173
ADC0831BCN	ADC0831BCP	TLC549IN	2-173
ADC0831CCJ	ADC0831AIP	TLC549IN	2-173
ADC0831CCN	ADC0831ACP	TLC549IN	2-173
ADC0832BCJ	ADC0832BIP	TLC544IN	2-157
ADC0832BCN	ADC0832BCP	TLC544IN	2-157

(continued)			
NATIONAL	TI DIRECT REPLACEMENT	TI FUNCTIONAL REPLACEMENT	PAGE NO.
ADC0832CCJ	ADC0832AIP	TLC544IN	. 2-157
ADC0832CCN	ADC0832ACP	TLC544IN	2-157
ADC0834BCJ	ADC0834BIN		2-45
ADC0834BCN	ADC0834BCN		2-45
ADC0834CCJ	ADC0834AIN		2-45
ADC0834CCN	ADC0834ACN		2-45
ADC0838BCJ	ADC0838BIN		2-45
ADC0838BCN	ADC0838BCN		2-45
ADC0838CCJ	ADC0838AIN		2-45
ADC0838CCN	ADC0838ACN		2-45
ADC1001CCJ		TLC1541IN	2-197
ADC1005BCJ		TLC1541IN	2-197
ADC1005CCJ		TLC1541IN	2-197
ADC1205	TLC1205		2-181
ADC1225	TLC1225		2-181
ADC3511CCN		TLC7135CN or	2-221
ADCSSTICCN		TL500/1/3CN	2-71
ADC3711CCN		TLC7135CN or	2-221
ABCOTTICEN		TL500/1/3CN	2-71
ADD3501CCN		TLC7136CN or	2-233
7.02000.007.		TL500/1/2CN	2-71
ADD3701CCN		TLC7136CN or	2-233
METODN	TI C10CN	TL500/1/2CN	2-71 2-123
MF10BN MF10CN	TLC10CN TLC20CN		2-123
MM54HC4016J	TLC20CN TLC4016MJ		2-123
MM54HC4066J	TLC4066MJ		2-203
MM74HC40003	TLC4006IN3		2-213
MM74HC4016N/J	TLC4066IN		2-203
MF4-50	TLC4000IN		2-213
MF4-100	TLC14		2-103
WF4-100	11.014		2-103
PRECISION MONOLITHICS		TI FUNCTIONAL REPLACEMENT	PAGE NO.
PM7524HP		TLC7524CN	2-243
PM7524FQ		TLC7524IN	2-243
PM7528		TLC7528	2-251
PM7533		TLC7533	2-263
	TI ,	Ti	PAGE
RCA	DIRECT	FUNCTIONAL	NO.
	REPLACEMENT	REPLACEMENT	
CD4016AD	TLC4016MJ		2-205
CD4016AE	TLC4016IN		2-205
CD4066AD	TLC4066MJ		2-213
CD4066AE	TLC4066IN		2-213
CA3162E		TL501CN/TL503CN	2-71



SIGNETICS ADC0803/4/5-1LCN	TI DIRECT REPLACEMENT ADC0803/4/5IN	TI FUNCTIONAL REPLACEMENT	PAGE NO. 2-9
ADC0804-1CN	ADC0804CN		2-15
NE5034F		TLC532AIN	2-139
NE5036FE/N/D		TLC549CN/CD	2-173
NE5037F/N/D		TLC549CN/CD	2-173
	Ti	TI	
SILICONIX	DIRECT REPLACEMENT	FUNCTIONAL REPLACEMENT	PAGE NO.
DG182AP	TL182MN	TL610MP	2-97
DG182BP	TL182CN/IN	TL610CP/IP	2-97
DG185AP	TL185MN	TL604MP	2-97
DG185BP	TL185CN/IN	TL604CP/IP	2-97
DG188AP	TL188MN	TL604MP	2-97
DG188BP	TL188CN/IN	TL604CP/IP	2-97
DG191AP	TL191MN	TL604MP	2-97
DG191BP	TL191CN/IN	TL604CP/IP	2-97
LD110CJ		TL503CN or	2-71
		TLC7135CN	2-221
LLD111ACJ		TL501CN or TLC7135CN	2-71 2-221
		TL500CN or	2-221
LD120CJ		TLC7135CN	2-71
		TL503CN or	2-71
LD121ACJ		TLC7135CN	2-221
		ADC0808N	2-21
Si520DJ		ADC0809N	2-21
Si7135CJ	TLC7135CN	ABGGGGGI	2-221
TELEDYNE	DIRECT	TI FUNCTIONAL	PAGE NO.
T0074000DI	REPLACEMENT	REPLACEMENT TLC7136CN	2-233
TSC7106CPL TSC7126	TLC7136CN	1LC/136CN	2-233
TSC7126 TSC7126ACPL	TLC7136CN		2-233
TSC7126ACPL	TLC7135CN		2-233
TSC8700	1LC/1330N	ADC0808N	2-221
TSC8700		TLC1541IN	2-197
TSC8701		ADC0808N	2-137
TSC8704		TLC1541IN	2-197
TSC14433CN		TLC7135CN	2-221
. 30100014			



# ADC0803, ADC0805 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

N DUAL-IN-LINE PACKAGE

D2754, NOVEMBER 1983-REVISED SEPTEMBER 1986

- 8-Bit Resolution
- Ratiometric Conversion
- 100 μs Conversion Time
- 135 ns Access Time
- Guaranteed Monotonicity
- High Reference Ladder Impedance
   8 kΩ Typical
- No Zero Adjust Requirement
- On-Chip Clock Generator
- Single 5-Volt Power Supply
- Operates with Microprocessor or as Stand-Alone
- Designed to be Interchangeable with National Semiconductor and Signetics ADC0803 and ADC0805

#### (TOP VIEW) CS 1 20 VCC (OR REF) RD 12 19 CLK OUT WR 73 18 DB0 (LSB) CLK IN T4 17 DB1 INTR 16 DB2 IN+ ∏6 15 DB3 DATA IN - ∏7 14 DB4 OUTPUTS ANI G GND T8 13 DB5 REF/2 19 12 DB6 11 DB7 (MSB) DGTL GND 110


# description

The ADC0803 and ADC0805 are CMOS 8-bit successive-approximation analog-to-digital converters that use a modified potentiometric (256R) ladder. These devices are designed to operate from common microprocessor control buses, with the three-state output latches driving the data bus. The devices can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although a reference input (REF/2) is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with the REF/2 input open. Without an external reference, the conversion takes place over a span from VCC to analog ground (ANLG GND). The devices can operate with an external clock signal or, with an additional resistor and capacitor, can operate using an on-chip clock generator.

The ADC0803I and ADC0805I are characterized for operation from -40°C to 85°C. The ADC0803C and ADC0805C are characterized from 0°C to 70°C.

functional block diagram (positive logic)



#### ADC0803, ADC0805 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	6.5 V
Input voltage range CS, RD, WR0.3 V t	o 18 V
Other inputs	+0.3 V
Output voltage range	+0.3 V
Operating free-air temperature range: ADC080_I40°C to	o 85°C
ADC080_C0°C to	o 70°C
Storage temperature range65 °C to	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to digital ground (DGTL GND) with DGTL GND and ANLG GND connected together unless otherwise noted.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	6.3	٧
Analog input voltage (see Note 2)		-0.05		V <sub>CC</sub> +0.05	V
Voltage at REF/2 (see Note 3), VREF/2		0.25	2.5		V
High-level input voltage at CS, RD, or WR, VIH		2		15	V
Low-level input voltage at CS, RD, or WR, VIL				0.8	V
Analog ground voltage (see Note 4)		-0.05	0	1	V
Clock input frequency (see Note 5), f <sub>clock</sub>		100	640	1460	kHz
Duty cycle for f <sub>clock</sub> above 640 kHz (see Note 5)		40%		60%	
Pulse duration, clock input (high or low) for fclock b	pelow 640 kHz, t <sub>W</sub> (CLK)	275	781		ns
Pulse duration, WR input low, tw(WR)		100			ns
Operating free-air temperature, T <sub>A</sub>	ADC080_I	-40		85	°C
Operating free-air temperature, 1 A	ADC080_C	0		70	- C

- NOTES: 2. When the differential input voltage  $(V_{1+} V_{1-})$  is less than or equal to 0 V, the output code is 0000 0000.
  - 3. The internal reference voltage is equal to the voltage applied to REF/2 or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage range when REF/2 is open and V<sub>CC</sub> = 5 V is 0 V to 5 V. V<sub>REF/2</sub> for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.
  - 4. These values are with respect to DGTL GND.
  - 5. Total unadjusted error is guaranteed only at an f<sub>clock</sub> of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f<sub>clock</sub> greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t<sub>W(CLK)</sub> remains within limits.

#### ADC0803, ADC0805 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

electrical characteristics over recommended operating free-air temperature range,  $V_{CC}=5$  V,  $f_{clock}=640$  kHz,  $V_{REF/2}=2.5$  V (unless otherwise noted)

	PARAMETER	<b>!</b>	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level	All outputs	$V_{CC} = 4.75 V$ ,	$I_{OH} = -360 \mu A$	2.4			v
VOH	output voltage	DB and INTR	$V_{CC} = 4.75 V,$	I <sub>OH</sub> = -10 μA	4.5			ľ
	Low-level	Data outputs	$V_{CC} = 4.75 V$ ,	I <sub>OL</sub> = 1.6 mA			0.4	
VOL	output	INTR output	V <sub>CC</sub> = 4.75 V,	IOL = 1 mA	1		0.4	V
	voltage	CLK OUT	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 360 μA	1		0.4	1
V <sub>T+</sub>	Clock positive-goin threshold voltage	g			2.7	3.1	3.5	٧
V <sub>T</sub> _	Clock negative-going threshold voltage	ng			1.5	1.8	2.1	٧
V <sub>T+</sub> - V <sub>T-</sub>	Clock input hystere	esis			0.6	1.3	2	V
<sup>1</sup> ІН	High-level input cu	rrent				0.005	1	μΑ
HL.	Low-level input cur	rent		,		- 0.005	- 1	μΑ
loz	Off-state output cu	ırrent	$V_0 = 0$ $V_0 = 5 \text{ V}$		-		-3 3	μΑ
юнѕ	Short-current output current	Output high	V <sub>O</sub> = 0,	T <sub>A</sub> = 25°C	-4.5	-6		mA
lors	Short-circuit output current	Output low	V <sub>O</sub> = 5 V,	T <sub>A</sub> = 25°C	9	16		mA
lcc	Supply current plus reference current	3	$\frac{V_{REF/2} = open,}{\overline{CS} = 5 \text{ V}}$	$T_A = 25$ °C,		1.1	1.8	mA
R <sub>REF/2</sub>	Input resistance to reference ladder		See Note 6		2.5	8		kΩ
Ci	Input capacitance (	control)				5	7.5	рF
Co	Output capacitance	e (DB)				5	7.5	pF

NOTE 6: Resistance is calculated from the current drawn from a 5-volt supply applied to pins 8 and 9.

# operating characteristics over recommended operating free-air temperature, $V_{CC} = 5 \text{ V}$ , $V_{REF/2} = 2.5 \text{ V}$ , $f_{clock} = 640 \text{ kHz}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIO	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
	Supply-voltage-variation error		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	See Note 7		± 1/16	± 1/8	LSB
	Total adjusted error	ADC0803	With full-scale adjust,	See Notes 7 and 8			± 1/4	LSB
	Total aujusted elloi	ADCOGOS	with full-scale adjust,	See Notes 7 and 6			± 1/2	LOD
	lotal unadjusted error   ADCU805 L		$V_{REF/2} = 2.5 V$	See Notes 7 and 8			± 1/2	LSB
			VREF/2 open,	See Notes 7 and 8			± 1	LOD
	DC common-mode error		See Notes 7 and 8			± 1/16	± 1/8	LSB
t <sub>en</sub>	Output enable time @ 2	5°C	$T_A = 25^{\circ}C$ ,	$C_L = 100 pF$		135	200	ns
<sup>t</sup> dis	Output disable time @ :	25°C,	$T_A = 25$ °C, $C_L = 10$ pF,	$R_L = 10 \text{ k}\Omega$		125	200	ns
td(INTR)	Delay time to reset INTI	₹ @ 25°C	$T_A = 25$ °C			300	450	ns
+	Conversion cycle time (	a 25°C	f <sub>clock</sub> = 100 kHz to 1.46	MHz,	66		73	clock
<sup>t</sup> conv	Conversion cycle time (	# 25 C	$T_A = 25$ °C,	See Note 9			/3	cycles
CR	Free-running conversion	rate	INTR connected to WR,	CS at 0 V			8770	conv/s


 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25 \, ^{\circ}$ C.

NOTES: 7. These parameters are guaranteed over the recommended analog input voltage range.




<sup>8.</sup> All errors are measured with reference to an ideal straight line through the end-points of the analog-to-digital transfer characteristic.

#### PARAMETER MEASUREMENT INFORMATION







#### PRINCIPLES OF OPERATION

The ADC0803 and ADC0805 each contain a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive-approximation logic to match an analog differential input voltage (Vin + Vin -) to a corresponding tap on the 256R network. The most significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an eight-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt (INTR) output goes low. The device can be operated in a free-running mode by connecting the  $\overline{\text{INTR}}$  output to the write ( $\overline{\text{WR}}$ ) input and holding the conversion start  $(\overline{CS})$  input at a low level. To ensure start-up under all conditions, a low-level  $\overline{WR}$  input is required during the power-up cycle. Taking CS low anytime after that will interrupt a conversion in process.

When the WR input goes low, the internal successive approximation register (SAR) and eight bit shift register are reset. As long as both  $\overline{\mathsf{CS}}$  and  $\overline{\mathsf{WR}}$  remain low, the analog-to-digital converter will remain in a reset state. One to eight clock periods after  $\overline{CS}$  or  $\overline{WR}$  makes a low-to-high transition, conversion starts.

When the  $\overline{CS}$  and  $\overline{WR}$  inputs are low, the start flip-flop is set and the interrupt flip-flop and eight bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse placing a logic high on the reset input of the start flip-flop. If either CS or WR have gone high, the set signal to the start flip-flop is removed causing it to be reset. A logic high is placed on the D input of the eight-bit shift register and the conversion process is started. If the  $\overline{\mathsf{CS}}$  and  $\overline{\mathsf{WR}}$  inputs are still low, the start flip-flop, the eight-bit shift register, and the SAR remain reset. This action allows for wide CS and WR inputs with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the eight-bit shift register, completing the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the three-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is completed.

When a low is at both the CS and RD inputs, an output is applied to the DB0 through DB7 outputs and the interrupt flip-flop is reset. When either the CS or RD inputs return to a high state, the DBO through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.

#### ADC08041, ADC0804C 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH DIFFERENTIAL INPUTS

D2755, OCTOBER 1983-REVISED SEPTEMBER 1986

•	8-Bit Resolution	N DUAL-IN-LINE PACKAGE
•	Ratiometric Conversion	(TOP VIEW)
•	100 $\mu$ s Conversion Time	CS ☐1
•	135 ns Access Time	₩R 🗍 3 18 🗍 DBO (LSB) 🔰
•	No Zero Adjust Requirement	CLK IN
•	On-Chip Clock Generator	IN + 6 15 DB3 DATA
•	Single 5-Volt Power Supply	IN − ☐7 14☐ DB4
•	Operates with Microprocessor or as Stand-Alone	REF/2
•	Designed to be Interchangeable with	

#### description

ADC0804


**National Semiconductor and Signetics** 

The ADC0804 is a CMOS 8-bit successive-approximation analog-to-digital converter that uses a modified potentiometric (256R) ladder. The ADC0804 is designed to operate from common microprocessor control buses, with the three-state output latches driving the data bus. The ADC0804 can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although a reference input (REF/2) is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with the REF/2 input open. Without an external reference, the conversion takes place over a span from VCC to analog ground (ANLG GND). The ADC0804 can operate with an external clock signal or, with an additional resistor and capacitor, can operate using an on-chip clock generator.

The ADC0804I is characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The ADC0804C is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

#### functional block diagram (positive logic)



#### ADC0804I, ADC0804C 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH DIFFERENTIAL INPUTS

	_	-	_	
Supply voltage, VCC (see Note 1)				6.5 V
Input voltage range CS, RD, WR				. $-0.3 \text{ V}$ to $18 \text{ V}$
other inputs			0.3	V to $V_{CC+}$ 0.3 V
Output voltage range			0.3	V to $VCC + 0.3 V$
Operating free-air temperature range:	ADC0804I			40°C to 85°C
	ADC0804C			0°C to 70°C
Storage temperature range				-65°C to 150°C

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: All voltage values are with respect to digital ground (DGTL GND) with DGTL GND and ANLG GND connected together (unless otherwise noted).

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	6.3	V
Voltage at REF/2, V <sub>REF/2</sub> (see Note 2)		0.25	2.5		V
High-level input voltage at CS, RD, or WR, VIH		2		15	٧
Low-level input voltage at CS, RD, or WR, VIL				0.8	٧
Analog ground voltage (see Note 3)		-0.05	0	0 1	
Analog input voltage (see Note 4)		-0.05		V <sub>CC</sub> +0.05	
Clock input frequency, f <sub>clock</sub> (see Note 5)		100	640	1460	kHz
Duty cycle for f <sub>clock</sub> ≥ 640 kHz (see Note 5)		40		60	%
Pulse duration clock input (high or low) for fclock < 64	40 kHz, tw(CLK) (see Note 5)	275	781		ns
Pulse duration, WR input low (start conversion), tw(WR	Pulse duration, WR input low (start conversion), tw(WR)				ns
Operating free-air temperature, Τ <sub>Δ</sub>	ADC0804I	-40		85	°C
Operating neerall temperature, 1 A	ADC0804C	0		70	٠

- NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2, or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and V<sub>CC</sub> = 5 V is 0 to 5 V. VREF/2 for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.
  - 3. These values are with respect to DGTL GND.
  - 4. When the differential input voltage  $(V_{IN+} V_{in-})$  is less than or equal to 0 V, the output code is 0000 0000.
  - 5. Total unadjusted error is guaranteed only at an f<sub>clock</sub> of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f<sub>clock</sub> greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t<sub>w</sub>(CLK) remains within limits.

#### ADC0804I, ADC0804C 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH DIFFERENTIAL INPUTS

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V}$ ,  $f_{clock} = 640 \text{ kHz}$ , REF/2 = 2.5 V (unless otherwise noted)

	PARAMETER		TEST (	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VoH	High-level output voltage	All outputs	$V_{CC} = 4.75 V$	$I_{OH} = -360  \mu A$	2.4			V
VOH	riigii-level output voltage	DB.and INTR	$V_{CC} = 4.75 \text{ V}$	$I_{OH} = -10  \mu A$	4.5			ľ
		Data outputs	$V_{CC} = 4.75 V$	, I <sub>OL</sub> = 1.6 mA			0.4	
$v_{OL}$	Low-level output voltage	INTR output	$V_{CC} = 4.75 V$	, loL = 1 mA			0.4	V
	•	CLK OUT	$V_{CC} = 4.75 V$	$I_{OL} = 360  \mu A$			0.4	
V <sub>T+</sub>	Clock positive-going				2.7	3.1	3.5	V
V I +	threshold voltage				2.7	3.1	3.5	١ ٠
V <sub>T</sub>	Clock negative-going				1.5	1.8	2.1	V
V 1 -	threshold voltage				1.5	1.0	2.1	
V <sub>T+</sub> - V <sub>T</sub> -	Clock input hysteresis				0.6	1.3	2	V
ΊΗ	High-level input current					0.005	1	μΑ
l <sub>IL</sub>	Low-level input current					-0.005	<del>-</del> 1	μА
lo-z	Off-state output current		V <sub>O</sub> = 0				3	μА
loz	On-state output current		V <sub>O</sub> = 5 V				3	μΔ
lons	Short-circuit output current	Output high	$V_0 = 0$ ,	$T_A = 25$ °C	-4.5	-6		mA
lols.	Short-circuit output current	Output low	$V_0 = 5 V$ ,	$T_A = 25$ °C	9	16		mA
lcc	Supply current plus reference	Current	REF/2 open,	CS at 5 V,		1.9	2.5	mA
·CC	Supply current plus reference	s current	$T_A = 25$ °C			1.3	2.0	'''
R <sub>REF/2</sub>	Input resistance to reference	ladder	See Note 6		1	1.3		kΩ
Ci	Input capacitance (control)					5	7.5	pF
Co	Output capacitance (DB)					5	7.5	pF

NOTE 6: The resistance is calculated from the current drawn from a 5-V supply applied to pins 8 and 9.

# operating characteristics over recommended operating free-air temperature, $V_{CC} = 5 \text{ V}$ , $V_{REF/2} = 2.5 \text{ V}$ , $f_{clock} = 640 \text{ kHz}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
	Supply-voltage-variation error	V <sub>CC</sub> = 4.5 V to 5.5 V	± 1/16	± 1/8	LSB
	(See Notes 2 and 7)				
	Total unadjusted error	V <sub>REF/2</sub> = 2.5 V		± 1	LSB
	(See Notes 7 and 8)	VHEF/2 - 2.5 V		Ξ.	LJB
	DC common-mode error		± 1/16	± 1/8	LSB
	(See Note 8)		±1/10	± 1/0	LOB
t <sub>en</sub>	Output enable time	C <sub>L</sub> = 100 pF	135	200	ns
<sup>t</sup> dis	Output disable time	$C_L = 10 \text{ pF}, \qquad R_L = 10 \text{ k}\Omega$	125	200	ns
td(INTR)	Delay time to reset INTR		300	450	ns
tconv	Conversion cycle time (See Note 9)	f <sub>clock</sub> = 100 kHz to 1.46 MHz	651/2	721/2	clock
CONV	Controller dy die anne (ede Note e)	CIOCK - TOO KITE TO THE WITE	10072	1 2 /2	cycles
	Conversion time		103	114	μs
CR	Free-running conversion rate	INTR connected to WR,		8827	conv/s

<sup>&</sup>lt;sup>†</sup> All typical values are at T<sub>A</sub> = 25 °C.

Although internal conversion is completed in 64 clock periods, a So or WR low-to-high transition is followed by 1 to 8 clock periods before conversion starts. After conversion is completed, part of another clock period is required before a high-to-low transition of INTR completes the cycle.




NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2, or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and V<sub>CC</sub> = 5 V is 0 to 5 V. V<sub>REF/2</sub> for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.


<sup>7.</sup> These parameters are guaranteed over the recommended analog input voltage range.

<sup>8.</sup> All errors are measured with reference to an ideal straight line through the end-points of the analog-to-digital transfer characteristic.

#### timing diagrams



**READ OPERATION TIMING DIAGRAM** 



WRITE OPERATION TIMING DIAGRAM

#### PRINCIPLES OF OPERATION

The ADC0804 contains a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive approximation logic to match an analog differential input voltage (VIN+ - Vin-) to a corresponding tap on the 256-resistor network. The most-significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an eight-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt (INTR) output goes low. The device can be operated in a free-running mode by connecting the INTR output to the write (WR) input and holding the conversion start (CS) input at a low level. To ensure start-up under all conditions, a low-level WR input is required during the power-up cycle. Taking CS low anytime after that will interrupt a conversion in process.

When the WR input goes low, the ADC0804 successive approximation register (SAR) and eight-bit shift register are reset. As long as both CS and WR remain low, the ADC0804 will remain in a reset state. One to eight clock periods after CS or WR makes a low-to-high transition, conversion starts.

When the  $\overline{CS}$  and  $\overline{WR}$  inputs are low, the start flip-flop is set and the interrupt flip-flop and eight-bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse placing a logic high on the reset input of the start flip-flop. If either CS or WR have gone high, the set signal to the start flip-flop is removed causing it to be reset. A logic high is placed on the D input of the eight-bit shift register and the conversion process is started. If the CS and WR inputs are still low, the start flip-flop, the eight-bit shift register, and the SAR remain reset. This action allows for wide CS and WR inputs with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the eight-bit shift register, completing the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the three-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is completed.

When a low is at both the CS and RD inputs, an output is applied to the DB0 through DB7 outputs and the interrupt flip-flop is reset. When either the CS or RD inputs return to a high state, the DB0 through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.





D2642, JUNE 1981-REVISED FEBRUARY 1986

- Total Unadjusted Error . . . ±0.75 LSB Max for ADC0808 and ±1.25 LSB Max for ADC0809
- Resolution of 8 Bits
- 100 μs Conversion Time
- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808, ADC0809

#### description

The ADC0808 and ADC0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion






technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-volt supply and low power requirements make the ADC0808 and ADC0809 especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808 and ADC0809 are characterized for operation from -40°C to 85°C.

functional block diagram (positive logic)




#### MULTIPLEXER FUNCTION TABLE

	MOLTH LEXENT ONOTION TABLE										
Ĺ		INP	UTS	SELECTED							
Α	ADDRESS		RESS ADDRESS								
С	В	Α	STROBE	CHANNEL							
L	L	L	1	0							
L	L	н	†	1							
L	н	L	t	2							
L	н	Н	t	3							
Н	L	L	t	4							
Н	L	Н	1	5							
Н	Н	L	1	6							
Н	Н	н	<b>†</b>	7							

H = high level, L = low level

↑ = low-to-high transition



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	6.5 V
Input voltage range: control inputs	0.3 to 15 V
all other inputs	√ to V <sub>CC</sub> + 0.3 V
Operating free-air temperature range	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTE 1: All voltage values are with respect to network ground terminal.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6	V
Positive reference voltage, V <sub>ref+</sub> (see Note 2)		Vcc	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref</sub> –		0	-0.1	V
Differential reference voltage, V <sub>ref +</sub> - V <sub>ref -</sub>	*	5		V
High-level input voltage, VIH	V <sub>CC</sub> - 1.5			V
Low-level input voltage, VIL			1.5	V
Start pulse duration, tw(S)	200			ns
Address load control pulse duration, tw(ALC)	200			ns
Address setup time, t <sub>su</sub>	50			ns
Address hold time, th	50			ns
Clock frequency, f <sub>clock</sub>	10	640	1280	kHz
Operating free-air temperature, TA	- 40		85	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.



electrical characteristics over recommended operating free-air temperature range, VCC = 4.75 V to 5.25 V (unless otherwise noted)

#### total device

	PARAMETER		TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT	
Voн	High-level output voltage		$I_0 = -360 \mu\text{A}$	VCC-0.4	V	
Voi	Low-level output voltage	Data outputs	I <sub>O</sub> = 1.6 mA	0.45	J v	
VOL	Low-level output voltage	End of conversion	I <sub>O</sub> = 1.2 mA	0.45	7 °	
loz	Off-state (high-impedance-	state)	$V_0 = V_{CC}$	3		
loz	output current		$V_0 = 0$	-3	μΑ	
Ц	Control input current at maximum input voltage		V <sub>I</sub> = 15 V	1	μΑ	
IL	Low-level control input cur	rent	V <sub>1</sub> = 0	1	μΑ	
lcc	Supply current		f <sub>clock</sub> = 640 kHz	0.3 3	mA	
Ci	Input capacitance, control inputs		T <sub>A</sub> = 25°C	10 15	pF	
Co	Output capacitance, data o	outputs	T <sub>A</sub> = 25°C	10 15	pF	
	Resistance from pin 12 to	pin 16		1000	kΩ	

#### analog multiplexer

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
	lon Channel on-state current (see Note 3)		f <sub>clock</sub> = 640 kHz	1		2		
lon	Charmer on-state current (see Note 3)	V <sub>I</sub> = 0,	f <sub>clock</sub> = 640 kHz			-2	μA	
	Character Management	ΤΔ	$V_{CC} = 5 V$ ,	V <sub>I</sub> = 5 V		10	200	nΑ
1			T <sub>A</sub> = 25°C	V <sub>1</sub> = 0		-10	- 200	] ''^
loff	Chamber off-State current	V 5 V	V <sub>1</sub> = 5 V			1		
		V <sub>CC</sub> = 5 V	V <sub>I</sub> = 0			-1	μA	

†Typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25 ^{\circ}\text{C}$ . NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

operating characteristics,  $T_A = 25$  °C,  $V_{CC} = V_{REF+} = 5$  V,  $V_{REF-} = 0$  V,  $f_{clock} = 640$  kHz (unless otherwise noted)

	DADAMETED	TEST CONDITIONS			ADC08	808	Α	DC080	9	
	PARAMETER			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
ksvs	Supply voltage sensitivity	$V_{CC} = V_{ref+} = 4.7$ $T_A = -40$ °C to 85°			±0.05			±0.05		%/V
	Linearity error (see Note 5)				±0.25			±0.5		LSB
	Zero error (see Note 6)				±0.25			±0.25		LSB
	Tatal	$T_A = 25$ °C			±0.25	±0.5		±0.5		
	Total unadjusted error (See Note 7)	$T_A = -40$ °C to $85$ °	С			±0.75			±1.25	LSB
	error (See Note 7)	$T_A = 0$ °C to 70°C						-	± 1	1
t <sub>en</sub>	Output enable time	$C_L = 50 pF$ ,	$R_L = 10 \text{ k}\Omega$		80	250		80	250	ns
<sup>t</sup> dis	Output disable time	C <sub>L</sub> = 10 pF,	$R_L = 10 \text{ k}\Omega$		105	250		105	250	ns
t <sub>conv</sub>	Conversion time	See Note 8		90	100	116	90	100	116	μS
	Delay time,									
td(EOC)	end of conversion	See Notes 8 and 9		0		14.5	0		14.5	μS
	output									

<sup>†</sup>Typical values for all except supply voltage sensitivity are at  $V_{CC} = 5 \text{ V}$ , and all are at  $T_A = 25 \, ^{\circ}\text{C}$ .

NOTES: 4. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V<sub>ref +</sub> are varied together and the change in accuracy is measured with respect to full-scale.

- 5. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
- Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
- 7. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.
- 8. Refer to the operating sequence diagram.
- 9. For clock frequencies other than 640 kHz,  $t_{d(EOC)}$  maximum is 8 clock periods plus 2  $\mu$ s.

#### PRINCIPLES OF OPERATION

The ADC0808 and ADC0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

#### multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the Endor-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch SC and all ST switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all S<sub>T</sub> and S<sub>C</sub> switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the V<sub>CC</sub> voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.




FIGURE 1. SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM



D2642, NOVEMBER 1986

- Total Unadjusted Error . . . ± 0.75 LSB Max
- Resolution of 8 Bits
- 100 μs Conversion Time
- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808CJ


#### description


The ADC0808M is a monolithic CMOS device with an 8-channel multiplexer, an 8-bit analogto-digital (A/D) converter, and microprocessorcompatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight singleended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector. a switched capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The comparison and converting methods used eliminate the possibility of missing codes,


nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-volt supply and low power requirements make the ADC0808M especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808M is characterized for operation over the full military temperature range of -55 °C to 125 °C.





functional block diagram (positive logic)




#### MULTIPLEXER FUNCTION TABLE

		NPUT	S	SELECTED
Α	ADDRESS		ADDRESS	ANALOG
С	В	Α	STROBE	CHANNEL
L	L	L	1	0
L	L	н	î	1
L	н	L	î	2
L	Н	н	1	3
н	L.	L	†	4
н	L	н	1	5
н	H	. L	1	6
н	Н.	Н	1	7

H = high level, L = low level

↑ = low-to-high transition





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range: control inputs
all other inputs
Operating free-air temperature range55°C to 125°C
Storage temperature range65°C to 150°C
Case temperature for 60 seconds: FK package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JD package 300 °C

NOTE 1: All voltage values are with respect to network ground terminal.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6	٧
Positive reference voltage, V <sub>ref+</sub> (see Note 2)		Vcc	V <sub>CC</sub> +0.1	٧.
Negative reference voltage, V <sub>ref</sub>		0	-0.1	V
Differential reference voltage, V <sub>ref+</sub> - V <sub>ref-</sub>		5		V
High-level input voltage, VIH	V <sub>CC</sub> -1.5			٧
Low-level input voltage, VIL			1.5	V
Start pulse duration, t <sub>w(S)</sub>	200			ns
Address load control pulse duration, tw(ALC)	200			ns
Address setup time, t <sub>SU</sub>	50			ns
Address hold time, th	50			ns
Clock frequency, f <sub>clock</sub>	10	640	1280	kHz
Operating free-air temperature, TA	- 55		125	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.

electrical characteristics over recommended operating free-air temperature range, VCC = 4.5 V to 5.5 V (unless otherwise noted)

#### total device

	PARAMETER		TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage		$I_O = -360  \mu A$	V <sub>CC</sub> -0.4		V
V Law lavel autout valence		Data outputs			0.45	V
VOL	*OL cow-level output voltage	Low-level output voltage End of conversion	I <sub>O</sub> = 1.2 mA		0.45	٧
	IOZ Off-state (high-impedance-state) output current		$V_0 = V_{CC}$		3	
102			V <sub>O</sub> = 0		- 3	μΑ
lμ	I <sub>I</sub> Control input current at maximum input voltage		V <sub>I</sub> = 15 V		1	μΑ
IIL	I <sub>IL</sub> Low-level control input current		V <sub>I</sub> = 0		-1	μΑ
Icc	Supply current		f <sub>clock</sub> = 640 kHz	0.3	3	mA
Ci	C <sub>i</sub> Input capacitance, control inputs		T <sub>A</sub> = 25°C	10		pF
Co	Co Output capacitance, data outputs		T <sub>A</sub> = 25 °C	10		pF
	Resistance from pin 12 to p	in 16		1000		kΩ

#### analog multiplexer

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
	Ion Channel on-state current (see Note 3)	$V_{I} = V_{CC}$	f <sub>clock</sub> = 640 kHz			2	
'on		$V_I = 0$ ,	f <sub>clock</sub> = 640 kHz			- 2	μΑ
		$V_{CC} = 5 V$ ,	V <sub>1</sub> = 5 V		10	200	nΑ
		T <sub>A</sub> = 25°C	V <sub>I</sub> = 0		-10	- 200	IIA
loff Channel off-state current	., .,	V <sub>I</sub> = 5 V			1		
		V <sub>CC</sub> = 5 V	$V_1 = 0$			- 1	μΑ

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25 ^{\circ}\text{C}$ . NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

operating characteristics, TA = 25 °C, VCC = VREF + = 5 V, VREF - = 0 V, f<sub>clock</sub> = 640 kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
ksvs	Supply voltage sensitivity	$V_{CC} = V_{ref+} = 4.5 \text{ V to } 5.5 \text{ V},$ $T_A = -55 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C},$ See Note 4		±0.05		%/V
	Linearity error (see Note 5)			±0.25		LSB
	Zero error (see Note 6)			±0.25		LSB
	Total unadjusted error (see Note 7)	T <sub>A</sub> = 25°C		±0.25	±0.5	LSB
	Total unadjusted error (see Note 7)	$T_A = -55$ °C to 125°C			±0.75	LSB
tPZL	Output enable time to low level	See Figure 1		90	250	ns
tPZH	Output enable time to high level	See Figure 1		150	360	ns
<sup>t</sup> dis	Output disable time	See Figure 1		200	405	ns
t <sub>conv</sub>	Conversion time	See Note 8 and 9 and Figure 1	90	100	116	μS
td(EOC)	Delay time, end of conversion output	See Notes 8 and 10 and Figure 1	0		14.5	μS

 $^\dagger$  Typical values for all except supply voltage sensitivity are at  $V_{CC} = 5$  V, and all are at  $T_A = 25$  °C.

- NOTES: 4. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V<sub>ref +</sub> are varied together and the change in accuracy is measured with respect to full-scale.
  - 5. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic. 6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference
  - between 11111111 and the converted output for full-scale input voltage.
  - 7. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.
  - 8. Refer to the operating sequence diagram.
  - 9. For clock frequencies other than 640 kHz, t<sub>CODV</sub> is 57 clock cycles minimum and 74 clock cycles maximum.
  - 10. For clock frequencies other than 640 kHz,  $t_{d(EOC)}$  maximum is 8 clock cycles plus 2  $\mu$ s.

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TEST CIRCUIT

#### PRINCIPLES OF OPERATION

The ADC0808M consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

#### multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the Endof-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 2). In the first phase of the conversion process, the analog input is sampled by closing switch S<sub>C</sub> and all S<sub>T</sub> switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the  $V_{CC}$  voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.




FIGURE 2. SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM




#### ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

D2795, AUGUST 1985-REVISED JUNE 1986

- 8-Bit Resolution
- Easy Interface to Microprocessors or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- Single Channel or Multiplexed Twin Channels with Single-Ended or Differential Input Options
- Input Range 0 to 5 V with Single 5-V Supply
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32 μs at CLK = 250 kHz
- Designed to be Interchangeable with National Semiconductor ADC0831 and ADC0832

DEVICE	TOTAL UNADJUSTED ERROR				
DEVICE	A-SUFFIX	B-SUFFIX			
ADC0831	±1 LSB	± ½ LSB			
ADC0832	± 1 LSB	± ½ LSB			

### ADC0831 . . . P DUAL-IN-LINE PACKAGE (TOP VIEW)



ADC0832 . . . P DUAL-IN-LINE PACKAGE (TOP VIEW)

cs □1	U B	VCC/REF
сно □2	7	CLK
СН1 □3	6	] DO
GND 🛛⁴	5	] DI

#### description


These devices are 8-bit successive-approximation analog-to-digital converters. The ADC0831A and ADC0831B have single input channels; the ADC0832A and ADC0832B have multiplexed twin input channels. The serial output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The ADC0832 multiplexer is software configured for single-ended or differential inputs. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.


The operation of the ADC0831 and ADC0832 devices is very similar to the more complex ADC0834 and ADC0838 devices. Ratiometric conversion can be attained by setting the REF input equal to the maximum analog input signal value, which gives the highest possible conversion resolution. Typically, REF is set equal to V<sub>CC</sub> (done internally on the ADC0832). For more detail on the operation of the ADC0831 and ADC0832 devices, refer to the ADC0834/ADC0838 data sheet.

The ADC0831AI, ADC0831BI, ADC0832AI, and ADC0832BI are characterized for operation from  $-40\,^{\circ}$ C to 85 °C. The ADC0831AC, ADC0831BC, ADC0832AC, and ADC0832BC are characterized for operation from 0 °C to 70 °C.


#### functional block diagram



#### sequence of operation



#### ADC0832



#### ADC0832 MUX ADDRESS CONTROL LOGIC TABLE

MUX	ADDRESS	CHANNEL NUMBER
SGL/DIF	ODD/EVEN	0 1
L	L	+ -
L	н	- +
н	L	+
н	Н	+

H = high level, L = low level, - or + = polarity of selected input pin

#### ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		6.5 V
Input voltage range: Logic		0.3 V to 15 V
Analog	0.3	V to VCC+0.3 V
Input current		±5 mA
Total input current for package		± 20 mA
Operating free-air temperature range:	Al and Bl suffixes	40°C to 85°C
	AC and BC suffixes	0°C to 70°C
Storage temperature range		$-65^{o}\text{C}$ to $150^{o}\text{C}$
Lead temperature 1,6 mm (1/16 inch)	from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential voltages, are with respect to the network ground terminal.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	6.3	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				.0.8	V
fclock	Clock frequency	, , , , , , , , , , , , , , , , , , ,	10		400	kHz
	Clock duty cycle (see Note 2)		40		60	%
twH(CS)	Pulse duration, CS high		220			ns
t <sub>su</sub>	Setup time, CS low or ADC083	2 data valid before clock1	350			ns
th	Hold time, ADC0832 data valid	after clock↑	90			ns
	0	Al and Bl suffixes	-40		85	°C
$T_A$	Operating free-air temperature	AC and BC suffixes	0		70	1 1

NOTE 2: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 µs.

electrical characteristics over recommended range of operating free-air temperature,  $V_{CC} = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted)

#### digital section

	PARAMETER	TECT COL	IDITIONET	AI, BI SUI		FIX	AC, BC SUFFIX			UNIT
PANAIVICIER		TEST CONDITIONS†		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	ONII
Vон	High-level output	$V_{CC} = 4.75 V$ ,	$I_{OH} = -360 \mu A$	2.4			2.8			V
VOH.	voltage	$V_{CC} = 4.75 V$ ,	$I_{OH} = -10 \mu A$	4.5			4.6			
Vol	Low-level output	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 1.6 mA	0.4			0.34			V
	voltage									L
ΉΗ	High-level input current	$V_{IH} = 5 V$		1	0.005	1		0.005	1	μΑ
IIL	Low-level input current	V <sub>IL</sub> = 0			-0.005	- 1		-0.005	- 1	μА
ЮН	High-level output (source) current	V <sub>OH</sub> = 0,	T <sub>A</sub> = 25°C	-6.5	- 14		-6.5	- 14		mA
l <sub>OL</sub>	Low-level output (sink) current	V <sub>OL</sub> = V <sub>CC</sub> ,	T <sub>A</sub> = 25°C	8	16		8	16		. mA
10-	High-impedance- state output	V <sub>O</sub> = 5 V,	T <sub>A</sub> = 25.°C		0.01	3		0.01	3	μΑ
loz	current (DO)	V <sub>O</sub> = 0,	T <sub>A</sub> = 25 °C		-0.01	-3		-0.01	-3	μΑ
Ci	Input capacitance				5			5		pF
Co	Output capacitance				5			5		pF

<sup>&</sup>lt;sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



#### ADC0831A, ADC0832A, ADC0831B, ADC0832B A/D PERIPHERALS WITH SERIAL CONTROL

# electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 \text{ V}$ , $f_{Clock} = 250 \text{ kHz}$ (unless otherwise noted)

#### analog and converter section

PARAMETER			TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT	
VICR	Common-mode in	iput voltage range	See Note 3	-0.05 to V <sub>CC</sub> +0.05			V	
	Standby input	On-channel	$V_I = 5 V at on-channel,$			1		
to a second	current (see Note 4)	Off-channel	V <sub>I</sub> = 0 at off-channel			- 1	μA	
II(stdby)			I On-channel I	$V_{I} = 0$ at on-channel,			- 1	μ
		Off-channel	V <sub>I</sub> = 5 V at off-channel			1		
ri(REF)	Input resistance t	o reference ladder		1.3	2.4	5.9	kΩ	

#### total device

	PARAMETI	R	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
la a	Cumply aureant	ADC0831			1	2.5	m A
ICC	Supply current	ADC0832			3	5.2	mA

<sup>&</sup>lt;sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage.

- NOTES: 3. If channel IN is more positive than channel IN +, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that will conduct forward current for analog input voltages one diode drop above V<sub>CC</sub>. Care must be taken during testing at low V<sub>CC</sub> levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog inputs that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V<sub>CC</sub> of 4.95 volts for all variations of temperature and load.
  - 4. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

# operating characteristics $V_{CC}$ = REF = 5 V, $f_{clock}$ = 250 kHz, $t_r$ = $t_f$ = 20 ns, $T_A$ = 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	BI, BC SU		BC SUFFIX		AI, AC SUFFIX			
	PANAIVIETEN	TEST CONDITIONS.	MIN TYP		MAX	MIN	TYP	MAX	UNIT	
	Supply-voltage variation	error	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Total unadjusted error (see Note 5)		V <sub>ref</sub> = 5 V, T <sub>A</sub> = MIN to MAX			± 1/2			± 1	LSB
	Common-mode error		Differential mode		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Propagation delay time, output data after CLK↓ (see Note 6)	MSB-first data	- C <sub>1</sub> = 100 pF		650	1500		650	1500	ns
<sup>t</sup> pd		LSB-first data	С[ = 100 рг		250	600		250	600	115
<b>+</b>	Output disable time, DO after $\overline{\text{CS}}\uparrow$		$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$		125	250		125	250	ns
<sup>t</sup> dis			$C_L = 100 \text{ pF},$ $R_L = 2 \text{ k}\Omega$			500			500	113
t <sub>conv</sub>	Conversion time (multiple addressing time not inclu					8			8	clock periods

<sup>&</sup>lt;sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


The most significant-bit-first data is output directly from the comparator and therefore requires additional delay to allow for comparator response time. Least-significant-bit-first data applies only to ADC0832.



 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ}\text{C}$ .

NOTES: 5. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

#### PARAMETER MEASUREMENT INFORMATION









FIGURE 1. ADC0832 DATA INPUT TIMING








NOTE A: CL includes probe and jig capacitance.

FIGURE 3. OUTPUT DISABLE TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS

#### TYPICAL CHARACTERISTICS



LINEARITY ERROR

10






FIGURE 6



LINEARITY ERROR CLOCK FREQUENCY 3  $V_{ref} = 5 V$  $V_{CC} = 5 V$ 2.5 Linearity Error-LSB 2 1.5 85 °C 25 °C 0.5 0 0 100 200 300 600 400 500 fclock-Clock Frequency-kHz FIGURE 7

#### TYPICAL CHARACTERISTICS







FIGURE 9

#### **OUTPUT CURRENT**



#### ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

D2795, AUGUST 1985-REVISED OCTOBER 1986

- 8-Bit Resolution
- Easy Interface to Microprocessors or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- 4- or 8-Channel Multiplexer Options with Address Logic
- Shunt Regulator Allows Operation with High-Voltage Supplies
- Input Range 0 to 5 V with Single 5-V Supply
- Remote Operation with Serial Data Link
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32 μs at f<sub>clock</sub> = 250 kHz
- Designed to be Interchangeable with National Semiconductor ADC0834 and ADC0838

	TOTAL UNADJUSTED ERROR						
DEVICE	A SUFFIX	B SUFFIX					
ADC0834	± 1 LSB	± 1/2 LSB					
ADC0838	± 1 LSB	± 1/2 LSB					

#### description

These devices are 8-bit successive-approximation analog-to-digital converters each with an input-configurable multichannel multiplexer and serial input/output. The serial input/output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.


The ADC0834 (4-channel) and ADC0838 (8-channel) multiplexer is software configured for single-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

ADC0834 N DUAL-IN-LINE PACKAGE								
(TOP VIEW)								
∨ + <b>[</b> [	10	14	]vcc					
cs□	2	13	]DI					
сно□	3	12	]CLK					
сн1 🗍	4	11	]SARS					
CH2 🗍	5	10	]DO					
снз 🗍	6	9	]REF					
DGTL GND	7	a F	ANI G GND					

ADC0838 . . . N DUAL-IN-LINE PACKAGE
(TOP VIEW)

сно∐	1 U:	20	Vcc	
сн1 🗍	2	19[]	V +	
CH2 ☐	3 .	18	<del>cs</del>	
снз□	4	17	DI	
сн4 🗍	5	16	CLK	
сн5 🗍	6	15	SARS	
сн6 🛚	7	14	DO	
CH7	8	13	SE	
сом□	9 '	12[]	REF	
DGTL GND	10	11	ANLG	GND

ADC0838 . . . FN CHIP CARRIER PACKAGE
(TOP VIEW)



The ADC0834AI, ADC0834BI, ADC0838AI, and ADC0838BI are characterized for operation from  $-40\,^{\circ}$ C to 85 °C. The ADC0834AC, ADC0834BC, ADC0838AC, and ADC0838BC are characterized for operation from 0 °C to 70 °C.

functional block diagram

NOTE A: For the ADC0834, DI is input directly to the D input of SELECT 1, SELECT 0 is forced to a high

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

#### ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

#### functional description

The ADC0834 and ADC0838 use a sample data comparator structure that converts differential analog inputs by a successive-approximation routine. Operation of both devices is similar with the exception of a select enable (SE) input, analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single-ended), to an adjacent input (differential), or to a common terminal (pseudo-differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (-) polarity. If the signal inputs applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial data link from the controlling processor. A serial communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer addressing sequence. The multiplexer address is shifted into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single-ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the ADC0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting the chip select (CS) input low. This enables all logic circuits. The CS input must be held low for the complete conversion process. A clock input is received from the processor. On each low-to-high transition of the clock input, the data on the DI input is clocked into the multiplexer address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit has been shifted into the start location of the multiplexer register, the input channel has been selected and conversion starts. The SAR Status output (SARS) goes high to indicate that a conversion is in progress and the DI input to the multiplexer shift register is disabled for the duration of the conversion.

An interval of one clock period is automatically inserted to allow for the selected multiplexed channel to settle. The data output DO comes out of the high-impedance state and provides a leading low for this one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive ladder output. As the conversion proceeds, conversion data is simultaneously output from the DO output pin with the most significant bit (MSB) first.

After eight clock periods the conversion is complete and the SAR Status (SARS) output goes low.

The ADC0834 outputs the least-significant-bit-first data after the MSB-first data stream. If the shift enable (SE) line is held high on the ADC0838, the value of the least significant bit (LSB) will remain on the data line. When SE is forced low, the data is then clocked out as LSB-first data. (To output LSB first, the SE control input must first go low, then the data stored in the 9-bit shift register will output with LSB first.) When CS goes high, all internal registers are cleared. At this time the output circuits go to the high-impedance state. If another conversion is desired, the CS line must make a high-to-low transition followed by address information.




## functional description (continued)

The DI and DO pins can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because the DI input is only examined during the multiplexer addressing interval and the DO output is still in a high-impedance state.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

## sequence of operation




#### ADC0834 MUX ADDRESS CONTROL LOGIC TABLE

	MUX ADDRESS	CHANNEL NUMBER				
SGL/DIF	ODD/EVEN	SELECT BIT 1	0	1	2	3
L	L	L	+	_		
L	L	н			+ '	_
L	н	L	-	+		
L	Н	н	_		_	+
Н	L	L	+			
н	L	H,	1		+	
н	н	L	1	+		
н	н	н	l			+

H = high level, L = low level, - or + = polarity of selected input pin





#### ADC0838 MUX ADDRESS CONTROL LOGIC TABLE

	MUX ADDRESS				SEL	ECTED	CHAN	NEL N	UMBE	R		
SGL/DIF	ODD/EVEN	SEL	ECT		0		1	:	2	3	3	сом
SGL/DIF	ODD/EVEN	1	0	0	1	2	3	4	5	6	7	
L	L	L	L	+	-							
L.	L	L	Н			+	-					
L	L	н	L					+	-			
L	L	н	Н							+		
L	Н	L	L	_	+							
L	н	L	Н			-	+-					
L	н	н	L					+	_			
L	Н	н	Н							-	+	
H	L	L	L	+								-
Н	L	L	Н			+						-
Н	L	н	L					+				-
Н	L	Н	Н							+		
Н	Н	L	L		+							-
н	н	L	Н				+					-
Н	н	Н	Ĺ.						+			-
Н	Н	Н	Н								+	

H = high level, L = low level, - or + = polarity of selected input

# absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Notes 1 and 2)
Input voltage range: Logic
Analog
Input current: V+ input
Any other input
Total input current for package
Operating free-air temperature range: Al and Bl suffixes40°C to 85°C
AC and BC suffixes 0°C to 70°C
Storage temperature range
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260°C

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 volts. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

# recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	6.3	٧
VIH	High-level input voltage		2			٧
VIL	Low-level input voltage				0.8	٧
fclock	Clock frequency		10		400	kHz
	Clock duty cycle (see Note 3)		40		60	%
twH(CS)	Pulse duration, CS high		220	220		ns
t <sub>su</sub>	Setup time, CS low, SE low, or d	ata valid before clock†	350			ns
<sup>t</sup> h	Hold time, data valid after clock1		90			ns
Τ.	On another form air terms of	Al and Bl suffixes	- 40		85	°C
TA	Operating free-air temperature	AC and BC suffixes	0		70	] "[

NOTE 3: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 μs.

# electrical characteristics over recommended range of operating free-air temperature, VCC = V + = 5 V, $f_{clock} = 250 \text{ kHz}$ (unless otherwise noted)

#### digital section

	040445750	7507.004	DITIONS <sup>†</sup>	Al	, BI SU	FFIX	AC	BC SL	JFFIX	UNIT
	PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
\/ - · ·	I link to all a to a college	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -360 \mu A$	2.4			2.8			v
VOH	High-level output voltage	$V_{CC} = 4.75 \text{ V},$	$l_{OH} = -10 \mu A$	4.5			4.6			\ \ \
VOL	Low-level output voltage	$V_{CC} = 5.25 \text{ V},$	I <sub>OL</sub> = 1.6 mA			0.4			0.34	V
ΉΗ	High-level input current	V <sub>IH</sub> = 5 V			0.005	1		0.005	1	μΑ
IIL	Low-level input current	V <sub>IL</sub> = 0	DOMEST A PROPERTY OF THE PARTY		-0.005	- 1		-0.005	- 1	μΑ
ЮН	High-level output (source) current	V <sub>OH</sub> = 0,	T <sub>A</sub> = 25°C	6.5	- 14		-6.5	- 14		mA
IOL.	Low-level output (sink) current	VOL = VCC,	T <sub>A</sub> = 25°C	8	16		8	16		mA
	High-impedance-state output	$V_0 = 5 V$ ,	T <sub>A</sub> = 25°C		0.01	3		0.01	3	
loz	current (DO or SARS)	V <sub>O</sub> = 0,	T <sub>A</sub> = 25°C		-0.01	- 3		-0.01	- 3	μA
Ci	Input capacitance		J		5			5		pF
Со	Output capacitance				5			5		pF

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified).

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = V + = 5 V, T<sub>A</sub> = 25 °C.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

electrical characteristics over recommended range of operating free-air temperature,  $V_{CC} = V_{+} = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted)

#### analog and converter section

	PARAMETER		TEST CONDITIONS†	MIN	TYP <sup>‡</sup>	MAX	UNIT
VICR	Common-mode input vo	oltage range	See Note 4	-0.05 to V <sub>CC</sub> +0.05			V
		On-channel	V <sub>I</sub> = 5 V at on-channel,			1	
	Standby input current	Off-channel	V <sub>I</sub> = 0 at off-channel			- 1	1 .
II(stdby)	(see Note 5)	On-channel	V <sub>I</sub> = 0 at on-channel,			-1	μΑ
		Off-channel	V <sub>I</sub> = 5 V at off-channel			1	1
ri(ref)	Input resistance to reference ladder			1.3	2.4	5.9	kΩ

#### total device

	PARAMETER	TEST CONDITIONS†	MIN	TYP <sup>‡</sup>	MAX	UNIT
٧z	Internal zener diode breakdown voltage	I <sub>I</sub> = 15 mA at V + pin, See Note 2	6.3	7	8.5	V
lcc	Supply current			1	2.5	mA

<sup>&</sup>lt;sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

 $^{\ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, V+ = 5 V, T<sub>A</sub> = 25 °C.

- NOTES: 2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 volts. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.
  - 4. If channel IN is more positive than channel IN+, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that will conduct forward current for analog input voltages one diode drop above V<sub>CC</sub>. Care must be taken during testing at low V<sub>CC</sub> levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog inputs that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V<sub>CC</sub> of 4.950 volts for all variations of temperature and load.
  - 5. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

# ADC0834A, ADC0838A, ADC0834B, ADC0838B A/D PERIPHERALS WITH SERIAL CONTROL

operating characteristics V + = VCC = 5 V, f<sub>Clock</sub> = 250 kHz, t<sub>r</sub> = t<sub>f</sub> = 20 ns, T<sub>A</sub> = 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	BI, BC SU	JFFIX	AI, AC SU	JFFIX	UNIT	
	PANAMETER		TEST CONDITIONS	MIN TYP	MAX	MIN TYP	MAX	ONT
	Supply-voltage variation	error	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$	± 1/16	± 1/4	± 1/16	± 1/4	LSB
	Total unadjusted error (see Note 6)  Common-mode error  Change in zero-error from  V <sub>CC</sub> = 5 V to internal zener diode operation (see Note 2)		V <sub>ref</sub> = 5 V, T <sub>A</sub> = MIN to MAX		± 1/2		± 1	LSB
			Differential mode	± 1/16	± 1/4	± 1/16	± 1/4	LSB
			$I_{\parallel}$ = 15 mA at V+ pin, $V_{ref}$ = 5 V, $V_{CC}$ open		1		1	LSB
t	Propagation delay time, output data after CLK↓	MSB-first data	C <sub>I</sub> = 100 pF	650	1500	650	1500	ns
<sup>t</sup> pd	(see Note 7)	LSB-first data	C[ = 100 pr	250	600	250	600	113
<b>.</b>	Output disable time,		$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$	125	250	125	250	
<sup>t</sup> dis	DO or SARS after CS↑		$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$		500		500	ns
tconv	Conversion time (multiple addressing time not included)	1			8		8	clock periods

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 volts. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the VCC input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V + input.
  - 6. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.
  - 7. The most significant bit (MSB) data is output directly from the comparator and therefore requires additional delay to allow for comparator response time.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DATA INPUT TIMING

## PARAMETER MEASUREMENT INFORMATION






FIGURE 2. DATA OUTPUT TIMING







NOTE A: CL includes probe and jig capacitance.


FIGURE 3. OUTPUT DISABLE TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS

#### TYPICAL CHARACTERISTICS





LINEARITY ERROR vs



# FIGURE 5







FIGURE 7

## TYPICAL CHARACTERISTICS








D2642, FEBRUARY 1986 - REVISED SEPTEMBER 1986

- Total Unadjusted Error . . . ± 0.75 LSB Max for TL0808 and ± 1.25 LSB Max for TL0809 Over Temperature Range
- Ideal for Battery Operated, Portable Instrumentation Applications
- Resolution of 8 Bits
- 100 μs Conversion Time
- Ratiometric Conversion
- Guaranteed Monotonicity
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Extremely Low Power Consumption . . . 0.3 mW Typ
- Improved Direct Replacements for ADC0808, ADC0809


## description

The TL0808 and TL0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion

# N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### FN PACKAGE (TOP VIEW)



technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory. These devices are designed to operate from common microprocessor control buses, with three-state output latches driving the data bus. The devices can be made to appear to the microprocessor as a memory location or an I/O port.


The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 3-volt supply and extremely low power requirements make the TL0808 and TL0809 especially useful for a wide variety of applications including portable battery and LCD applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The TL0808 and TL0809 are characterized for operation from -40°C to 85°C.

2

# TL0808, TL0809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

functional block diagram (positive logic)




#### MULTIPLEXER FUNCTION TABLE

					1710
			INP	UTS	SELECTED
	А	DDRES	SS	ADDRESS	ANALOG
	С	В	Α	STROBE	CHANNEL
	L	L	L	Ť	0
	L	L	н	1	1
	L	H	L	1	2
	L.	Н	н	1	. 3
	Н	L	L	<b>↑</b> • •	4
i	Н	L	н	. ↑	5
	н	Н	L	1	· 6
	Н	Н	н	1	7

H = high level, L = low level

<sup>↑ =</sup> low-to-high transition



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage range: control inputs	٧
all other inputs $-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$	٧
Operating free-air temperature range	С
Storage temperature range65 °C to 150 °C	С
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	С
Case temperature for 10 seconds: FN package	С

NOTE 1: All voltage values are with respect to network ground terminal.

## recommended operating conditions

,		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	f <sub>clock</sub> = 10 kHz to 640 kHz	2.75		5.5	V
Supply voltage, VCC	f <sub>clock</sub> = 640 kHz to 1280 kHz	4		5.5	7 °
Clock frequency, fclock	(see supply voltage recommendation above)	10		1280	kHz
Positive reference voltage	e, V <sub>ref +</sub> (see Notes 2, 3, and 4)	2.75	Vcc	V <sub>CC</sub> +0.1	V
Negative reference volta	ge, V <sub>ref</sub> (see Notes 2, 3, and 4)		0	-0.1	V
Differential reference vo	Itage, V <sub>ref+</sub> - V <sub>ref-</sub> (see Note 4)		3		V
High-level input voltage,	control inputs, VIH	0.7 V <sub>CC</sub>			V
Low-level input voltage,	control inputs, VIL			0.3 V <sub>CC</sub>	V
Start pulse duration, tw	(S)	200			ns
Address load control pu	se_duration, tw(ALC)	200			ns
Address setup time, t <sub>su</sub>		50	***************************************		ns
Address hold time, th		50			ns
Operating free-air tempe	rature, TA (see Note 4)	- 40		85	°C

- NOTES: 2. The accuracy of the conversion will depend on the stability of the reference voltages applied.
  - 3. Analog voltages greater than or equal to  $V_{ref+}$  convert to all highs, and all voltages less than  $V_{ref-}$  convert to all lows.
  - 4. For proper operation of the TL0808 and TL0809 at free-air temperatures below 0°C, V<sub>CC</sub> and (V<sub>ref+</sub> V<sub>ref-</sub>) should not be less than 3 volts.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 3 \text{ V}$  to 5.25 V (unless otherwise noted)

#### total device

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage		I <sub>O</sub> = -360 μA	VCC-0.4			V
Vai	Low-level output voltage	Data outputs	I <sub>O</sub> = 1.6 mA			0.4	V
VOL	Low-level output voltage	End of conversion	I <sub>O</sub> = 1.2 mA			0.4	ľ
lo-	Off-state (high-impedance-st	ate)	VO = VCC			1	μА
loz	output current		V <sub>O</sub> = 0			- 1	μ.
l <sub>l</sub>	Control input current at max	imum input voltage	V <sub>I</sub> = 15 V			1	μΑ
Ι <sub>Ι</sub> L	Low-level control input curre	ent	V <sub>1</sub> = 0			-1	μΑ
lcc	Supply current		V <sub>CC</sub> = 3 V, f <sub>clock</sub> = 640 kHz		100	500	μΑ
100	Supply Current		$V_{CC} = 5 \text{ V},  f_{clock} = 640 \text{ kHz}$		0.3	3	mA
Ci	Input capacitance, control inputs		$T_A = 25$ °C		10	15	pF
Co	Output capacitance, data ou	tputs	T <sub>A</sub> = 25°C		10	15	pF
	Resistance from pin 12 to p	in 16		1	1000		kΩ

## analog multiplexer

	PARAMETER	TEST	CONDITIONS	MIN TYP	MAX	UNIT
	Channel on-state current (see Note 5)	V <sub>I</sub> = 3 V,	f <sub>clock</sub> = 640 kHz		2	
lon	Channel on-state current (see Note 5)	V <sub>1</sub> = 0,	f <sub>clock</sub> = 640 kHz	T	-2	μΑ
		V <sub>CC</sub> = 3 V,	V <sub>1</sub> = 3 V	10	200	nA
١.,	Channel off-state current	$T_A = 25 ^{\circ}\text{C}  V_I = 0$	V <sub>I</sub> = 0	- 10	- 200	] ''^
loff	Channel on-state current	Vac = 3 V	V <sub>I</sub> = 3 V	T	1	μΑ
		$\Lambda^{CC} = 3 \Lambda$	$V_I = 0$		-1	1 μΑ

 $<sup>^{\</sup>dagger}\text{Typical values}$  are at VCC = 3 V and TA = 25 °C.

NOTE 5: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

operating characteristics,  $T_A = 25$  °C,  $V_{CC} = 3$  V,  $V_{REF+} = 3$  V,  $V_{REF-} = 0$  V,  $f_{clock} = 640$  kHz (unless otherwise noted)

	DADAMETED	TEAT AAND	TL0808		)8	B TL0809		)	LINUT	
PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
ksvs	Supply voltage sensitivity	$V_{CC} = V_{ref+} = 3 V$ $T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$			±0.05			±0.05		%/V
	Linearity error (see Note 7)				±0.5			±1		LSB
	Zero error (see Note 8)				±0.5			±0.5		LSB
	Total unadjusted	T <sub>A</sub> = 25°C			±0.25	±0.5		±0.5	± 1	LSB
	error (See Note 9)	$T_A = -40$ °C to 85 °C	3			±0.75			±1.25	LSB
t <sub>en</sub>	Output enable time	$C_L = 50 pF$ ,	$R_L = 10 k\Omega$		80	250		80	250	ns
tdis	Output disable time	C <sub>L</sub> = .10 pF,	$R_L = 10 \text{ k}\Omega$		105	250		105	250	ns
t <sub>conv</sub>	Conversion time	See Note 10		90	100	116	90	110	116	μS
<sup>t</sup> d(EOC)	Delay time, end of conversion output	See Notes 10 and 11		0		14.5	0		14.5	μs

 $^{\dagger}$ Typical values for all except supply voltage sensitivity are at  $V_{CC} = 3$  V, and all are at  $T_A = 25$  °C.

- NOTES: 6. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V<sub>ref.+</sub> are varied together and the change in accuracy is measured with respect to full-scale.
  - 7. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
  - 8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
  - 9. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.
  - 10. Refer to the operating sequence diagram.
  - 11. For clock frequencies other than 640 kHz, t<sub>d(FOC)</sub> maximum is 8 clock periods plus 2 μs.

#### PRINCIPLES OF OPERATION

The TL0808 and TL0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

#### multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the Endof-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch S<sub>C</sub> and all S<sub>T</sub> switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the  $V_{CC}$  voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.




FIGURE 1. SIMPLIFIED MODEL OF THE SUCCESSIVE-APPROXIMATION SYSTEM



# TL182, TL185, TL188, TL191 BI-MOS SWITCHES

D2234, JUNE 1976-REVISED SEPTEMBER 1986

- Functionally Interchangeable with Siliconix DG182, DG185, DG188, DG191 with Same Terminal Assignments
- Monolithic Construction
- Adjustable Reference Voltage
- JFET Inputs

# description

The TL182, TL185, TL188, and TL191 are monolithic high-speed analog switches using BI-MOS technology. They comprise JFET-input buffers, level translators, and output JFET switches. The TL182 switches are SPST; the TL185 switches are SPDT. The TL188 is a pair of complementary SPST switches as is each half of the TL191.

A high level at a control input of the TL182 turns the associated switch off. A high level at a control input of the TL185 turns the associated switch on. For the TL188, a high level at the control input turns the associated switches S1 on and S2 off.

The threshold of the input buffer is determined by the voltage applied to the reference input ( $V_{ref}$ ). The input threshold is related to the reference input by the equation  $V_{th} = V_{ref} + 1.4 \text{ V}$ . Thus, for TTL compatibility, the  $V_{ref}$  input is connected to ground. The JFET input makes the device compatible with bipolar, MOD, and CMOS logic families. Threshold compatibility may, again, be determined by  $V_{th} = V_{ref} + 1.4 \text{ V}$ .

The output switches are junction field-effect transistors featuring low on-state resistance and high off-state resistance. The monolithic structure ensures uniform matching.

BI-MOS technology is a major breakthrough in linear integrated circuit processing. BI-MOS can have ion-implanted JFETs, p-channel MOS-FETs, plus the usual bipolar components all on the same chip. BI-MOS allows circuit designs that previously have been available only as expensive hybrids to be monolithic.

Devices with an "M" suffix are characterized for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ , those with an "I" suffix are characterized for operation from  $-25\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ , and those with a "C" suffix are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

- Uniform On-State Resistance for Minimum Signal Distortion
- ±10-V Analog Voltage Range
- TTL, MOS, and CMOS Logic Control Compatibility

# TL182 N DUAL-IN-LINE PACKAGE (TOP VIEW)

18 🛮 1	U14] 2S
1D 🛮 2	13 2D
NC □3	12 NC
NC □4	11 NC
1A 🛮 5	10 2A
VCC ☐6	9∏ VEE
VLL [7	8 Vref

## TL185 N DUAL-IN-LINE PACKAGE (TOP VIEW)

1D1	rT.	U <sub>16</sub>	1151
NC	∄2	15	H 12
		15	_
1D2	Ц3	14	□ VEE
1S2	<b>□</b> 4	13	□ V <sub>ref</sub>
2S1	[]5	12	] VLL
2D1	□6	11	□ vcc
NC	Q٦	10	] 2A
2D2	[[8	9	282

# TL188 N DUAL-IN-LINE PACKAGE (TOP VIEW)

NC [	1	<b>U</b> 14	NC
NC [	2	13	NC
D1 [	3	12	D2
S1 [	]4	11	S2
Α[	5	10	NC
vcc [	]6	9	VEE
VLL [	]7	8	$V_{ref}$

#### TL191 N DUAL-IN-LINE PACKAGE (TOP VIEW)


1D1 NC 1D2 1S2 2S2 2D2	<b>□</b> 3	16 15 14 13 12	1S1 VEE Vref VLL VCC
NC	٦,	10	2A
2D1	[8_	9	2S1
NC-No	interna	al conne	ection

Copyright © 1984, Texas Instruments Incorporated




# **TL182 TWIN SPST SWITCH**

## schematic (each channel)



## symbol




FUNCTION TABLE (EACH HALF)


INPUT	SWITCH
Α	s
L	ON (CLOSED)
н	OFF (OPEN)

# **TL185 TWIN DPST SWITCH**

# schematic (each channel)



# symbol




# FUNCTION TABLE (EACH HALF)


INPUT	SWITCHES
Α	SW1 AND SW2
L	OFF (OPEN)
Н	ON (CLOSED)




# TL188 DUAL COMPLEMENTARY SPST SWITCH



# TL191 TWIN DUAL COMPLEMENTARY SPST SWITCH



# functional block diagram



See the preceding two pages for operation of the switches.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply to negative supply voltage, $V_{CC} - V_{EE}$ 36 V Positive supply voltage to either drain, $V_{CC} - V_D$ 33 V Drain to negative supply voltage, $V_D - V_{EE}$ 33 V Drain to source voltage, $V_D - V_E$ 36 V Logic supply to negative supply voltage, $V_{LL} - V_{EE}$ 36 V Logic supply to logic input voltage, $V_{LL} - V_{EE}$ 33 V Logic supply to reference voltage, $V_{LL} - V_{IE}$ 33 V Logic input to reference voltage, $V_{LL} - V_{IE}$ 33 V Reference to negative supply voltage, $V_{ref}$ 70 V Reference to logic input voltage, $V_{ref} - V_{EE}$ 27 V Reference to logic input voltage, $V_{ref} - V_{IE}$ 27 V Current (any terminal) 30 mA Operating free-air temperature range: $T_{LL} = T_{LL} = T_{L$		
Drain to negative supply voltage, VD − VEE       33 V         Drain to source voltage, VD − VS       ±22 V         Logic supply to negative supply voltage, VLL − VEE       36 V         Logic supply to logic input voltage, VLL − VI       33 V         Logic supply to reference voltage, VLL − Vref       33 V         Logic input to reference voltage, VI − Vref       33 V         Reference to negative supply voltage, Vref − VEE       27 V         Reference to logic input voltage, Vref − VI       2 V         Current (any terminal)       30 mA         Operating free-air temperature range: TL182M, TL185M, TL188M, TL191M       −55 °C to 125 °C         TL182I, TL185I, TL188I, TL191I       −25 °C to 85 °C         TL182C, TL185C, TL188C, TL191C       0 °C to 70 °C         Storage temperature range       −65 °C to 150 °C	Positive supply to negative supply voltage, VCC - VEE	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Positive supply voltage to either drain, VCC - VD	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Drain to negative supply voltage, V <sub>D</sub> - V <sub>FF</sub>	V
Logic supply to negative supply voltage, $V_{LL} - V_{EE}$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Logic supply to reference voltage, V <sub>L</sub> L − V <sub>ref</sub> 33 V         Logic input to reference voltage, V <sub>I</sub> − V <sub>ref</sub> 33 V         Reference to negative supply voltage, V <sub>ref</sub> − V <sub>EE</sub> 27 V         Reference to logic input voltage, V <sub>ref</sub> − V <sub>I</sub> 2 V         Current (any terminal)       30 mA         Operating free-air temperature range:       TL182M, TL185M, TL188M, TL191M       −55 °C to 125 °C         TL182I, TL185I, TL188I, TL191I       −25 °C to 85 °C         TL182C, TL185C, TL188C, TL191C       0 °C to 70 °C         Storage temperature range       −65 °C to 150 °C		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	- · · · · · · · · · · · · · · · · · · ·	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Reference to negative supply voltage, V <sub>ref</sub> - V <sub>FF</sub>	' V
Operating free-air temperature range: TL182M, TL185M, TL188M, TL191M		
TL182I, TL185I, TL188I, TL191I		
TL182C, TL185C, TL188C, TL191C 0°C to 70°C Storage temperature range	Operating free-air temperature range: TL182M, TL185M, TL188M, TL191M55°C to 125	٥С
Storage temperature range65 °C to 150 °C	TL182I, TL185I, TL188I, TL191I – 25 °C to 85	٥С
	TL182C, TL185C, TL188C, TL191C 0 °C to 70	٥С
	Storage temperature range – 65 °C to 150	°C


# electrical characteristics, $V_{CC} = 15 \text{ V}$ , $V_{EE} = -15 \text{ V}$ , $V_{LL} = 5 \text{ V}$ , $V_{ref} = 0 \text{ V}$

PARAMETER		TEST CONDITIONS		TL	1_M	TL1_I		TL1_C		UNIT		
			1531 C	אטרווטא	15	MIN	MIN MAX		MAX	MIN MAX		וואט ך
VIН	High-level control input voltage				TA = MIN TO MAX	V <sub>ref</sub> + 2		V <sub>ref</sub> + 2		V <sub>ref</sub> + 2		V
VIL	Low-level control input voltage				TA = MIN to MAX		ref + 0.8	\ \	ref + 0.8	V,	ref + 0.8	V
lін	High-level control input current	V <sub>1</sub> = 5 V			$T_A = 25$ °C $T_A = MAX$		10 20		10 20		20 20	μА
lı.	Low-level control input current	V <sub>1</sub> = 0			TA = MIN to MAX		- 250		- 250		- 250	μА
ID(off)	Off-state drain current	$V_D = 10 V,$ $V_{IH} = 2 V,$			$T_A = 25$ °C $T_A = MAX$ $T_A = 25$ °C		100		5 100		5 100	n/
I <sub>S(off)</sub>	Off-state source current	$V_D = -10 \text{ V},$ $V_{IH} = 2 \text{ V},$			$T_A = 25$ °C $T_A = MAX$		100		5 100		5 100	n/
<sup>I</sup> D(on) <sup>+ I</sup> S(on)	On-state channel leakage current	$V_D = -10 \text{ V},$ $V_{IH} = 2 \text{ V},$	V <sub>S</sub> = -10 \	1,	$T_A = 25^{\circ}C$ $T_A = MAX$		- 200		- 10 - 200		- 10 - 200	n/
	Drain-to-source	$V_{D} = -10 \text{ V},$		TL182,	T <sub>A</sub> = MIN to 25°C T <sub>A</sub> = MAX		75 100		100 150		100 150	lacksquare
<sup>r</sup> DS(on)	on-state resistance	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V	TL185, TL191	T <sub>A</sub> = MIN to 25°C T <sub>A</sub> = MAX		125 250		150 300		150 300	l a
lcc	Supply current from V <sub>CC</sub>						1.5		1.5		1.5	
I <sub>EE</sub>	Supply current from V <sub>EE</sub> Supply current from V <sub>LL</sub>	Both control inpu	Both control inputs at 0 V		T <sub>A</sub> = 25°C	<b> </b>	- 5 4.5		-5 4.5	<del> </del>	- 5 4.5	m/
l <sub>ref</sub>	Reference current						-2		-2		-2	ـــ
ICC IEE	Supply current from V <sub>CC</sub> Supply current from V <sub>EE</sub>	Both control inpu	ate at 5 V		T <sub>A</sub> = 25°C		1.5 -5		1.5 -5		1.5 -5	
I <sub>LL</sub>	Supply current from V <sub>LL</sub> Reference current	Both control inpu	its at 5 V		1A - 20°C		4.5 - 2		4.5 - 2		4.5 - 2	] '''

# switching characteristics, $V_{CC}$ = 10 V, $V_{EE}$ = -20 V, $V_{LL}$ = 5 V, $V_{ref}$ =0 V, $T_A$ = 25 °C

PARAMETER		TEST CONDITIONS	TL1_M	TL1_I	TL1_C	UNIT
			TYP	TYP	TYP	ONL
ton	Turn-on time	$R_l = 300 \Omega$ , $C_l = 30 pF$ , Figure 1	175	175	175	ns
toff	Turn-off time	N_ = 300 ts, C_ = 30 pr, rigure r	350	350	350	113


# PARAMETER MEASUREMENT INFORMATION



CL includes probe and jig capacitance

$$V_O = V_S \frac{R_L}{R_L + r_{DS(on)}}$$

#### **TEST CIRCUIT**



- NOTE: A. The solid waveform applies for TL185 and SW1 of TL185 and TL191; the dashed waveform applies for TL182 and SW2 of TL185 and TL191.
  - B. V<sub>O</sub> is the steady-state output with the switch on. Feed through via the gate capacitance may result in spikes (not shown) at the leading and trailing edges of the output waveform.

# FIGURE 1. VOLTAGE WAVEFORMS

# TL500C THRU TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

D2477, DECEMBER 1979-REVISED DECEMBER 1986

## TL500C/TL501C ANALOG PROCESSORS

- True Differential Inputs
- Automatic Zero
- Automatic Polarity
- High Input Impedance . . . 10<sup>9</sup> Ohms Typically

#### **TL500C CAPABILITIES**

- Resolution . . . 14 Bits (with TL502C)
- Linearity Error . . . 0.001%
- 4 1/2-Digit Readout Accuracy with External Precision Reference

#### TL502C/TL503C DIGITAL PROCESSORS

- Fast Display Scan Rates
- Internal Oscillator May Be Driven or Free-Running
- Interdigit Blanking
- Over-Range Blanking
- 4 1/2-Digit Display Circuitry
- High-Sink-Current Digit Driver for Large Displays

#### **TL501C CAPABILITIES**

- Resolution . . . 10-13 Bits (with TL502C)
- Linearity Error . . . 0.01%
- 3 1/2-Digit Readout Accuracy

#### **TL502C CAPABILITIES**

- Compatible with Popular Seven-Segment Common-Anode Displays
- High-Sink-Current Segment Driver for Large Displays

#### **TL503C CAPABILITIES**

- Multiplexed BCD Outputs
- High-Sink-Current BCD Outputs



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TL500C and TL501C analog processors and TL502C and TL503C digital processors provide the basic functions for a dual-slope-integrating analog-to-digital converter.

The TL500C and TL501C contain the necessary analog switches and decoding circuits, reference voltage generator, buffer, integrator, and comparator. These devices may be controlled by the TL502C, TL503C, by discrete logic, or by a software routine in a microprocessor.

The TL502C and TL503C each includes oscillator, counter, control logic, and digit enable circuits. The TL502C provides multiplexed outputs for seven-segment displays, while the TL503C has multiplexed BCD outputs.

When used in complementary fashion, these devices form a system that features automatic zero-offset compensation, true differential inputs, high input impedance, and capability for 4 1/2-digit accuracy. Applications include the conversion of analog data from high-impedance sensors of pressure, temperature, light, moisture, and position. Analog-to-digital-logic conversion provides display and control signals for weight scales, industrial controllers, thermometers, light-level indicators, and many other applications.



# principles of operation

The basic principle of dual-slope-integrating converters is relatively simple. A capacitor, C<sub>X</sub>, is charged through the integrator from V<sub>CT</sub> for a fixed period of time at a rate determined by the value of the unknown voltage input. Then the capacitor is discharged at a fixed rate (determined by the reference voltage) back to V<sub>CT</sub> where the discharge time is measured precisely. The relationship of the charge and discharge values are shown below (see Figure 1).

$$V_{CX} = V_{CT} - \frac{V_{I}t_1}{R_X C_X}$$
 Charge (1)

$$V_{CT} = V_{CX} - \frac{V_{ref} t_2}{R_X C_X}$$
 Discharge (2)

Combining equations 1 and 2 results in:

$$\frac{V_{I}}{V_{ref}} = -\frac{t_2}{t_1} \tag{3}$$

where:

VCT = Comparator (offset) threshold voltage

VCX = Voltage change across CX during t1 and during t2 (equal in magnitude)

V<sub>I</sub> = Average value of input voltage during t<sub>1</sub>

t<sub>1</sub> = Time period over which unknown voltage is integrated

to = Unknown time period over which a known reference voltage is integrated.

Equation (3) illustrates the major advantages of a dual-slop converter:

- Accuracy is not dependent on absolute values of t<sub>1</sub> and t<sub>2</sub>, but is dependent on their ratios. Longterm clock frequency variations will not affect the accuracy.
- b. Offset values, VCT, are not important.

The BCD counter in the digital processor (see Figure 2) and the control logic divide each measurement cycle into three phases. The BCD counter changes at a rate equal to one-half the oscillator frequency.

#### auto-zero phase

The cycle begins at the end of the integrate-reference phase when the digital processor applies low levels to inputs A and B of the analog processor. If the trigger input is at a high level, a free-running condition exists and continuous conversions are made. However, if the trigger input is low, the digital processor stops the counter at 20,000, entering a hold mode. In this mode, the processor samples the trigger input every 4000 oscillator pulses until a high level is detected. When this occurs, the counter is started again and is carried to completion at 30,000. The reference voltage is stored on reference capacitor  $C_{\rm ref}$ , comparator offset voltage is stored on integration capacitor  $C_{\rm X}$ , and the sum of the buffer and integrator offset voltages is stored on zero capacitor  $C_{\rm Z}$ . During the auto-zero phase, the comparator output is characterized by an oscillation (limit cycle) of indeterminate waveform and frequency that is filtered and d-c shifted by the level shifter.

## integrate-input phase

The auto-zero phase is completed at a BCD count of 30,000, and high levels are applied to both control inputs to initiate the integrate-input phase. The integrator charges  $C_X$  for a fixed time of 10,000 BCD counts at a rate determined by the input voltage. Note that during this phase, the analog inputs see only the high impedance of the noninverting operational amplifier input. Therefore, the integrator responds only to the difference between the analog input terminals, thus providing true differential inputs.




# TL500C THRU TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

#### integrate-reference phase

At a BCD count of 39,999 + 1 = 40,000 or 0, the integrate-input phase is terminated and the integrate-reference phase is begun by sampling the comparator output. If the comparator output is low corresponding to a negative average analog input voltage, the digital processor applies a low and a high to inputs A and B, respectively, to apply the reference voltage stored on Cref to the buffer. If the comparator output is high corresponding to a positive input, inputs A and B are made high and low, respectively, and the negative of the stored reference voltage is applied to the buffer. In either case, the processor automatically selects the proper logic state to cause the integrator to ramp back toward zero at a rate proportional to the reference voltage. The time required to return to zero is measured by the counter in the digital processor. The phase is terminated when the integrator output crosses zero and the counter contents are transferred to the register, or when the BCD counter reaches 20,000 and the over-range indication is activated. When activated, the over-range indication blanks all but the most significant digit and sign.


Seventeen parallel bits (4-1/2 digits) of information are strobed into the buffer register at the end of the integration phase. Information for each digit is multiplexed out to the BCD outputs (TL503C) or the seven-segment drivers (TL502C) at a rate equal to the oscillator frequency divided by 400.



\*This step is the voltage at pin 2 with respect to analog ground.

FIGURE 1. VOLTAGE WAVEFORMS AND TIMING DIAGRAM





NOTES: A. Pin 18 of the TL502 provides an output of  $f_{\mbox{\scriptsize OSC}}$  (oscillator frequency)  $\div$  20,000.

B. The trigger input assumes a high level if not externally connected.

FIGURE 2. BLOCK DIAGRAM OF BASIC ANALOG-TO-DIGITAL CONVERTER USING TL500C or TL501C and TL502C or TL503C

MODE	ANALOG INPUT	COMPARATOR	CONTROLS A AND B	ANALOG SWITCHES CLOSED
Auto Zero	×	Oscillation		60 64 67 60 646
Hold <sup>†</sup> .	1 ^	Oscillation	LL	S3, S4, S7, S9, S10
Integrate	Positive	Н	нн	S1, S2
Input	Negative	L	пп	51, 52
Integrate	×	Ň	LH	\$3, \$6, \$7
Reference	_^	H <sup>‡</sup>	H L	S3, S5, S8

H ≡ High, L ≡ low, X ≡ Irrelevant

<sup>†</sup> If the trigger input is low at the beginning of the auto-zero cycle, the system will enter the hold mode. A high level (or open circuit) will signal the digital processor to continue or resume normal operation.

<sup>&</sup>lt;sup>‡</sup> This is the state of the comparator output as determined by the polarity of the analog input during the integrate input phase.

# description of analog processors


The TL500C and TL501C analog processors are designed to automatically compensate for internal zero offsets, integrate a differential voltage at the analog inputs, integrate a voltage at the reference input in the opposite direction, and provide an indication of zero-voltage crossing. The external control mechanism may be a microcomputer and software routing, discrete logic, or a TL502C or TL503C controller. The TL500C and TL501C are designed primarily for simple, cost-effective, dual-slope analog-to-digital converters. Both devices feature true differential analog inputs, high input impedance,


IEW)
18 7
17 5 CZ
16 VCC +
15 BUFFER OUTPUT
14 INTEGRATOR INPUT
13 INTEGRATOR OUTPUT
12 VCC -
11 DIGITAL COMMON
10 COMPARATOR OUTPUT

J DUAL-IN-LINE PACKAGE

and an internal reference-voltage source. The TL500C provides 4-1/2-digit readout accuracy when used with a precision external reference voltage. The TL501C provides 100-ppm linearity error and 3-1/2-digit accuracy capability. These devices are manufactured using Tl's advanced technology to produce JFET, MOSFET, and bipolar devices on the same chip. The TL500C and TL501C are intended for operation over the temperature range of 0°C to 70°C.

#### schematics of inputs and outputs





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply voltage, V <sub>CC+</sub> (see Note 1)	+18 V
Negative supply voltage, V <sub>CC</sub>	–18 V
Input voltage, VI	± VCC
Comparator output voltage range (see Note 2)	o VCC+
Comparator output sink current (see Note 2)	20 mA
Buffer, reference, or integrator output source current (see Note 2)	10 mA
Total dissipation at (or below) 25 °C free-air temperature (see Note 3)	025 mW
Operating free-air temperature range	to 70°C
Storage temperature range65 °C to	o 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	300°C

- NOTES: 1. Voltage values, except differential voltages, are with respect to the analog ground common pin tied together.
  - 2. Buffer, integrator, and comparator outputs are not short-circuit protected.
  - For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves, Appendix A. TL500C and TL501C chips are glass mounted.



# recommended operating conditions

		М	N N	ОМ	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>			7	12	15	· V
Negative supply voltage, V <sub>CC</sub> -			9 –	12	-15	V
Reference input voltage, V <sub>ref(I)</sub>					5	V
Analog input voltage, V <sub>I</sub>					± 5	V
Differential analog input voltage, V <sub>ID</sub>	Differential analog input voltage, VID				10	V
High-level input voltage, VIH	Control inputs		2			V
Low-level input voltage, V <sub>IL</sub>	Control inputs				0.8	V
Peak positive integrator output voltage, VOM+	+	9			V	
Peak negative integrator output voltage, VOM -			5			. V
Full scale input voltage					2 V <sub>ref</sub>	
Autozero and reference capacitors, CZ and Cref		0	.2			μF
Integrator capacitor, CX		0	.2			μF
Integrator resistor, R <sub>X</sub>			15		100	kΩ
International American Professional Professi			See			
Integrator time constant, R <sub>X</sub> C <sub>X</sub>		No	te 4			i
Free-air operating temperature, TA			0		70	°C
Maximum conversion rate with TL502 or TL503				3	12.5	conv/sec

# system electrical characteristics at $V_{CC\pm}=\pm 12$ V, $V_{ref}=1,000\pm 0.03$ mV, $T_A=25$ °C (unless otherwise noted) (see Figure 3)

DADAMETED	TEST COMPLETIONS		TL501C			TL500C			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Zero error			50	300		10	30	μV	
Linearity error relative to full scale	V <sub>I</sub> = -2 V to 2 V		0.005	0.05		0.001	0.005	%FS	
Full scale temperature coefficient	T <sub>A</sub> = 0°C to 70°C		6			6		ppm/°C	
Temperature coefficient of zero error	T <sub>A</sub> = 0°C to 70°C		4			1		μV/°C	
Rollover error <sup>†</sup>			200	500		30	100	μV	
Equivalent peak-to-peak input noise voltage			20			20		μV	
Analog input resistance	Pin 1 or 2		109			10 <sup>9</sup>		Ω	
Common-mode rejection ratio	$V_{IC} = -1 V to +1 V$		86			90		dB	
Current into analog input	V <sub>I</sub> = ±5 V		50			50		pΑ	
Supply voltage rejection ratio			90			90		dB	

<sup>†</sup>Rollover error is the voltage difference between the conversion results of the full-scale positive 2 volts and the full-scale negative 2 volts. NOTE 4. The minimum integrator time constant may be found by use of the following formula:

Minimum  $R_X C_X = \frac{V_{ID} \text{ (full scale) } t_1}{V_{OM} - | -V_1 \text{(pin 2)}}$ 

where

V<sub>ID</sub> = voltage at pin with respect to pin 2

V<sub>I</sub>(pin 2) = voltage at pin 2 with respect to analog ground

 $t_1$  = input integration time seconds

# electrical characteristics at $V_{CC\pm} = \pm 12 \text{ V}$ , $V_{ref} = 1 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ (see Figure 3)

# integrator and buffer operational amplifiers

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage			15		mV
Input bias current			50		рA
Positive output voltage swing		9	11		V
Negative output voltage swing		-5	-7		V
Voltage amplification			110		dB
Unity-gain bandwidth			3		MHz
Common mode rejection	$V_{IC} = -1 V to +1 V$		100		dB
Output slew rate			5		V/μs
	Input offset voltage Input bias current Positive output voltage swing Negative output voltage swing Voltage amplification Unity-gain bandwidth Common mode rejection	Input offset voltage Input bias current  Positive output voltage swing  Negative output voltage swing  Voltage amplification  Unity-gain bandwidth  Common mode rejection  VIC = -1 V to +1 V	Input offset voltage Input bias current  Positive output voltage swing  Negative output voltage swing  Voltage amplification  Unity-gain bandwidth  Common mode rejection  VIC = -1 V to +1 V	Input offset voltage         15           Input bias current         50           Positive output voltage swing         9         11           Negative output voltage swing         -5         -7           Voltage amplification         110           Unity-gain bandwidth         3           Common mode rejection         VIC = -1 V to +1 V         100	Input offset voltage

#### comparator

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Vio	Input offset voltage		15		mV
lв	Input bias current		50		pΑ
AVD	Voltage amplification		100		dB
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA	200	400	mV
IOH	High-level output current	V <sub>OH</sub> = 3 V	5	20	nA

# voltage reference output


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ref(0)</sub>	Reference voltage		1.12	1.22	1.32	V
	Reference-voltage	$T_{\Delta} = 0$ °C to $70$ °C		80		ppm/°C
αVref	temperature coefficient	IA = 0-C to 70-C	ł	80		ppm/ -C
ro	Reference output resistance			3		Ω

# logic control section

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΉΗ	High-level input current	V <sub>IH</sub> = 2 V		1	10	μΑ
liL	Low-level input current	V <sub>IL</sub> = 0.8 V		-40	- 300	μΑ

# total device

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Icc+	Positive supply current			15	20	mA
ICC-	Negative supply current			12	18	mA



NOTES: C. Tests are started approximately 5 seconds after power-on.

D. Capacitors used are TRW's X363UW polypropylene or equivalent for C<sub>χ</sub>, C<sub>ref</sub>, and C<sub>Z</sub>; however for C<sub>ref</sub> and C<sub>Z</sub> film-dielectric capacitors may be substituted.

#### FIGURE 3. TEST CIRCUIT CONFIGURATION

# external-component selection guide

The autozero capacitor C<sub>Z</sub> and reference capacitor C<sub>ref</sub> should be within the recommended range of operating conditions and should have low-leakage characteristics. Most film-dielectric capacitors and some tantalum capacitors provide acceptable results. Ceramic and aluminum capacitors are not recommended because of their relatively high-leakage characteristics.

The integrator capacitor  $C_X$  should also be within the recommended range and must have good voltage linearity and low dielectric absorption. A polypropylene-dielectric capacitor similar to TRW's X363UW is recommended for 4-1/2-digit accuracy. For 3-1/2-digit applications, polyester, polycarbonate, and other film dielectrics are usually suitable. Ceramic and electrolytic capacitors are not recommended.

Stray coupling from the comparator output to any analog pin (in order of importance 17, 18, 14, 7, 6, 13, 1, 2, 15) must be minimized to avoid oscillations. In addition, all power supply pins should be bypassed at the package, for example, by a 0.01- $\mu$ F ceramic capacitor.

Analog and digital common are internally isolated and may be at different potentials. Digital common can be within 4 volts of positive or negative supply with the logic decode still functioning properly.

The time constant RXCX should be kept as near the minimum value as possible and is given by the formula:

$$\label{eq:minimum_RXCX} \mbox{Minimum R}_{\chi}\mbox{C}_{\chi} \, = \, \frac{\mbox{V}_{ID} \mbox{ (full scale) } \mbox{t}_1}{|\mbox{V}_{OM} - | - \mbox{V}_{I}(\mbox{pin2})}$$

where:

VID(full scale) = Voltage on pin 1 with respect to pin 2

t<sub>1</sub> = Input integration time in seconds

V<sub>I(pin 2)</sub> = Voltage on pin 2 with resepct to analog ground



#### description of digital processors


The TL502C and TL503C are control logic devices designed to complement the TL500C and TL501C analog processors. They feature interdigit blanking, over-range blanking, an internal oscillator, and a fast display scan rate. The internal-oscillator input is a Schmitt trigger circuit that can be driven by an external clock pulse or provide its own time base with the addition of a capacitor. The typical oscillator frequency is 120 kHz with a 470-picofarad capacitor connected between the oscillator input and ground.

The TL502C provides seven-segment-display output drivers capable of sinking 100 milliamperes and compatible with popular common-anode displays. The TL503C has four BCD output drivers capable of 100-milliampere sink currents. The code (see next page and Figure 4) for each digit is multiplexed to the output drivers in phase with a pulse on the appropriate digit-enable line at a digit rate equal to fosc. divided by 200. Each digit-enable output is capable of sinking 20-milliamperes.


The comparator input of each device, in addition to monitoring the output of the zero-crossing detector in the analog processor, may be used in the display test mode to check for wiring and display faults. A high logic level (2 to 6.5 volts) at the trigger input with the comparator input at or below 6.5 volts starts the integrate-input phase. Voltage levels equal to or greater than 7.9 volts on both the trigger and comparator inputs clear the system and set the BCD counter to 20,000. When normal operation resumes, the conversion cycle is restarted at the auto zero phase.

These devices are manufactured using I<sup>2</sup>L and bipolar techniques. The TL502C and TL503C are intended for operation from 0°C to 70°C.

# TL502 . . . N DUAL-IN-LINE PACKAGE (TOP VIEW)



# TL503 . . . N DUAL-IN-LINE PACKAGE (TOP VIEW)



<sup>&</sup>lt;sup>†</sup> Pin 18 of TL502 provides an output of f<sub>OSC</sub> (oscillator frequencies) <sup>3</sup>20,000.

# TABLE OF SPECIAL FUNCTIONS VCC = 5 V ±10%

TRIGGER INPUT	COMPARATOR INPUT	FUNCTION		
V <sub>I1</sub> ≤0.8 V	V <sub>I</sub> ≤6.5 V	Hold at auto-zero cycle after completion of conversion		
2 V≤V ≤6.5 V V ≤6.5 V		2 V≤V <sub>I</sub> ≤6.5 V V <sub>I</sub> ≤6.5 V		Normal operation (continuous conversion)
V <sub>I</sub> ≤6.5 V	V <sub>I</sub> ≤6.5 V V <sub>I</sub> ≥7.9 V Display Test: All BCD outputs high			
V <sub>1</sub> ≥7.9 V	V <sub>I</sub> ≤6.5 V	Internal Test		
Both inputs to go	Both inputs to go V <sub>I</sub> ≥7.9 V System clear: Sets BCD counter to 20,000.			
simultaneously		When normal operation is resumed, cycle begins with Auto Zero		



<sup>&</sup>lt;sup>‡</sup>D5, the most significant bit, is also the sign bit.

#### DIGIT 5 (MOST SIGNIFICANT DIGIT) CHARACTER CODES


		TL5	02C SE	TL5030	BCD C	UTPUT	LINES				
CHARACTER		D	Ε	A	O3	Q2	Q1	QO			
	A	В	С	b	-	г	G	8	4	2	1
+	Н	Н	Н	Н	L	L	L	. Н	L	Н	L
+1	Н	L	L	Н	L	L	L	Н	н	н	L
_	L	Н	Н	L	Н	Н	L	Н	L	Н	Н
-1	L	L	L	L	Н	н	L	Н	н	н	н

#### DIGITS 1 THRU 4 NUMERIC CODE (See Figure 4)

		TL5	02C SE	VEN-SE	SMENT	LINES		TL5030	BC BCD OUTPUT LINES		
NUMBER	•	В	С		Ε	F	G	O3	Q2	Q1	Q0
•	A	ь	C	U	_ =	-	9	8	4	2	1
0 .	L	L	L	L	L	L	Н	L	L	L	L
· 1	Н	L	L	н	н	н	н	L	L	L	н
2	L	L	Н	L	L	Н	L	L	L	Н	L
3	L	L	L	L	н	н	L	L	L	Н	н
4	Н	L	L	Н	Н	L	L	L	Н	L	L
5	L,	н	L	L	н	L	L	L	н	L	н
6	L	Н	L	L	L	L	L	L	Н	Н	L
7	L	L	L	Н	н	н	Н	L	н	Н	Н
8	L	L	L	L	L	L	L	Н	L	L	L
9	L	L	Ł	L	н	L	L	н	L	L	н

H = high level, L = low level

# schematics of inputs and outputs



# absolute maximum ratings

Supply voltage, V <sub>CC</sub> (see Note 5)		7	V
Input voltage, V <sub>I</sub>	Oscillator	5.5	$\Box$ $\lor$
	Comparator or Trigger	9	v
	BCD or Segment drivers	120	
Output current	Digit-enable outputs	40	mA
	Pin 18 (TLC502 only)	20	
Total power dissipation at (or below) 30 °C free-air ten	nperature (see Note 6)	1100	mW
Operating free-air temperature range		0 to 70	°C
Storage temperature range		-65 to 150	°C
Lead temperaturee 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

NOTES: 5. Voltage values are with respect to the network ground terminal.

6. For operation above 30 °C free-air temperature, derate linearly at the rate of 9.2 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	V
High-level input voltage, VIH	Comparator and trigger inputs	. 2			V
Low-level input voltage, V <sub>IL</sub>	Comparator and trigger inputs			0.8	V
Operating free-air temperature		0		70	°C


# electrical characteristics at 25 °C free-air temperature

	PARAMETER	TERMINAL TEST CONDITIONS		ITIONE	TL502C			TL503C			UNIT
	PARAMETER	TERMINAL	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	1 UNIT
V <sub>IK</sub>	Input clamp voltage	All inputs	$V_{CC} = 4.5 V,$	I <sub>I</sub> = -12 mA		-0.8	-1.5		-0.8	-1.5	V
V <sub>T+</sub> .	Positive-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V			1.5			1.5		V
V <sub>T</sub> _	Negative-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V			0.9		·	0.9		V
$V_{T+} - V_{T-}$	Hysteresis	Oscillator	V <sub>CC</sub> = 5 V		0.4	0.6	0.8	0.4	0.6	8.0	
I <sub>T+</sub>	Input current at positive-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V		-40	- 94	- 170	-40	- 94	- 170	μΑ
IT-	Input current at negative-going input threshold voltage	Oscillator	V <sub>CC</sub> = 5 V		40	117	170	40	117	170	μΑ
VoH	High-level output voltage	Digit enable Pin 18 (TL502C only) Control A and B	V <sub>CC</sub> = 4.5 V,	i <sub>OH</sub> = 0	4.15 4.25 4.25	4.4 4.4 4.4		4.15	4.4		V
		Digit enable	 	I <sub>OL</sub> = 20 mA	4.25	4.4		4.25	0.2	0.5	<b></b>
VoL	Low-level output voltage	Pin 18 (TL502C only) Control A and B Segment drivers BCD drivers	V <sub>CC</sub> = 4.5 V	$I_{OL} = 10 \text{ mA}$ $I_{OL} = 2 \text{ mA}$ $I_{OL} = 100 \text{ mA}$ $I_{OL} = 100 \text{ mA}$	-	0.15 0.088 0.17	0.4 0.4 0.3		0.088	0.4	v
11	Input current	Comparator, Trigger Oscillator	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V		65	100		65	100	μA mA
lін	High-level input current	Comparator, Trigger Oscillator	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.4 V		-0.6	- 1 0.5		-0.6	-1 0.5	mA
ИL	Low-level input voltage	Oscillator Comparator, Trigger	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V`		-0.1 -1	-0.17 -1.6		-0.1 -1	-0.17 -1.6	mA
ЮН	High-level output current (Output transistor off)	Digit enable Pin 18 (TL502C only) Control A and B Segment drivers BCD drivers	V <sub>CC</sub> = 4.5 V	$V_{O} = 0.5 \text{ V},$ $V_{O} = 0.5 \text{ V}$ $V_{O} = 0.5 \text{ V}$ $V_{O} = 5.5 \text{ V}$ $V_{O} = 5.5 \text{ V}$	-2.5 -0.5 -0.25	-4 -0.9 -0.4	0.25	-2.5 -0.25	-4 -0.4	0.25	mA
loL	Low-level output current (Output transistor on)	Digit enable	V <sub>CC</sub> = 4.5 V,	<del></del>	18	23					mA
<sup>I</sup> CC	Supply current	Vcc	V <sub>CC</sub> = 5.5 V			73	110		73	110	mA

# special functions † operating characteristics at 25 °C free-air temperature

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Input current into	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 8.55 \text{ V}$			1.2	1.8	mA
Ľ	comparator or trigger inputs	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 6.25 \text{ V}$				0.5	mA

<sup>†</sup>The comparator and trigger inputs may be used in the normal mode or to perform special functions. See the Table of Special Functions.



NOTE E: The BCD or seven-segment driver outputs are present for a particular digit slightly before the falling edge of that digit enable.

FIGURE 4. TL502C, TL503C DIGIT TIMING WITH 120-kHz CLOCK SIGNAL AT OSCILLATOR INPUT

# TL505C ANALOG-TO-DIGITAL CONVERTER

D2366, OCTOBER 1977-REVISED SEPTEMBER 1986

•	3-Digit Accuracy (0.1%)	N DUAL-IN-LINE PACKAGE (TOP VIEW)
•	10-Bit Resolution	
•	Automatic Zero	VCC ∐1
•	Internal Reference Voltage	REF OUT 3 12 INTEG RES
•	Single-Supply Operation	REF IN ☐4 11 ☐ INTEG IN GND ☐5 10 ☐ INTEG OUT
•	High-Impedance MOS Input	B IN ☐6 9 ☐ GND
•	Designed for Use with TMS1000 Type	A IN 7 8 COMP OUT

- BI-MOS Technology
- Only 40 mW Typical Power Consumption

Microprocessors for Cost-Effective High-Volume Applications



Caution. This device has limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


# description

The TL505C is an analog-to-digital converter building block designed for use with TMS1000 type microprocessors. It contains the analog elements (operational amplifier, comparator, voltage reference, analog switches, and switch drivers) necessary for a unipolar automatic-zeroing dual-slope converter. The logic for the dual-slope conversion can be performed by the associated MPU as a software routine or it can be implemented with other components such as the TL502 logic-control device.

The high-impedance MOS inputs permit the use of less expensive, lower value capacitors for the integration and offset capacitors and permit conversion speeds from 20 per second to 0.05 per second.

The TL505C is a product of TI's BI-MOS process, which incorporates bipolar and MOSFET transistors on the same monolithic circuit. The TL505C is characterized for operation from 0°C to 70°C.

# functional block diagram



NOTE: Analog and digital GND are internally connected together.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, pins 2, 4, 6, and 7
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 875 mW
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Voltage values are with respect to the two ground terminals connected together.
  - 2. For operation above 25 °C free-air temperature, derate linearly to 560 mW at 70 °C at the rate of 7.0 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		7	9	15	٧
Analog input voltage, V <sub>I</sub>		0		4	V
Reference input voltage, V <sub>ref(I)</sub>		0.5		3	٧
High-level input voltage at A or B, V <sub>IH</sub>		3.6		V <sub>CC</sub> +1	٧
Low-level input voltage at A or B, VIL		0.2		1.8	٧
Integrator capacitor, CX	Se	See "component selection"			
Integrator resistor, R <sub>X</sub>		0.5		2	ΜΩ
Integration time, t <sub>1</sub>		16.6		500	ms
Operating free-air temperature, T <sub>A</sub>		0		70	°C

# TL505C ANALOG-TO-DIGITAL CONVERTER

# electrical characteristics, VCC = 9 V, V<sub>ref(I)</sub> = 1 V, T<sub>A</sub> = 25 °C, connected as shown in Figure 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage at pin 8	I <sub>OH</sub> = 0	7.5	8.5		V
IOH	High-level output current at pin 8	V <sub>OH</sub> = 7.5 V		- 100		μА
VOL	Low-level output voltage at pin 8	I <sub>OL</sub> = 1.6 mA		200	400	mV
V <sub>OM</sub>	Maximum peak output voltage swing at integrator output	R <sub>X</sub> ≥ 500 kΩ	V <sub>CC</sub> -2	V <sub>CC</sub> - 1		V
V <sub>ref(0)</sub>	Reference output voltage	I <sub>ref</sub> = -100 μA	1.15	1.22	1.35	V
αVref	Temperature coefficient of reference output voltage	T <sub>A</sub> = 0°C to 70°C		± 100		ppm/°C
ΊΗ	High-level input current into A or B	V <sub>I</sub> = 9 V		1	10	μА
ΊL	Low-level input current into A or B	V <sub>I</sub> = 1 V		10	200	μA
l <sub>l</sub>	Current into analog input	V <sub>I</sub> = 0 to 4 V, A input at 0 V		±10	± 200	pA
Iв	Total integrator input bias current			±10		pA
lcc	Supply current	No load		4.5	8	mA

# system electrical characteristics, V<sub>CC</sub> = 9 V, V<sub>ref(I)</sub> = 1 V, T<sub>A</sub> = 25 °C, connected as shown in Figure 1 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Zero error	V <sub>1</sub> = 0		0.1	0.4	mV
Linearity error	V <sub>I</sub> = 0 to 4 V		0.02	0.1	%FS
Ratiometric reading	$V_I = V_{ref(I)} \approx 1 \text{ V}$	0.998	1.000	1.002	1
Temperature coefficient of ratiometric reading	$V_{ref(I)}$ constant and $\approx 1 \text{ V}$ , $T_A = 0 \text{ °C to } 70 \text{ °C}$		± 10		ppm/°C

# **DEFINITION OF TERMS**

# Zero Error

The intercept (b) of the anolog-to-digital converter system transfer function y = mx + b, where y is the digital output, x is the analog input, and m is the slope of the transfer function, which is approximated by the ratiometric reading.

# **Linearity Error**

The maximum magnitude of the deviation from a straight line between the end points of the transfer function.

# Ratiometric Reading

The ratio of negative integration time (t2) to positive time (t1).

# PRINCIPLES OF OPERATION

A block diagram of an MPU system utilizing the TL505C is shown in Figure 1. The TL505C operates in a modified positive-integration three-step dual-slope conversion mode. The A/D converter waveforms during the conversion process are illustrated in Figure 2.




FIGURE 1. FUNCTIONAL BLOCK DIAGRAM OF TL505C INTERFACE WITH A MICROPROCESSOR SYSTEM




FIGURE 2. CONVERSION PROCESS TIMING DIAGRAMS

# PRINCIPLES OF OPERATION

The first step of the conversion cycle is the auto-zero period to during which the integrator offset is stored in the auto-zero capacitor and the offset of the comparator is stored in the integrator capacitor. To accomplish this, the MPU takes the A and B inputs both low. This is decoded by the switch drivers, which close S1 and S2. The output of the comparator is connected to the input of the integrator through the low-pass filter consisting of R7 and C7. The closed loop of A1 and A2 will seek a null condition where the offsets of the integrator and comparator are stored in C7 and Cx, respectively. This null condition is characterized by a high-frequency oscillation at the output of the comparator. The purpose of S2B is to shorten the amount of time required to reach the null condition.

At the conclusion of to, the MPU takes the A and B inputs both high closing S3 and opening all other switches. The input signal V<sub>I</sub> is applied to the noninverting input of A1 through C7. V<sub>I</sub> is then positively integrated by A1. Since the offset of A1 is stored in Cz, the change in voltage across Cx will be due to only the input voltage. It should be noted that since the input is integrated in a positive integration during t1, the output of A1 will be the sum of the input voltage, the integral of the input voltage, and the comparator offset, as shown in Figure 2. The change in voltage across capacitor Cx (VCx) during t1 is given by

$$\Delta V_{CX(1)} = \frac{V_{I}t_{1}}{R_{1}C_{X}} \tag{1}$$

where  $R_1 = R_X + R_{S3B}$  and

RS3R is the resistance of switch S3B.

At the end of t1, the MPU takes the A input low and the B input high closing S1 and S4 and opening all other switches. In this state, the reference is integrated by A1 in a negative sense until the integrator output reaches the comparator threshold. At this point, the comparator output goes high. This change in state is sensed by the MPU, which terminates to by again taking the A and B inputs both low. During to, the change in voltage across Cx is given by

$$\Delta V_{CX(2)} = \frac{V_{reft2}}{R_2 C_Y} \tag{2}$$

where  $R_2 = R_X + R_{S4} + R_{ref}$  and

Rref is the equivalent resistance of the reference divider.

Since  $\Delta V_{CX1} = -\Delta V_{CX2}$ , equations (1) and (2) can be combined to give


$$VI = V_{ref} \frac{R_1 \cdot t_2}{R_2 \cdot t_1} \tag{3}$$

This equation is a variation on the ideal dual-slope equation, which is

$$VI = V_{ref} \frac{t_2}{t_1}$$
 (4)

Ideally then, the ratio of R<sub>1</sub>/R<sub>2</sub> would be exactly equal to one. In a typical TL505C system where  $R_X = 1 M\Omega$ , the scaling error introduced by the difference in  $R_1$  and  $R_2$  is so small that it can be neglected and equation (3) reduces to (4).

# TYPICAL APPLICATION DATA



NOTE 3: Connect to either 9 V or 0 V depending on which device in the TMS1000 series is used and how it is programmed.

FIGURE 3. TL505C IN CONJUNCTION WITH A TMS1000 SERIES MICROPROCESSOR
FOR A 3-DIGITAL PANEL METER APPLICATION




FIGURE 4. AUDIO PEAK POWER METER

# TL507I, TL507C ANALOG-TO-DIGITAL CONVERTER


D2503, OCTOBER 1979-REVISED SEPTEMBER 1986

- Low Cost
- 7-Bit Resolution
- Guaranteed Monotonicity
- Ratiometric Conversion
- Conversion Speed . . . Approximately 1 ms
- Single-Supply Operation . . . Either
   Unregulated 8-V to 18-V (V<sub>CC2</sub> Input), or
   Regulated 3.5-V to 6-V (V<sub>CC1</sub> Input)
- I<sup>2</sup>L Technology
- Power Consumption at 5 V . . . 25 mW Typ
- Regulated 5.5-V Output (≤1 mA)

# description

The TL507 is a low-cost single-slope analog-to-digital converter designed to convert analog input voltages between 0.25 V<sub>CC1</sub> and 0.75 V<sub>CC1</sub> into a pulse-width-modulated output code. It contains a 7-bit synchronous counter,

# P DUAL-IN-LINE PACKAGE (TOP VIEW)



### **FUNCTION TABLE**

ANALOG INPUT CONDITION	ENABLE	OUTPUT
Х	L <sup>†</sup>	н
V <sub>1</sub> < 200 mV	н	L
$V_{ramp} > V_I > 200 \text{ mV}$	н	н
$V_{I} > V_{ramp}$	н	L

<sup>†</sup>Low level on enable also inhibits the reset function. H = high | evel, L = | ow | evel, X = | irrelevant


A high level on the reset pin clears the counter to zero, which sets the internal ramp to 0.75  $V_{CC}$ . Internal pull down resistors keep the reset and enable pins low when not connected.

a binary weighted resistor ladder network, an operational amplifier, two comparators, a buffer amplifier, an internal regulator, and necessary logic circuitry. Integrated-injection logic (I<sup>2</sup>L) technology makes it possible to offer this complex circuit at low cost in a small dual-in-line 8-pin package.

In continuous operation, it is possible to obtain conversion speeds up to 1000 per second. The TL507 requires external signals for clock, reset, and enable. Versatility and simplicity of operation, coupled with low cost, make this converter especially useful for a wide variety of applications.


The TL507C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C, and the TL507I is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.


# functional block diagram (positive logic)





rnobot row has documents contain monimater current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Texas VI

# schematics of inputs and outputs









# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage at analog input
Input voltage at enable, clock, and reset inputs ±20 V
On-state output voltage
Off-state output voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 725 mW
Operating free-air temperature range: TL507I40°C to 85°C
TL507C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves, Appendix A.



# TL507I, TL507C ANALOG-TO-DIGITAL CONVERTER

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	3.5	5	6	٧
Supply voltage, V <sub>CC2</sub>	8	15	18	٧
Input voltage at analog input	0		5.5	V
Input voltage at chip enable, clock, and reset inputs			±18	٧
High-level input voltage, VIH, reset and enable	2			٧
Low-level input voltage, V <sub>IL</sub> , reset and enable			0.8	٧
On-state output voltage			5.5	٧
Off-state output voltage			18	٧
Clock frequency, f <sub>clock</sub>	0	125	150	kHz

# electrical characteristics over recommended operating free-air temperature range, VCC1 = VCC2 = 5 V (unless otherwise noted)

# regulator section

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V <sub>CC1</sub>	Supply voltage (output)	$V_{CC2} = 10 \text{ to } 18 \text{ V},$	$I_{CC1} = 0 \text{ to } -1 \text{ mA}$	5	5.5	6	V
ICC1	Supply current	V <sub>CC1</sub> = 5 V,	V <sub>CC2</sub> open		5	8	mA
ICC2	Supply current	V <sub>CC2</sub> = 15 V,	V <sub>CC1</sub> open		7	10	mA

# inputs

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage §					4.5	<b>V</b>
VT-	Negative-going threshold voltage §	Clock Input		0.4			٧
V <sub>hys</sub>	Hysteresis (VT + - VT -)			2	2.6	4	>
ΊΗ	High-level input current		V <sub>I</sub> = 2.4 V		17	35	μΑ
1111		Reset, Enable, and Clock	V <sub>I</sub> = 18 V	130	220	320	
l IIL	Low-level input current		V <sub>1</sub> = 0			±10	μΑ
l <sub>l</sub>	Analog input current		V <sub>I</sub> = 4 V		10	300	nA

# output section

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Іон	High-level output current	V <sub>OH</sub> = 18 V		0.1	100	μΑ
loL	Low-level output current	V <sub>OL</sub> = 5.5 V	5	10	15	mA
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		80	400	mV

# operating characteristics over recommended operating free-air temperature range, $V_{CC1} = V_{CC2} = 5.12 \text{ V}$

PARAMETER	TEST CONDITIONS	MIN TY	/P <sup>‡</sup>	MAX	UNIT
Overall error				±80	mV
Differential nonlinearity	See Figure 1			±20	mV
Zero error§	Binary count = 0			±80	mV
Scale error	Binary count = 127			±80	mV
Full scale input voltage §	Binary count = 127	3.74 3	.82	3.9	٧
Propagation delay time from reset or enable			2		μS

 $<sup>^{\</sup>ddagger}$  All typical values are at  $T_{A} = 25 \,^{\circ}$ C.



<sup>§</sup> These parameters are linear functions of V<sub>CC1</sub>.

# definitions

## zero error

The absolute value of the difference between the actual analog voltage at the O1H-to-O0H transition and the ideal analog voltage at that transition.

# overall error

The magnitude of the deviation from a straight line between the endpoints of the transfer function.

# differential nonlinearity

The maximum deviation of an analog-value change associated with a 1-bit code change (1 clock pulse) from its theoretical value of 1 LSB.

# PARAMETER MEASUREMENT INFORMATION




FIGURE 1. MONOTONICITY AND NONLINEARITY TEST CIRCUIT

# PRINCIPLES OF OPERATION

The TL507 is a single-slope analog-to-digital converter. All single-slope converters are basically voltage-to-time or current-to-time converters. A study of the functional block diagram shows the versatility of the TL507.

An external clock signal is applied through a buffer to a negative-edge-triggered synchronous counter. Binary-weighted resistors from the counter are connected to an operational amplifier used as an adder. The operational amplifier generates a signal that ramps from 0.75 • VCC1 down to 0.25 • VCC1. Comparator 1 compares the ramp signal to the analog input signal. Comparator 2 functions as a fault defector. With the analog input voltage in the range 0.25 • VCC1 to 0.75 • VCC1, the duty cycle of the output signal is determined by the unknown analog input as shown in Figure 2 and the Function Table.

For illustration assume  $V_{CC1} = 5.12 \text{ V}$ ,

that the output does not exceed 5.5 volts in the on state.


$$0.25 \cdot V_{CC1} = 1.28 \text{ V}$$

$$1 \text{ binary count} = \frac{(0.75 - 0.25) \text{ V}_{CC1}}{128} = 20 \text{ mV}$$

$$0.75 \cdot V_{CC1} - 1 \text{ count} = 3.82 \text{ V}$$

The output is an open-collector n-p-n transistor capable of withstanding up to 18 volts in the off state. The output is current limited to the 8- to 12-milliampere range; however, care must be taken to ensure

The voltage regulator section allows operation from either an unregulated 8- to 18-volt VCC2 source or a regulated 3.5- to 6-volt VCC1 source. Regardless of which external power source is used, the internal circuitry operates at VCC1. When operating from a VCC1 source, VCC2 may be connected to VCC1 or left open. When operating from a VCC2 source, VCC1 can be used as a reference voltage output.



# TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

D2161, JUNE 1976-REVISED OCTOBER 1986

- Switches ± 10-V Analog Signals
- TTL Logic Capability
- 5- to 30-V Supply Ranges
- Low (100 Ω) On-State Resistance
- High (10<sup>11</sup> Ω) Off-State Resistance
- 8-Pin Functions

# description

The TL601, TL604, TL607, and TL610 are a family of monolithic P-MOS analog switches that provide fast switching speeds with high  $r_{Off}/r_{On}$  ratio and no offset voltage. The p-channel enhancement-type MOS switches will accept analog signals up to  $\pm$  10 volts and are controlled by TTL-compatible logic inputs. The monolithic structure is made possible by BI-MOS technology, which combines p-channel MOS with standard bipolar transistors.


These switches are particularly suited for use in military, industrial, and commercial applications such as data acquisition, multiplexers, A/D and D/A converters, MODEMS, sample-and-hold systems, signal multiplexing, integrators, programmable operational amplifiers, programmable voltage regulators, crosspoint switching networks, logic interface, and many other analog systems.

The TL601 is an SPDT switch with two logic control inputs. The TL604 is a dual complementary SPST switch with a single control input. The TL607 is an SPDT switch with one logic control input and one enable input. The TL610 is an SPST switch with three logic control inputs. The TL610 features a higher roff/ron ratio than the other members of the family.

The TL601M, TL604M, TL607M, and TL610M are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ , the TL601I, TL604I, TL607I, and TL610I are characterized for operation from  $-25\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ , and the TL601C, TL604C, TL607C, and TL610C are characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

# P PACKAGE (TOP VIEW)


### TL601




# TL604

GND 🛚	1	U 8	□vcc+
Α□	2	7	□ S1
S1 🗌	3	6	] S2
S2 🗌	4	5	□ vcc –


# TL607



# TL610




# TYPICAL OF ALL INPUTS



# TYPICAL OF ALL SWITCHES




# logic symbols† and switch diagrams



# **FUNCTION TABLE**

LOGIC INPUTS		ANALOG SWITCH				
Α	В	S1	<b>S2</b>			
L.	x	OFF (OPEN)	ON (CLOSED)			
x	L	OFF (OPEN)	ON (CLOSED)			
н	н	ON (CLOSED)	OFF (OPEN)			



# **FUNCTION TABLE**


IN	IPUTS	ANALOG SWITCH				
ΑE	NABLE	S1	<b>\$2</b>			
х	L	OFF (OPEN)	OFF (OPEN)			
L	н	OFF (OPEN)	ON (CLOSED)			
н	н	ON (CLOSED)	OFF (OPEN)			

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984.

# TL602 $S1 \xrightarrow{(3)} \xrightarrow{(7)} S1$ $S1 \xrightarrow{(3)} \xrightarrow{(7)} S1$ $S2 \xrightarrow{(4)} \xrightarrow{(6)} S2$ $S1 \xrightarrow{(3)} \xrightarrow{(7)} S1$ $S2 \xrightarrow{(4)} \xrightarrow{(6)} S2$

# **FUNCTION TABLE**


LOGIC INPUT	ANALOG SWITCH				
Α	S1	S2			
н	ON (CLOSED)	OFF (OPEN)			
L	OFF (OPEN)	ON (CLOSED)			



# **FUNCTION TABLE**

INPUTS			ANALOG SWITCH
Α	В	С	S
L.	х	х	OFF (OPEN)
х	L	` x	OFF (OPEN)
х	х	L	OFF (OPEN)
н	н	н	ON (CLOSED)

# TL607 logic diagram (positive logic)



	oltage, VCC+ (see Note 1)	
Supply vo	oltage, VCC –	-30 V
	VCC – supply voltage differential	
Control in	put voltage	√CC+
Switch of	ff-state voltage	30 V
Switch o	n-state current	0 mA
Operating	free-air temperature range: TL601M, TL604M, TL607M, TL610M 55°C to 1	125°C
, ,	TL601I, TL604I, TL607I, TL610I 25 °C to	85°C
	TL601C, TL604C, TL607C, TL610C 0°C to	70°C
Storage t	emperature range – 65 °C to 1	150°C
	perature (1,6 mm) 1/16 inch from case for 60 seconds: JG package	
	perature (1,6 mm) 1/16 inch from case for 10 seconds: P package	


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: All voltage values are with respect to network ground terminal.

# recommended operating conditions


	TL601M, TL604M			TL601I, TL604I			TL60			
	TL60	TL607M, TL610M			TL607I, TL610I			TL607C, TL610C		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC+</sub> (see Figure 1)	5	10	25	5	10	25	5	10	25	٧
Supply voltage, V <sub>CC</sub> _ (see Figure 1)	-5	- 20	- 25	-5	- 20	- 25	-5	- 20	- 25	٧
V <sub>CC+</sub> to V <sub>CC-</sub> supply voltage differential (see Figure 1)	15		30	15		30	15		30	V
High-level control input voltage, VIH	2		5.5	2		5.5	2		5.5	٧
Low-level control input voltage, VIL All inputs			0.8			0.8			0.8	
Voltage at any analog switch (S) terminal	Vcc-+	8	V <sub>CC+</sub>	Vcc-	+8	V <sub>CC+</sub>	Vcc-	+8	V <sub>CC+</sub>	٧
Switch on-state current			10			10			10	mA
Operating free-air temperature, TA	- 55		125	- 25		85	0		70	°C

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{OUT} = 50 \Omega$ ,  $t_r \le 15 \text{ ns}$ ,  $t_f \le 15 \text{ ns}$ ,  $t_W = 500 \text{ ns}$ . B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2



# TYPICAL CHARACTERISTICS




FIGURE 3

VI(sw)-Switch Analog Voltage-V

-5




FIGURE 4

<u>-</u>15

-10

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 10 \text{ V}$ ,  $V_{CC-} = -20 \text{ V}$ , analog switch test current = 1 mA (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			TL6M TL6I			TI	UNIT		
					MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	1
ΊΗ	High-level input current	$V_{I} = 5.5 \text{ V}$				0.5	10		0.5	10	μΑ
IIL	Low-level input current	V <sub>I</sub> = 0.4 V				- 50	- 250		- 50	- 250	μΑ
1	Switch off-state current	$V_{I(sw)} = -1$	0 V,	$T_A = 25$ °C		- 400			- 500		pΑ
loff	Switch on-state current	See Note 2		$T_A = MAX^{\dagger}$		- 50	- 100		10	- 20	nA
				TL601							
		$V_{I(sw)} = 10^{\circ}$	V,	TL604		55	100		75	200	
		$I_{O(sw)} = -1$	mA	TL607							
	Switch on-state resistance			TL610		40	80		40	100	Ω
'on	ron Switch on-state resistance			TL601							1 "
		$V_{l(sw)} = -1$	0 V,	TL604		220	400	220	600		
		$I_{O(sw)} = -1$	mA	TL607							
			TL610		120	300		120	400		
roff	Switch off-state resistance					25			20		GΩ
Con	Switch on-state input capacitance	$V_{I(sw)} = 0 V$	, f = 1 MH	z		16			16		pF
Coff	Switch off-state input capacitance	$V_{I(sw)} = 0 V$	, f = 1 MH	z		8			8		pF
				TL601		5	10		5	10	
		Logic input(s)		TL604		5	10	9	5	10	
		at 5.5 V,	Enable		5	10		F	10		
ICC+	Supply current from V <sub>CC+</sub>	All switch	input high	TL607		5	10	5	5	10	mA
		terminals	Enable	11.607		3	5		3	5	
		open	input low		`	3	5		3	5	
		-		TL610		5	10		- 5	10	-
				TL601		1 2	-2.5		1 2	- 2.5	
		Logic input(s)		TL604		-1.2	-2.5		-1.2	-2.5	
		at 5.5 V,	Enable			-2.5	- 5		-2.5	- 5	
Icc-	Supply current from V <sub>CC</sub> -	All switch	input high	TL607	1	-2.5	- o		- 2.5	- 5	mA
		terminals	Enable	12007		-0.05	-0.5		- 0.05	-05	
		open	input low			- 0.05	-0.5	'	- 0.05	-0.5	
				TL610		-1.2	- 2.5		- 1.2	- 2.5	

 $<sup>^{\</sup>dagger}MAX$  is 125 °C for M-suffix types, 85 °C for I-suffix types, and 70 °C for C-suffix types.

# switching characteristics, $V_{CC} = 10 \text{ V}$ , $V_{CC-} = -20 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
toff	Switch turn-off time	P 1 k0 C 25 pE Con Figure 2		400	500	
ton	Switch turn-on time	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$ , See Figure 2		100	150	ns

 $<sup>^{\</sup>ddagger}AII$  typical values are at T\_A = 25 °C except for I\_{off} at T\_A = MAX.

NOTE 2: The other terminal of the switch under test is at  $V_{CC+} = 10 \text{ V}$ .

Figure 1 shows power supply boundary conditions for proper operation of the TL601 Series. The range of operation for supply  $V_{CC+}$  from +5 V to +25 V is shown on the vertical axis. The range of  $V_{CC-}$  from -5 volts to -25 volts is shown on the horizontal axis. A recommended 30-volt maximum voltage differential from  $V_{CC+}$  to  $V_{CC-}$  governs the maximum  $V_{CC+}$  for a chosen  $V_{CC-}$  (or vice versa). A minimum recommended difference of 15 volts from  $V_{CC-}$  to  $V_{CC-}$  and the boundaries shown in Figure 1 allow the designer to select the proper combinations of the two supplies.

The designer-selected  $V_{CC+}$  for a chosen  $V_{CC-}$  supply values limit the maximum input voltage that can be applied to either switch terminal; that is, the input voltage should be between  $V_{CC-} + 8$  V and  $V_{CC+}$  to keep the on-state resistance within specified limits.



Low Clock-to-Cutoff-Frequency Ratio Error TLC04 . . . ± 0.8%

TLC04 . . . ± 0.8%

- Filter Cutoff Frequency Dependent Only on External-Clock Frequency Stability
- Minimum Filter Response Deviation Due to External Component Variations Over Time and Temperature
- Cutoff Frequency Range from 0.1 Hz to 20 kHz
- 5-V to 12-V Operation
- Self Clocking or TTL-Compatible and CMOS-Compatible Clock Inputs
- Designed to be Interchangeable with National MF4-50 and MF4-100

### 

D OR N PACKAGE


# description

The TLC04 and TLC14 are monolithic Butterworth low-pass switched-capacitor filters. Each is designed as a low-cost, easy-to-use device and to provide accurate fourth-order low-pass filter functions in circuit design configurations.

Each filter features cutoff frequency stability that is dependent only on the external-clock frequency stability. The cutoff frequency is clock tunable and has a clock-to-cutoff frequency ratio of 50:1 with less than  $\pm 0.8\%$  error for the TLC04 and a clock-to-cutoff frequency ratio of 100:1 with less than  $\pm 1\%$  error for the TLC14. The input clock features self-clocking or TTL- or CMOS-compatible options in conjunction with the level shift (LS) pin.

The TLC04 and TLC14 are characterized for operation from 0°C to 70°C.

# functional block diagram





# TLC04, TLC14 BUTTERWORTH FOURTH-ORDER LOW-PASS SWITCHED-CAPACITOR FILTERS

pin	de	CCT	ıntı	nη

PIN NAME	NO.	1/0	DESCRIPTION
AGND	6	. 1	Analog Ground — The noninverting input to the operational amplifiers of the Butterworth fourth-order low-pass filter.
CLKIN	1	1	Clock In — The clock input terminal for CMOS-compatible clock or self-clocking options. For either option, the Level Shift (LS) terminal is at V <sub>CC</sub> For self-clocking, a resistor is connected between the CLKIN and CLKR terminal pins and a capacitor is connected from the CLKIN terminal pin to ground.
CLKR	2	1	Clock R $-$ The clock input for a TTL-compatible clock. For a TTL clock, the level shift pin is connected to mid-supply and the CLKIN pin may be left open, but it is recommended that it be connected to either $VCC + $ or $VCC - $
FILTER IN	8	ı	Filter Input
FILTER OUT	5	0	Butterworth fourth-order low-pass Filter Output
LS	3	Ì	Level Shift — This terminal accommodates the various input clocking options. For CMOS-compatible clocks or self-clocking, the level-shift terminal is at V <sub>CC</sub> — and for TTL-compatible clocks, the level-shift terminal is at mid-supply.
Vcc+	7	ı	Positive supply voltage terminal
Vcc-	4	1	Negative supply voltage terminal

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC± (see Note 1)±7	٧
Operating free-air temperature range	C
Storage temperature range65°C to 150°	C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds 260°	C

NOTE 1: All voltage values are with respect to the AGND terminal.

# recommended operating conditions

			TLC04		TLC14	LINUT
		MIN	MAX	MIN	MAX	UNIT
VCC+	Positive supply voltage	2.5	6	2.5	6.	V
Vcc-	Negative supply voltage	-2.5	-6	-2.5	- 6	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
fclock	Clock frequency (see Note 2)	5	1x10 <sup>6</sup>	10	1x10 <sup>6</sup>	Hz
fco	Cutoff frequency (see Note 3)	0.1	20x103	0.1	10x10 <sup>3</sup>	Hz
TA	Operating free-air temperature	0	70	0	70	°C

NOTES: 2. Above 250 kHz, the input clock duty cycle should be at 50% to allow the operational amplifiers the maximum time to settle while processing analog samples.

3. The cutoff frequency is defined as the frequency where the response is 3.01 dB less than the dc gain of the filter.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+}=2.5 \text{ V}$ ,  $V_{CC-}=-2.5 \text{ V}$ ,  $f_{clock}\leq 250 \text{ kHz}$  (unless otherwise noted)

# filter section

	PARAMETER		TEST CONDITIONS		TLC04			TLC14		UNIT
	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
Voo	Output voltage offset				- 150			- 300		mV
V	Pank authur valtages	Vom+	$R_1 = 5 k\Omega$	2	2.3		2	2.3		V
VOM	VOM Peak output voltages		n[ = 5 κω	- 1	-1.5		-1	-1.5		٧
1	Share singuist and a summer	Source	T <sub>A</sub> = 25°C,		-0.5			-0.5		mA
los	Short-circuit output current	Sink	See Note 4		28			28		mA
Icc	Supply current		f <sub>clock</sub> = 250 kHz		1.5	2.25		1.5	2.25	mA

NOTE 4: IoS (source current) is measured by forcing the output to its maximum positive voltage and then shorting the output to the negative supply (V<sub>CC</sub> \_ ) terminal. IoS (sink current) is measured by forcing the output to its maximum negative voltage and then shorting the output to the positive supply (V<sub>CC</sub> \_ ) terminal.

# operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 2.5 \text{ V}$ , $V_{CC-} = -2.5 \text{ V}$ (unless otherwise noted)

PARAMETER	TEGT COME	TIONS		TLC04	1		UNIT		
PARAMETER	TEST COND	TIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
Clock-to-cutoff-frequency ratio (fclock/fco)	f <sub>clock</sub> ≤ 250 kHz,	T <sub>A</sub> = 25°C	49.27	50.07	50.87	99	100	101	
Temperature coefficient of clock-to-cutoff frequency ratio	f <sub>clock</sub> ≤ 250 kHz		- 25	0	25	- 25	0	25	ppm/°C
	$f_{CO} = 5 \text{ kHz},$ $f_{CIk} = 250 \text{ kHz},$	f = 6 kHz	-8.11	- 7.57	- 7.03				dB
Frequency response above and below		f = 4.5 kHz	- 1.7	-1.46	-1.22				u b
cutoff frequency (see Note 5)	$f_{CO} = 2.5 \text{ kHz},$ $f_{Clk} = 250 \text{ kHz},$	f = 3 kHz				- 7.92	~7.42	-6.92	dB
	$T_A = 25^{\circ}C$	f = 2.25 kHz				- 1.77	- 1.51	1.25	l db
Dynamic range (see Note 6)	$T_A = 25$ °C			80			78		dB
Stop-band frequency attentuation at 2 f <sub>CO</sub>	f <sub>clock</sub> ≤ 250 kHz		24	25		24	25		dB
DC voltage amplification	f <sub>clock</sub> ≤ 250 kHz,	$RS \leq 2 k\Omega$	-0.15	0	0.15	-0.15	0	0.15	dB
Peak-to-peak clock feedthrough voltage	T <sub>A</sub> = 25°C			15			15		mV

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25$  °C.

- NOTES: 5. The frequency responses at f are referenced to a dc gain of 0 dB.
  - The dynamic range is referenced to 2.82 V rms (4 V peak) where the wideband noise over a 20-kHz bandwidth is typically 282 μV rms for the TLC04 and 355 μV rms for the TLC14.



# TLC04, TLC14 BUTTERWORTH FOURTH-ORDER LOW-PASS SWITCHED-CAPACITOR FILTERS

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $f_{clock} \le 250 \text{ kHz}$ , (unless otherwise noted)

# filter section

PARAMETER		TEST CONDITIONS		TLC04			UNIT			
	FANAMEICA		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Voo	Output voltage offset				- 200			-400		mV
Vosa	Peak output voltages	V <sub>OM+</sub>	$R_1 = 5 k\Omega$	4	4.5		4	4.5		V
VOM		V <sub>OM</sub> –	- IIL = 3 KM		-4.1		-4	-4.1		v
loo	Short-circuit output current	Source	$T_A = 25$ °C,		-1.5			- 1.5		mA
los	Sink		See Note 4		50			50		MA
Icc	Supply current		f <sub>clock</sub> = 250 kHz		2.5	3.5		2.5	3.5	mA

NOTE 4: I<sub>OS</sub> (source current) is measured by forcing the output to its maximum positive voltage and then shorting the output to the negative supply (V<sub>CC</sub> \_ ) terminal. I<sub>OS</sub> (sink current) is measured by forcing the output to its maximum negative voltage and then shorting the output to the positive supply (V<sub>CC</sub> + ) terminal.

# clocking section

PARAMETER		TES	T CONDITIONS‡	- MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>T+</sub> Positive-going input threshold voltage			V <sub>CC</sub> = 10 V	6.1	7	8.9	V
V   + Fositive-going input threshold voltage			V <sub>CC</sub> = 5 V	3.1	3.5	4.4	, v
V <sub>T</sub> _ Negative-going input threshold voltage	CLKIN		V <sub>CC</sub> = 10 V	1.3	3	3.8	V
V   _ Negative-going hipat threshold voltage	CLKIN		V <sub>CC</sub> = 5 V	0.6	1.5	1.9	\ \ \
V <sub>hvs</sub> Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			V <sub>CC</sub> = 10 V	2.3	4	7.6	<b>V</b>
Vhys Trysteresis (V  + - V  = /			V <sub>CC</sub> = 5 V	1.2	2	3.8	, <b>v</b>
VOH High-level output voltage		$V_{CC} = 10 \text{ V}$	$I_O = -10 \mu\text{A}$	9			<b>&gt;</b>
VOH Trigit-level output voltage	ŀ	$V_{CC} = 5 V$	10 = -10 μΑ	4.5			
Voi Low-level output voltage	ļ	$V_{CC} = 10 V$	$I_O = 10 \mu A$			1	V
VOL Low-level output voltage		V <sub>CC</sub> = 5 V	10 = 10 μΑ			0.5	<b>`</b>
Input leakage current	CLKR	$V_{CC} = 10 V$	Level Shift pin at mid-supply,			2	μΑ
input leakage current	CLKN	$V_{CC} = 5 V$	$T_A = 25  ^{\circ}C$			2	μΑ
Output current		$V_{CC} = 10 V$	CLKR shorted to V <sub>CC</sub> -	-3	-6		mA
Output current		V <sub>CC</sub> = 5 V	CELH SHOLLER TO ACC =	-0.75	- 1.5		mA
Output current		V <sub>CC</sub> = 10 V			5		mA
Output current		V <sub>CC</sub> = 5 V	CLKR shorted to V <sub>CC+</sub>	0.65	1.3		IIIA

 $<sup>^{\</sup>dagger}$  All typical values are at T<sub>A</sub> = 25 °C.

 $<sup>^{\</sup>dagger}$  V<sub>CC</sub> = V<sub>CC+</sub> - V<sub>CC-</sub>.

operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST COND	UTIONS		TLC04			TLC14		UNIT
PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
Clock-to-cutoff-frequency ratio (fclock/fco)	f <sub>clock</sub> ≤ 250 kHz,	T <sub>A</sub> = 25°C	49.58	49.98	50.38	99	100	101	
Temperature coefficient of clock-to-cutoff frequency ratio	f <sub>clock</sub> ≤ 250 kHz		- 15	0	15	- 15	0	15	ppm/°C
	$f_{CO} = 5 \text{ kHz},$ $f_{Clk} = 250 \text{ kHz},$	f = 6 kHz	- 7.84	-7.57	-7.3				dB
Frequency response above and below	····	f = 4.5 kHz	- 1.56	-1.44	-1.32				uв
cutoff frequency (see Note 5)	$f_{CO} = 2.5 \text{ kHz},$ $f_{Clk} = 250 \text{ kHz},$	f = 3 kHz				- 7.67	-7.42	- 7.17	dB
,	$T_A = 25^{\circ}C$	f = 2.25 kHz				- 1.64	-1.51	- 1.38	UB
Dynamic range (see Note 7)	$T_A = 25$ °C			80			78		dB
Stop-band frequency attentuation at 2 f <sub>CO</sub>	f <sub>clock</sub> ≤ 250 kHz		24	25		24	25		dB
DC voltage amplification	f <sub>clock</sub> ≤ 250 kHz,	$RS \leq 2 k\Omega$	-0.15	0	0.15	-0.15	0	0.15	dB
Peak-to-peak clock feedthrough voltage	T <sub>A</sub> = 25°C			25			25		mV

 $<sup>^{\</sup>dagger}$  All typical values are at T  $_{A}~=~25\,^{\circ}\text{C}.$ 

NOTES: 5. The frequency responses at f are referenced to a dc gain of 0 dB.

The dynamic range is referenced to 2.82 V rms (4 V peak) where the wideband noise over a 20-kHz bandwidth is typically 282 μV rms for the TLC04 and 355 μV rms for the TLC14.

# TYPICAL APPLICATION DATA




FIGURE 1. CMOS-CLOCK-DRIVEN, DUAL-SUPPLY OPERATION




FIGURE 2. TTL-CLOCK-DRIVEN, DUAL-SUPPLY OPERATION






FIGURE 3. SELF-CLOCKING THROUGH SCHMITT TRIGGER OSCILLATOR, DUAL-SUPPLY OPERATION



NOTES: A. The external clock used must be of CMOS level because the clock is input to a CMOS Schmitt trigger.

- B. The Filter input signal should be dc-biased to mid-supply or ac-coupled to the terminal.
- C. The AGND terminal must be biased to mid-supply.

FIGURE 4. EXTERNAL-CLOCK-DRIVEN SINGLE-SUPPLY OPERATION



NOTE A: The AGND terminal must be biased to mid-supply.

FIGURE 5. SELF-CLOCKING THROUGH SCHMITT TRIGGER OSCILLATOR, SINGLE-SUPPLY OPERATION

# TYPICAL APPLICATION DATA




FIGURE 6. DC OFFSET ADJUSTMENT


D2873, SEPTEMBER 1986-REVISED OCTOBER 1986

- Advanced LinCMOS™ Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion Time


Write-Read Mode . . . 0.9  $\mu$ s and 1.1  $\mu$ s Read Mode . . . 2.5  $\mu$ s Max

- No External Clock or Oscillator Components Required
- On-Chip Track-and-Hold
- Low Power Consumption . . . 50 mW Tvp
- Single 5-V Supply
- TLC0820B is Direct Replacement for National Semiconductor ADC0820B/BC and Analog Devices AD7820L/C/U; TLC0820A is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T

TLC0820AM, TLC0820BM . . . J OR N PACKAGE TLC0820AI, TLC0820BI . . . N PACKAGE TLC0820AC, TLC0820BC . . . N PACKAGE (TOP VIEW)



TLC0820AM, TLC0820BM . . . FK PACKAGE TLC0820AI, TLC0820BI . . . FN PACKAGE TLC0820AC, TLC0820BC . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

# description

The TLC0820A and TLC0820B are Advanced LinCMOS™ 8-bit analog-to-digital converters each consisting of two 4-bit "flash" converters, a 4-bit digital-to-analog converter, a summing (error) amplifier, control logic, and a result latch circuit. The modified "flash" technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.4 microseconds. The on-chip track-and-hold circuit has a 100-nanosecond sample window and allows the TLC0820A and TLC0820B to convert continuous analog signals having slew rates of up to 100 millivolts per microsecond without external sampling components. TTL-compatible three-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The TLC0820AM and TLC0820BM are available in both the N plastic and the J ceramic packages and are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125  $^{\circ}$ C. The TLC0820Al and TLC0820Bl are characterized for operation from  $-40\,^{\circ}$ C to 85  $^{\circ}$ C. The TLC0820AC and TLC0820BC are characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.

Advanced LinCMOS is a trademark of Texas Instruments.


PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these

products without notice.



2

# TLC0820A, TLC0820B ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED "FLASH" TECHNIQUES



PI	N	
NAME	NUMBER	DESCRIPTION
ANLG IN	1	Analog input
CS	13	This input must be low in order for RD or WR to be recognized by the ADC.
D0	2	Three-state data output, bit 1 (LSB)
D1	3	Three-state data output, bit 2
D2	4	Three-state data output, bit 3
D3	5	Three-state data output, bit 4
D4	14	Three-state data output, bit 5
D5	15	Three-state data output, bit 6
D6	16	Three-state data output, bit 7
D7	17	Three-state data output, bit 8 (MSB)
GND	10	Ground
ĪNT	9	In the WRITE-READ mode, the interrupt output, $\overline{\text{INT}}$ , going low indicates that the internal count-down delay time,
		$t_{d(int)}$ , is complete and the data result is in the output latch. $t_{d(int)}$ is typically 800 ns starting after the rising
		edge of the WR input (see operating characteristics and Figure 3). If RD goes low prior to the end of t <sub>d(int)</sub> ,
		INT goes low at the end of t <sub>dRIL</sub> and the conversion results are available sooner (see Figure 2). INT is reset by the
		rising edge of either RD or CS.
MODE	7	Mode-selection input. It is internally tied to GND through a 50-uA current source, which acts like a pull-down
		resistor.
		READ mode: Occurs when this input is low.
		WRITE-READ mode: Occurs when this input is high.
NC	19	No internal connection
<b>OFLW</b>	18	Normally the OFLW output is a logical high. However, if the analog input is higher than the V <sub>REF+</sub> , OFLW
		will be low at the end of conversion. It can be used to cascade 2 or more devices to improve resolution (9
		or 10-bits).
RD	8	In the WRITE-READ mode with $\overline{ ext{CS}}$ low, the 3-state data outputs D0 through D7 are activated when $\overline{ ext{RD}}$ goes
		low. RD can also be used to increase the conversion speed by reading data prior to the end of the internal
		count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of RD.
		In the READ mode with $\overline{\text{CS}}$ low, the conversion starts with $\overline{\text{RD}}$ going low. $\overline{\text{RD}}$ also enables the three-state
		data outputs upon completion of the conversion. The RDY output going into the high-impedance state and
		INT going low indicates completion of the conversion.
REF -	11	This input voltage is placed on the bottom of the resistor ladder.
REF+	12	This input voltage is placed on the top of the resistor ladder.
VCC .	20	Power supply voltage
WR/RDY	6	In the WRITE-READ mode with $\overline{\text{CS}}$ low, the conversion is started on the falling edge of the $\overline{\text{WR}}$ input signal.
		The result of the conversion is strobed into the output latch after the internal count-down delay time, t <sub>d(int)</sub> ,
		provided that the RD input does not go low prior to this time. t <sub>d(int)</sub> is approximately 800 ns.
		In the READ mode, RDY (an open-drain output) will go low after the falling edge of $\overline{\text{CS}}$ , and will go into the
		high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface
		to a microprocessor system.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TLC0820AM TLC0820BM	TLC0820AI TLC0820BI	TLC0820AC TLC0820BC	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	10	V
Input voltage range, all inputs (see Note 1)	-0.2 to	-0.2 to	-0.2 to	V
input voltage range, all inputs (see Note 1)	V <sub>CC</sub> +0.2	V <sub>CC</sub> +0.2	V <sub>CC</sub> + 0.2	<b>'</b>
Output voltage range, all outputs (see Note 1)	-0.2 to	-0.2 to	-0.2 to	V
Output voltage range, an outputs (see Note 1)	V <sub>CC</sub> +0.2	V <sub>CC</sub> +0.2	V <sub>CC</sub> + 0.2	*
Operating free-air temperature range	-55 to 125	-40 to 85	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	260			°C
Case temperature for 10 seconds: FN package		260	260	°C
Lead temperature 1,6 mm (1/16 inch) from case	300			°C
for 60 seconds: J package	300			
Lead temperature 1,6 mm (1/16 inch) from case	260	260	260	°C
for 10 seconds: N package	200	200	200	'

NOTE 1: All voltages are with respect to network ground terminal, pin 10.

# recommended operating conditions

				.C0820		TLC0820AI TLC0820BI			TL TL	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, \	vcc		4.5	5	8	4.5	5	8	4.5	5	8	V
Analog input voltage			-0.1		V <sub>CC</sub> +0.1	-0.1	٧	CC+0.1	-0.1	٧	CC+0.1	V
Positive reference voltage, V <sub>REF+</sub>			VREF -		Vcc	VREF -		Vcc	V <sub>REF</sub> -		Vcc	V
Negative reference voltage, VREF			GND		V <sub>REF+</sub>	GND		V <sub>REF+</sub>	GND		V <sub>REF+</sub>	V
High-level input	$V_{CC} = 4.75 \text{ V}$	CS, WR/RDY, RD	2			2			2			v
voltage, V <sub>IH</sub>	to 5.25 V	MODE	3.5			3.5			3.5			1 °
Low-level input	V <sub>CC</sub> = 4.75 V	CS, WR/RDY, RD			0.8			0.8			0.8	V
voltage, V <sub>IL</sub>	to 5.25 V	MODE		***************************************	1.5			1.5			1.5	1 °
Delay time from	WR to RD in w	rite-read mode,	0.0			0.0			0.0			_
t <sub>dWR</sub> (see Figures 2 and 3)		0.6			0.6			0.6			μS	
Write-pulse durat	Vrite-pulse duration in write-read mode, t <sub>ww</sub>				50	0.6		50	0.6		50	
(see Figures 2, 3	e Figures 2, 3, and 4)				50	] 0.6		50	0.6		50	μS
Operating free-ai	r temperature,	ΓA	-55		125	-40		85	0		70	°C

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vou	High-level output voltage	Any D, INT,	$V_{CC} = 4.75 V,$	$I_{OH} = -360 \mu A$	2.4			V
*OH		or OFLW	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -10 \mu A$	4.5			لـنــا
VOL	Low-level output voltage	Any D, OFLW, INT, or WR/RDY	V <sub>CC</sub> = 5.25 V,	I <sub>OL</sub> = 1.6 mA			0.4	v
		CS or RD				0.005	1	
۱н	High-level input current	WR/RDY	V <sub>IH</sub> = 5 V			0.1	3	μΑ
		MODE				50	200	
ΊL	Low-level input current	CS, WR/RDY, RD, or MODE	V <sub>IL</sub> = 0		-	0.005	-1	μΑ
1	Off-state (high-impedance	Any D or	V <sub>O</sub> = 5 V			0.1	3	μΑ
loz	state) output current	WR/RDY	V <sub>O</sub> = 0			-0.1	-3	μΑ
I <sub>I</sub>	Analog input current		CS at 5 V,	V <sub>I</sub> = 5 V			3	μΑ
"	Analog input current	ł	CS at 5 V,	V <sub>I</sub> = 0			-3	] "^
los	Short-circuit output current	Any D, OFLW, INT, or WR/RDY	V <sub>O</sub> = 5 V,	T <sub>A</sub> = 25°C	7	14		mA
105	Short-circuit output current	Any D or OFLW	V <sub>O</sub> = 0,	T <sub>Δ</sub> = 25°C	-6	-12		] '''^
		ĪNT	VO = 0,	1A = 25-C	-4.5	- 9		]
R <sub>ref</sub>	Reference resistance				1.25	2.3	6	kΩ
Icc	Supply current		CS, WR/RDY, and	RD at 0 V		7.5	15	mA
Ci	Input capacitance	Any digital				5		pF
4	при сараснапсе	Analog (pin 1)				45		PF
Со	Output capacitance	Any digital					5	pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25 \,^{\circ}$ C.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $V_{REF+} = 5 \text{ V}$ ,  $V_{REF-} = 0$ ,  $t_r = t_f = 20 \text{ ns}$ ,  $T_A = 25 ^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONE	TLCC	820	4	T	LC0820E	3	UNIT
	PANAMETEN	TEST CONDITI	ONS	MIN .	ГҮР	MAX	MIN	TYP	MAX	UNIT
ksvs	Supply voltage sensitivity	V <sub>CC</sub> = 5 V ± 5%		±1	/16	± 1/4		± 1/16	± 1/4	LSB
	Total unadjusted error †	MODE pin at 0 V				1			1/2	LSB
t <sub>conv</sub> R	Read mode conversion time	MODE pin at 0 V, See	Figure 1	,	1.6	2.5		1.6	2.5	μS
<sup>t</sup> d(int)	Internal count- down delay time	MODE pin at 5 V, See Figures 3 and 4		300	1300		800	1300	ns	
t <sub>aR</sub>	Access time from RD↓	MODE pin at 0 V, See Figure 1		1	onvR 20	t <sub>convR</sub> +50		t <sub>conv</sub> R + 20	t <sub>convR</sub> + 50	ns
		MODE pin at 5 V,	C <sub>L</sub> = 15 pF		190	280		190	280	
<sup>t</sup> aR1	Access time from RD↓	tdWR < td(int), See Figure 2	C <sub>L</sub> = 100 pF		210	320		210	320	ns
		MODE pin at 5 V,	C <sub>L</sub> = 15 pF		70	120		70	120	
<sup>t</sup> aR2	Access time from RD↓	tdWR > td(int) See Figure 3	C <sub>L</sub> = 100 pF		90	150		90	150	ns
talNT	Access time from INT↓	MODE pin at 5 V, See	Figure 4		20	50		20	50	ns
<sup>t</sup> dis	Disable time from RD↑	$R_L = 1 kΩ$ , See Figures 1, 2, 3, ar	C <sub>L</sub> = 10 pF, nd 5		70	95		70	95	ns
tdRDY	Delay time from CS↓ to RDY↓	MODE pin at 0 V, See Figure 1	C <sub>L</sub> = 50 pF,		50	100		50	100	ns
<sup>t</sup> dRIH	Delay time from RD↑ to INT↑	C <sub>L</sub> = 50 pF, See Figures 1, 2, and	3		125	225		125	225	ns
<sup>t</sup> dRIL	Delay time from RD↓ to INT↓	MODE pin at 5 V, See Figure 2	t <sub>dWR</sub> < t <sub>d(int)</sub>		200	290		200	290	ns
tdWIH	Delay time from WR↑ to INT↑	MODE pin at 5 V, See Figure 4	C <sub>L</sub> = 50 pF,		175	270		175	270	ns
td(NC)	Delay to next conversion	See Figures 1, 2, 3, ar	nd 4			500			500	ns
	Slew rate tracking				0.1			0.1		V/μs

<sup>&</sup>lt;sup>†</sup>Total unadjusted error includes offset, full-scale, and linearity errors.



# PARAMETER MEASUREMENT INFORMATION




FIGURE 1. READ MODE WAVEFORMS (MODE PIN LOW)




FIGURE 2. WRITE-READ MODE WAVEFORMS [MODE PIN HIGH AND  $t_{dWR} < t_{d(int)}$ ]

FIGURE 3. WRITE-READ WAVEFORMS [MODE PIN HIGH AND  $t_{dWR} > t_{d(int)}$ ]




FIGURE 4. WRITE-READ MODE WAVEFORMS (STAND-ALONE OPERATION, MODE PIN HIGH, AND RD LOW)



# PARAMETER MEASUREMENT INFORMATION




FIGURE 5. TEST CIRCUIT AND VOLTAGE WAVEFORMS

# TLC0820A, TLC0820B ADVANCED LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED "FLASH" TECHNIQUES

#### PRINCIPLES OF OPERATION

The TLC0820A and TLC0820B each employ a combination of "sampled-data" comparator techniques and "flash" techniques common to many high-speed converters. Two 4-bit "flash" analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is -0.1 V to VCC + 0.1 V. Analog input signals that are less than  $\text{VREF}_- + \frac{1}{2} \text{ LSB}$  or greater than  $\text{VREF}_+ - \frac{1}{2} \text{ LSB}$  convert to 00000000 or 111111111 respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the  $\text{VREF}_+$  and  $\text{VREF}_-$  voltages.

The device operates in two modes, read (only) and write-read, which are selected by the MODE pin (pin 7). The converter is set to the read (only) mode when pin 7 is low. In the read mode, the  $\overline{\text{WR}}/\text{RDY}$  pin is used as an output and is referred to as the "ready" pin. In this mode, a low on the "ready" pin while  $\overline{\text{CS}}$  is low indicates that the device is busy. Conversion starts on the falling edge of  $\overline{\text{RD}}$  and is completed no more than 2.5 microseconds later when  $\overline{\text{INT}}$  falls and the "ready" pin returns to a high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read,  $\overline{\text{RD}}$  is taken high,  $\overline{\text{INT}}$  returns high, and the data outputs return to their high-impedance states.

The converter is set to the write-read mode when pin 7 is high and  $\overline{WR}/RDY$  is referred to as the "write" pin. Taking  $\overline{CS}$  and the "write" pin low selects the converter and initiates measurement of the input signal. Approximately 600 nanoseconds after the "write" pin returns high, the conversion is completed. Conversion starts on the rising edge of  $\overline{WR}/RDY$  in the write-read mode.

The high-order 4-bit ''flash'' ADC measures the input by means of 16 comparators operating simultaneously. A high precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the three-state buffers on the falling edge of  $\overline{\text{RD}}$ .




FIGURE 6. CONFIGURATION FOR 9-BIT RESOLUTION

# TLC10, TLC20 UNIVERSAL DUAL SWITCHED-CAPACITOR FILTER

N DUAL-IN-LINE PACKAGE

D2952, AUGUST 1986-REVISED SEPTEMBER 1986

 Maximum Clock to Center-Frequency Ratio Error

> TLC10 . . . ± 0.6% TLC20 . . . ± 1.5%

- Filter Cutoff Frequency Stability Dependent Only on External-Clock Frequency Stability
- Minimum Filter Response Deviation Due to External Component Variations over Time and Temperature
- Critical-Frequency Times Q Factor Range Up to 200 kHz
- Critical-Frequency Operation Up to 30 kHz
- Designed to be Interchangeable with: National MF10
   Maxim MF10
   Linear Technology LTC1060


#### description

The TLC10 and TLC20 are monolithic generalpurpose switched-capacitor CMOS filters each containing two independent active-filter sections. Each device facilitates configuration of Butterworth, Bessel, Cauer, or Chebyshev filter design.


Filter features include cutoff frequency stability that is dependent only on the external clock frequency stability and minimal response deviation over time and temperature. Features also include a critical-frequency times filter quality (Q) factor range of up to 200 kiloHertz.

With external clock and resistors, each filter section can be used independently to produce various second-order functions or both sections can be cascaded to produce fourth-order functions. For functions greater than fourth-order, ICs can be cascaded.


The TLC10 and TLC20 are characterized for operation from 0°C to 70°C.



FN CHIP CARRIER PACKAGE
(TOP VIEW)



Should be at ground for dual supplies or at mid-supply level for single-supply operation.    1 All-Pass Inputs — The all-pass input to the summing amplifier of each respective filter section used for all-pass (put to the summing amplifier of each respective filter section used for all-pass (put to the summing amplifier)	PIN	N .		DECORPTION
Should be at ground for dual supplies or at mid-supply level for single-supply operation.    1 All-Pass Inputs — The all-pass input to the summing amplifier of each respective filter section used for all-pass (filter applications in configuration modes 1a, 4, 5, and 6. This terminal should be driven from a source having an impedance of less than 1 kilohm. In all other modes, this terminal is grounded. See Typical Application Dat 1BP 2 O Band-Pass Outputs — The band-pass output of each respective filter section provides the second-order band pass filter functions.    CF/CL   12	NAME	NO.	1/0	DESCRIPTION
1APIN 16 I All-Pass Inputs — The all-pass input to the summing amplifier of each respective filter section used for all-past filter applications in configuration modes 1a, 4, 5, and 6. This terminal should be driven from a source having an impedance of less than 1 kilohm. In all other modes, this terminal is grounded. See Typical Application Dat 1BP 2 O Band-Pass Outputs — The band-pass output of each respective filter section provides the second-order ban pass filter functions.  CF/CL 12 I Center Frequency/Current Limit — This input terminal provides the option to select the input-clock-to-center frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is set to V <sub>DD</sub> +. For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for single-supply operation. For current limiting, the CF/CL terminal is set to V <sub>DD</sub> This aborts filtering and limit the IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section (folock) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximutime to settle while processing analog samples.  1IN	AGND	15	ī	Analog Ground — The noninverting inputs to the input operational amplifiers of both filter sections. This terminal
SAPIN   16   filter applications in configuration modes 1a, 4, 5, and 6. This terminal should be driven from a source havir an impedance of less than 1 kilohm. In all other modes, this terminal is grounded. See Typical Application Dat 1BP   2   O   Band-Pass Outputs — The band-pass output of each respective filter section provides the second-order ban pass filter functions.    CF/CL   12   I   Center Frequency/Current Limit — This input terminal provides the option to select the input-clock-to-cente frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is so to VDD+. For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level frequency ratio of 50:1 or 100:1.0 to 5 milliamperes.    1CLK   10   I   Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter sectic is used to generate the center frequency of the complex pole pair second-order function. Both clocks shound be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencies (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximutime to settle while processing analog samples.    1IN-				should be at ground for dual supplies or at mid-supply level for single-supply operation.
an impedance of less than 1 kilohm. In all other modes, this terminal is grounded. See Typical Application Dat 1BP 2 0 Band-Pass Outputs — The band-pass output of each respective filter section provides the second-order ban pass filter functions.  CF/CL 12 I Center Frequency/Current Limit — This input terminal provides the option to select the input-clock-to-cente frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is set to VDD + For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for single-supply operation. For current limiting, the CF/CL terminal is set to VDD — This aborts filtering and limi the IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section is used to generate the center frequency of the complex pole pair second-order function. Both clocks shou be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencie (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximu time to settle while processing analog samples.  1IN — 4 I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summir amplifier of each respective filter section.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, VDD — or ground is applie to the LS terminal. For TTL and other clocks, ground is applied to the LS terminal.  Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provie either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuratio and places them in the same configuration simultaneously. If VCC — is applied to the SW terminal, the AGN input terminal will be connec	1APIN	5	T	All-Pass Inputs — The all-pass input to the summing amplifier of each respective filter section used for all-pass
1BP	2APIN	16		filter applications in configuration modes 1a, 4, 5, and 6. This terminal should be driven from a source having
2BP   19				an impedance of less than 1 kilohm. In all other modes, this terminal is grounded. See Typical Application Data.
CF/CL 12 I Center Frequency/Current Limit — This input terminal provides the option to select the input-clock-to-center frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is set to Vpp +. For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for single-supply operation. For current limiting, the CF/CL terminal is set to Vpp This aborts filtering and limit the IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section is used to generate the center frequency of the complex pole pair second-order function. Both clocks shound be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencing (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximut time to settle while processing analog samples.  1IN - 4 I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summinal amplifier of each respective filter section.  1LP 1 1 20 Cow-Pass Outputs — The low-pass outputs of the second-order filters.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, Vpp — or ground is applied to the LS terminal.  1NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide the second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration such and places them in the same configuration simultaneously. If VCC — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of the summing amplifier.  VCC + 7 Analog positive supply voltage terminal  VDD + 8 Digital positive supply voltage terminal	1BP	2	0	Band-Pass Outputs — The band-pass output of each respective filter section provides the second-order band-
frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is st to V <sub>DD+</sub> . For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for single-supply operation. For current limiting, the CF/CL terminal is set to V <sub>DD-</sub> . This aborts filtering and limit the IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter sectic is used to generate the center frequency of the complex pole pair second-order function. Both clocks show be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencie (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximutime to settle while processing analog samples.  1IN- 4 I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summinal maplifier of each respective filter section.  1LP 1 Cow-Pass Outputs — The low-pass outputs of the second-order filters.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, V <sub>DD</sub> — or ground is applied to the LS terminal.  1NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of the summing amplifier. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of the summing amplifier. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positiv	2BP	19		pass filter functions.
to V <sub>DD+</sub> . For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for single-supply operation. For current limiting, the CF/CL terminal is set to V <sub>DD-</sub> . This aborts filtering and limit the IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section is used to generate the center frequency of the complex pole pair second-order function. Both clocks shound be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencies (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximutime to settle while processing analog samples.  1IN- 4 I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summinally amplifier of each respective filter section.  1LP 1 2D 0 Low-Pass Outputs — The low-pass outputs of the second-order filters.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, V <sub>DD</sub> — or ground is applied to the LS terminal.  1NAH 3 0 Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide ither a second-order notch, all-pass, or high-pass output filter function, depending on circuit configurations with the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the LP output will be connected to one of the inputs of each summing amplifier.  VCC+ 7 Analog positive supply voltage terminal  VDD+ 8 Digital positive supply voltage terminal	CF/CL	12	1	Center Frequency/Current Limit — This input terminal provides the option to select the input-clock-to-center-
single-supply operation. For current limiting, the CF/CL terminal is set to Vpp This aborts filtering and limithe IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter sectic is used to generate the center frequency of the complex pole pair second-order function. Both clocks show be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencie (fclock) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximu time to settle while processing analog samples.  1IN- 4 I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summinamplifier of each respective filter section.  1LP 1 2D 0 Low-Pass Outputs — The low-pass outputs of the second-order filters.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-vott) clocks, Vpp — or ground is applied to the LS terminal.  1NAH 3 0 Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If VCC — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If VCC+ is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  VCC - 14 Analog negative supply voltage terminal  VDD+ 8 Digital positive supply voltage terminal				frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is set
the IC current to 0.5 milliamperes.  1CLK 10 I Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section is used to generate the center frequency of the complex pole pair second-order function. Both clocks shou be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencies (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximutime to settle while processing analog samples.  1IN — 4 I Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summinamplifier of each respective filter section.  1LP 1 20 O Low-Pass Outputs — The low-pass outputs of the second-order filters.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, V <sub>DD</sub> — or ground is applied to the LS terminal.  1NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration with EP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the LP output will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal		1		to V <sub>DD+</sub> . For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for
1CLK   10		1		single-supply operation. For current limiting, the CF/CL terminal is set to $V_{DD-}$ . This aborts filtering and limits
SCLK   11				the IC current to 0.5 milliamperes.
be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencial (f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximu time to settle while processing analog samples.  1IN	1CLK	10	ı	Clock Inputs — The clock input to the two-phase nonoverlapping generator of each respective filter section
(f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximu time to settle while processing analog samples.    1IN	2CLK	11		is used to generate the center frequency of the complex pole pair second-order function. Both clocks should
time to settle while processing analog samples.  1IN - 4				be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencies
1IN-				(f <sub>clock</sub> ) greater than 200 kiloHertz are used. At this duty cycle, the operational amplifiers have the maximum
2IN -   17   amplifier of each respective filter section.				time to settle while processing analog samples.
1LP 2D 0 Low-Pass Outputs — The low-pass outputs of the second-order filters.  LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-vott) clocks, V <sub>DD</sub> — or ground is applied to the LS terminal. For TTL and other clocks, ground is applied to the LS terminal.  1NAH 3 0 Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration. SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal	1IN-	4	. 1	Inverting Inputs — The inverting input side of the input operational amplifier whose output drives the summing
2LP 20 Co Low-Pass Outputs — The low-pass outputs of the second-order filters.  Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, V <sub>DD</sub> — or ground is applied to the LS terminal.  NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration.  SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>CC</sub> + 8 Digital positive supply voltage terminal	2IN	17		amplifier of each respective filter section.
LS 9 I Level Shift — This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL other clocks) to function with single or dual supplies. For CMOS (±5-volt) clocks, V <sub>DD</sub> — or ground is applied to the LS terminal.  1NAH 3 0 Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration.  SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal	1		0	Low-Pass Outputs — The low-pass outputs of the second-order filters.
other clocks) to function with single or dual supplies. For CMOS (±5-vott) clocks, VDD – or ground is applied to the LS terminal. For TTL and other clocks, ground is applied to the LS terminal.  1NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide ither a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration.  SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> – is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  VCC + 7 Analog positive supply voltage terminal  VCC - 14 Analog negative supply voltage terminal  VDD + 8 Digital positive supply voltage terminal				Level Shift. This terminal accommodates various input clock levels of hinder (CMOS) or uninclar (TTI or
to the LS terminal. For TTL and other clocks, ground is applied to the LS terminal.  1NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration. SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal	1.5	9	'	
1NAH 3 O Notch, All-Pass, or High-Pass Outputs — The output of each respective filter section can be used to provide either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration.  SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal				
2NAH 18 either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration  SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal	1NAH	-		
SW 6 I Switch Input — This input terminal is used to control internal switches to connect either the AGND input the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> — is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal	1	1		
the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter section and places them in the same configuration simultaneously. If V <sub>CC</sub> – is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7 Analog positive supply voltage terminal  V <sub>CC</sub> - 14 Analog negative supply voltage terminal  V <sub>DD</sub> + 8 Digital positive supply voltage terminal				
and places them in the same configuration simultaneously. If V <sub>CC</sub> _ is applied to the SW terminal, the AGN input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC</sub> + is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC</sub> + 7	3,,,	"	'	
input terminal will be connected to one of the inputs of each summing amplifier. If V <sub>CC+</sub> is applied to the SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  V <sub>CC+</sub> 7 Analog positive supply voltage terminal  V <sub>CC-</sub> 14 Analog negative supply voltage terminal  V <sub>DD+</sub> 8 Digital positive supply voltage terminal				
SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.  VCC+ 7 Analog positive supply voltage terminal  VCC- 14 Analog negative supply voltage terminal  VDD+ 8 Digital positive supply voltage terminal	1			
VCC+     7     Analog positive supply voltage terminal       VCC-     14     Analog negative supply voltage terminal       VDD+     8     Digital positive supply voltage terminal				
VCC - 14 Analog negative supply voltage terminal VDD + 8 Digital positive supply voltage terminal	V <sub>CC+</sub>	7		
VDD+ 8 Digital positive supply voltage terminal		14		Analog negative supply voltage terminal
	V <sub>DD+</sub>	8		Digital positive supply voltage terminal
VDD - 13 Digital negative supply voltage terminal	V <sub>DD</sub>	13		Digital negative supply voltage terminal



	absolute maximum ratings over operating free-air temperature range (unless otherwi	se no	otec	i)
	Analog supply voltage, VCC± (see Note 1)			
ı	Digital supply voltage, V <sub>DD±</sub>			±7 V
ı	Operating free-air temperature range			
ı	Storage temperature range6	5°C	to 1	50°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package		. 2	260°C
	Case temperature for 10 seconds: FN package		. 2	260°C
	NOTE 1: All voltage values are with respect to the AGND terminal.			

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Analog supply voltage, V <sub>CC±</sub> , (see Note 2)	±4	± 5	±6	٧
Digital supply voltage, V <sub>DD±</sub> , (see Note 2)	±4	±5	±6	V
Clock frequency, f <sub>clock</sub> , (see Note 3)	0.008		1.0	MHz
Operating free-air temperature, TA	0		.70	°C

NOTES: 2. A common supply voltage source should be used for the analog and digital supply voltages. Although each has separate terminals, they are connected together internally at the substrate. V<sub>CC</sub>+ and V<sub>DD</sub>+ can be connected together at the device terminals or at the supply voltage source. The same is true for V<sub>CC</sub>- and V<sub>DD</sub>-.

Both input clocks should be of the same level type (TTL or CMOS), and their duty cycles should be at 50% above 200 kHz
to allow the operational amplifiers the maximum time to settle while processing analog samples.

# electrical characteristics at V<sub>CC±</sub> = ±5 V, V<sub>DD±</sub> + = ±5 V, T<sub>A</sub> = 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TLC10			TLC20			UNIT		
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT	
V	Maximum peak-to-peak	output	5 0510		. 4 1			+ 3.9		>	
VOPP	voltage swing		$R_L = 3.5 \text{ k}\Omega$ at all outputs	±4	±4.1		± 3.6	± 3.9		٧	
las	Short-circuit output	Source	See Note 4		2			2		mA	
los	current, Pins 3 and 18	Sink	See Note 4		50			50		ША	
Icc	Supply current				8	10		8	10	mA,	


NOTE 4: The short-circuit output current for pins 1, 2, 19, and 20 will be typically the same as pins 3 and 18.

# operating characteristics at $V_{CC\pm} = \pm 5 \text{ V}$ , $V_{DD\pm} = \pm 5 \text{ V}$ , $T_A = 25 \text{ °C}$ (unless otherwise noted)

DADAMETED		FFOT COMPLETE	OBIO		TLC10	)				
PARAMETER		TEST CONDITIO	UNS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Critical-frequency range	f <sub>0</sub> × Q ≤ 20	00 kHz		20	30		20	30		kHz
Maximum clock	See Note 3			1	1.5		1	1.5		MHz
frequency, fclock	See Note 3			'	1.5		l '	1.5		IVITIZ
Clock to center-frequency	f <sub>o</sub> ≤ 5 kHz,	R3/R2 = 10,	Pin 12 at 5 V	49.64	49.94	50.24	49.24	49.94	50.64	
ratio	Mode 1,	See Figure 1	Pin 12 at 0 V	98.75	99.35	99.95	97.86	99.35	100.84	
Temperature coefficient of	$f_0 \le 5 \text{ kHz},$	R3/R2 = 20,	Pin 12 at 5 V		±10			±10		/OC
center frequency	Mode 1,	See Figure 1	Pin 12 at 0 V		±100			±100		ppm/°C
Filter Q (quality factor)	f <sub>O</sub> ≤ 5 kHz,	R3/R2 = 20,	Pin 12 at 5 V		±2%	±4%		±2%	±6%	
deviation from 20	Mode 1,	See Figure 1	Pin 12 at 0 V		±2%	±3%		±2%	±6%	
Temperature coefficient of	f <sub>O</sub> ≤ 5 kHz,	R3/R2 = 20,			. 500			. 500		/00
measured filter Q	Mode 1				± 500			± 500		ppm/°C
Low-pass output deviation	R1 = R2 =	10 kΩ				. 00/			. 00/	
from unity gain	Mode 1,	See Figure 1				±2%			± 2%	
Crosstalk attenuation					60			60		dB
Clock feedthrough voltage					10			10		mV
Operational amplifier					2.5			2.5		MHz
gain-bandwidth product	ļ.				2.5			2.5		IVITIZ
Operational amplifier					7		1	7		\// -
slew rate										V/μs

#### modes of operation

The TLC10 and TLC20 are switched-capacitor (sampled-data) filters that closely approximate continuous filters. Each filter section is designed to approximate the response of a second-order variable filter. When the sampling frequency is much larger than the frequency band of interest, the sampled-data filter is a good approximation to its continuous time equivalent. In the case of the TLC10 and TLC20, the ratio is about 50:1 or 100:1. To fully describe their transfer function, a time domain approach would be appropriate. Since this may appear cumbersome, the following application examples are based on the well known frequency domain. It should be noted that in order to obtain the actual filter response, the filter's response must be examined in the z-domain.




Circuit dynamics:

The following expressions determine the swing at each output as a function of the desired Q of the second-order function.

 $H_{OLP} = H_{OBP}/Q$  or  $H_{OLP} \times Q = H_{ON} \times Q$  $H_{OLP}$  (peak) =  $Q \times H_{OLP}$  (for high Qs)


FIGURE 1. MODE 1 FOR NOTCH, BAND-PASS, AND LOW-PASS OUTPUTS: fnotch = fo



```
\begin{array}{ll} f_{O} &= f_{clock}/100 \text{ or } f_{clock}/50 \\ Q &= R3/R2 \\ H_{OLP} &= -1 & H_{OLP} \text{ (peak)} = Q \times H_{OLP} \text{ (for high Qs)} \\ H_{OBP1} &= -R3/R2 \\ H_{OBP2} &= 1 \text{ (noninverting)} \\ \\ Circuit \text{ dynamics:} \end{array}
```

 $H_{OBP1} = Q$ 

FIGURE 2. MODE 1a FOR NONINVERTING BAND-PASS AND LOW-PASS OUTPUTS



$$\begin{split} f_0 &= f_{notch} \times \sqrt{R2/R4 + 1} \\ f_{notch} &= f_{clock}/100 \text{ or } f_{clock}/50 \\ Q &= \frac{\sqrt{R2/R4 + 1}}{R2/R3} \\ &= -R \end{split}$$

$$H_{OLP}$$
 (as f approaches 0) =  $\frac{-R2/R1}{R2/R4 + 1}$ 


$$H_{OBP}$$
 (at  $f = f_0$ ) =  $-R3/R1$ 

$$H_{ON1}$$
 (as f approaches 0) = 
$$\frac{-R2/R1}{R2/R4 + 1}$$

 $H_{ON2}$  (as f approaches 0.5  $f_{clock}$ ) = -R2/R1

#### Circuit dynamics:

FIGURE 3. MODE 2 FOR NOTCH 2, BAND-PASS, AND LOW-PASS OUTPUTS: fnotch \land fo



```
Q = \sqrt{R2/R4} \times R3/R2

HOHP (as f approaches 0.5 f<sub>clock</sub>) = -R2/R1

HOLP (as f approaches 0) = -R4/R1

HOBP (at f = f<sub>0</sub>) = -R3/R1
```


Circuit dynamics:

R2/R4 = H<sub>OHP</sub>/H<sub>OLP</sub>: H<sub>OBP</sub> =  $\sqrt{\text{H}_{OHP} \times \text{H}_{OLP}} \times \Omega$ H<sub>OLP</sub> (peak) =  $\Omega \times \text{H}_{OLP}$  (for high  $\Omega$ s)

 $H_{OHP}$  (peak) = Q ×  $H_{OHP}$  (for high Qs)

†In this mode, the feedback loop is closed around the input summing amplifier; the finite GBW product of this operational amplifier will cause a slight Q enhancement. If this is a problem, connect a low-value capacitor (10 pF to 100 pF) across R4 to provide some phase lead.

FIGURE 4. MODE 3 FOR HIGH-PASS, BAND-PASS, AND LOW-PASS OUTPUTS



```
f_0 = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{R2/R4}
```

 $f_{notch} = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{Rh/Ri}$ 

 $H_{ON}$  (at  $f = f_0$ ) = | Q (Rg/Ri ×  $H_{OLP}$  - Rg/Rh ×  $H_{OHP}$ ) |

 $H_{ON1}$  (as f approaches 0) =  $Rg/Ri \times H_{OLP}$ 


 $H_{ON2}$  (as f approaches 0.5  $f_{clock}$ ) =  $-Rg/Rh \times H_{OHP}$ 

FIGURE 5. MODE 3a FOR HIGH-PASS, BAND-PASS, LOW-PASS, AND NOTCH OUTPUTS WITH EXTERNAL OPERATIONAL AMPLIFIER

 $Q = \sqrt{R2/R4} \times R3/R2$ 

 $H_{OHP} = -R2/R1$ 

 $H_{OBP} = -R3/R1$  $H_{OLP} = -R4/R1$ 




```
C_{1} = C_{1} + C_{2} + C_{3} + C_{4} + C_{4} + C_{5} + C_{5
```

 $H_{OBP} = H_{OLP} \times Q = (H_{OAP} + 1) Q$ 

Circuit dynamics:

 $^{\dagger}$ Due to the sampled-data nature of the filter, a slight mismatch of  $f_z$  and  $f_0$  occurs causing a 0.4-dB peaking around  $f_0$  of the all-pass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.

FIGURE 6. MODE 4 FOR ALL-PASS, BAND-PASS, AND LOW-PASS OUTPUTS



```
f_0 = \sqrt{R2/R4 + 1} \times (f_{clock}/100 \text{ or } f_{clock}/50)
```

$$f_z = \sqrt{1 - R1/R4} \times (f_{clock}/100 \text{ or } f_{clock}/50)$$

$$Q = \sqrt{R2/R4 + 1} \times R3/R2$$
  
 $Q_z = \sqrt{1 - R1/R4} \times R3/R1$ 


 $H_{OZ1}$  (as f approaches 0) = R2 (R4 - R1)/R1 (R2 + R4)

 $H_{OZ2}$  (as f approaches 0.5  $f_{clock}$ ) = R2/R1

 $H_{OBP} = (R2/R1 + 1) \times R3/R2$ 

 $H_{OLP} = (R2 + R1)/(R2 + R4) \times R4/R1$ 

FIGURE 7. MODE 5 FOR NUMERATOR COMPLEX ZEROS, BAND-PASS, AND LOW-PASS OUTPUTS




 $f_c = R2/R3 (f_{clock}/100 \text{ or } f_{clock}/50)$ 

 $H_{OLP} = -R3/R1$ 

 $H_{OHP} = -R2/R1$ 

FIGURE 8. MODE 6 FOR SINGLE-POLE HIGH-PASS AND LOW-PASS OUTPUT



 $f_C = R2/R3 \times (f_{clock}/100 \text{ or } f_{clock}/50)$ 

HOLP1 = 1 (noninverting)

 $H_{OLP2} = -R3/R2$ 

FIGURE 9. MODE 6a FOR SINGLE-POLE LOW-PASS OUTPUT (INVERTED AND NONINVERTED)





FIGURE 10. FOURTH-ORDER 2-kHz LOW-PASS BUTTERWORTH FILTER

The cutoff frequency of the low-pass or high-pass filter output

### filter terminology


 $f_{C}$ 

fclock	The input clock frequency to the device
fnotch	The notch frequency of the notch output
fo	The center frequency of the complex pole pair second-order function
fz	The center frequency of the complex zero pair
HOBP	The band-pass output voltage gain (V/V) at the band-pass center frequency
HOHP	The high-pass output voltage gain (V/V) as the frequency approaches 0.5 f <sub>clock</sub>
HOLP	The low-pass output voltage gain (V/V) as the frequency approaches 0
HON	The notch output voltage gain (V/V) at the notch frequency
HON1	The low-side notch output voltage gain as the frequency approaches 0
HON2	The high-side notch output voltage gain as the frequency approaches 0.5 fclock
HOZ1	Gain at complex zero output (as f → 0 Hz)
HOZ2	Gain at complex zero output (as f approaches 0.5 fclock)
Q	The quality factor of the complex pole pair second-order function. Q is the ratio of fo to
	the 3-dB bandwidth of the band-pass output. The value of Q also affects the possible
	peaking of the low-pass and high-pass outputs.
$Q_z$	The quality factor of the complex zero pair, if such a complex pair exists. This parameter is used when an all-pass filter output is desired.



$$\begin{array}{ll} Q & = & \frac{f_{0}}{f_{H} - f_{L}} \; ; \; f_{0} = \sqrt{f_{L}f_{H}} \\ \\ f_{L} & = f_{0} \; \left( \frac{-1}{2Q} \; + \; \sqrt{\left( \frac{1}{2Q} \right)^{2} + \; 1} \right) \\ \\ f_{H} & = f_{0} \; \left( \frac{1}{2Q} \; + \; \sqrt{\left( \frac{1}{2Q} \right)^{2} + \; 1} \right) \end{array}$$

FIGURE 11. BAND-PASS OUTPUT




$$f_{C} = f_{O} \times \sqrt{\left(1 - \frac{1}{2Q^{2}}\right) + \sqrt{\left(1 - \frac{1}{2Q^{2}}\right)^{2} + 1}}$$

$$f_{D} = f_{O} \sqrt{1 - \frac{1}{2Q^{2}}}$$

$$H_{OP} = H_{OLP} \times \frac{1}{\frac{1}{Q}\sqrt{1 - \frac{1}{4Q^{2}}}}$$

FIGURE 12. LOW-PASS OUTPUT



$$\begin{split} f_{C} &= f_{O} \times \left[ \sqrt{\left(1 - \frac{1}{2Q^{2}}\right) + \sqrt{\left(1 - \frac{1}{2Q^{2}}\right)^{2} + 1}} \right] - 1 \\ f_{D} &= f_{O} \times \left[ \sqrt{1 - \frac{1}{2Q^{2}}} \right]^{-1} \\ H_{OP} &= H_{OHP} \times \frac{1}{\frac{1}{Q}\sqrt{1 - \frac{1}{4Q^{2}}}} \end{split}$$

FIGURE 13. HIGH-PASS OUTPUT

# TLC532AM, TLC532AI, TLC533AM, TLC533AI Lincmostm 8-bit analog-to-digital peripherals with 5 analog and 6 dual-purpose inputs

D2819, NOVEMBER 1983-REVISED SEPTEMBER 1986


# LinCMOSTM Technology

- 8-Bit Resolution
- Total Unadjusted Error . . . ± 0.5 LSB Max
- Ratiometric Conversion
- Access Plus Conversion Time: TLC532A . . . 15 μs Max TLC533A . . . 30 μs Max
- 3-State, Bidirectional I/O Data Bus
- 5 Analog and 6 Dual-Purpose Inputs
- On-Chip 12-Channel Analog Multiplexer
- Three On-Chip 16-Bit Data Registers
- Software Compatible with Larger TL530 and TL531 (21-Input Versions)
- On-Chip Sample-and-Hold Circuit
- Single 5-V Supply Operation
- Low Power Consumption . . . 6.5 mW Typ
- Improved Direct Replacements for Texas Instruments TL532 and TL533, National Semiconductor ADC0829, and Motorola MC14442


#### description

The TLC532A and TLC533A are monolithic LinCMOSTM peripheral integrated circuits each designed to interface a microprocessor for analog data acquisition. These devices are complete peripheral data acquisition systems on a single chip and can convert analog signals to digital data from up to 11 external analog terminals. Each device features operation from a single 5-volt supply. Each contains a 12-channel analog multiplexer, an 8-bit ratiometric analog-to-digital (A/D) converter, a sample-and-hold, three 16-bit registers, and microprocessor-compatible control circuitry. Additional features include a built-in self-test, six multipurpose (analog or digital) inputs, five external analog inputs, and an 8-pin input/output (I/O) data port. The three on-chip data registers store the control data, the conversion results, and the input digital data that can be accesssed via the microprocessor data bus in two 8-bit bytes (most-significant byte first). In this manner, a microprocessor can access up to 11 external analog inputs or 6 digital signals and the positive reference voltage that may be used for self-test.

#### N DUAL-IN-LINE PACKAGE (TOP VIEW)



# FN CHIP CARRIER PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

ADI	DRES	S/CO	NTR	OL	DESCRIPTION						
R/W	RS	cs	R	CLK	DESCRIPTION						
Х	Х	Х	L†		Reset						
L	н	L	Н	ţ	Write bus data to control register						
Н	L	L	н	1	Read data from analog conversion register						
Н	н	L	н	1	Read data from ditigal data register						
Х	x	Н	Н	x	No response						

H = High-level, L = Low-level, X = Irrelevant

 $\downarrow$  = High-to-low transition,  $\bar{\uparrow}$  = Low-to-high transition

<sup>†</sup>For proper operation, Reset must be low for at least three clock cycles.

LinCMOS is a trademark of Texas Instruments.



2-139

#### description (continued)

The A/D conversion uses the successive-approximation technique and switched-capacitor circuitry. This method eliminates the possibility of missing codes, nonmonotonicity, and a need for zero or full-scale adjustment. Any one of 11 analog inputs (or self-test) can be converted to an 8-bit digital word and stored in 10 microseconds (TLC532A) or 20 microseconds (TLC533A) after instructions from the microprocessor have been recognized. The on-chip sample-and-hold functions automatically to minimize errors due to noise on the analog inputs. Furthermore, differential high-impedance reference inputs are available to help isolate the analog circuitry from the logic and supply noises while easing ratiometric conversion and scaling.

The TLC532AM and TLC533AM are available in both the N and FN plastic packages and are characterized for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The TLC532AI and TLC533AI are characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

#### functional description

The TLC532A and TLC533A provide direct interface to a microprocessor-based system. Control of the TLC532A and TLC533A is handled via the 8-line TTL-compatible 3-state data bus, the three control inputs (Read/Write, Register Select, and Chip Select), and the Clock input. Each device contains three 16-bit internal registers. These registers are the control register, the analog conversion data register, and the digital data register.

A high level at the Read/Write input and a low level at the Chip Select input set the device to output data on the 8-line data bus for the processor to read. A low level at the Read/Write input and a low level at the Chip Select input set the device to receive instructions into the internal control register on the 8-line data bus from the processor. When the device is in the read mode and the Register Select input is low, the processor will read the data contained in the analog conversion data register. However, when the Register Select input is high, the processor reads the data contained in the digital data register.

The control register is a write-only register into which the microprocessor writes command instructions for the device to start A/D conversion and to select the analog channel to be converted. The analog conversion data register is a read-only register that contains the current converter status and most recent conversion results. The digital data register is also a read-only register that holds the digital input logic levels from the six dual-purpose inputs.

Internally each device contains a byte pointer that selects the appropriate byte during two cycles of the Clock input in a normal 16-bit microprocessor instruction. The internal pointer will automatically point to the most-significant (MS) byte after the first complete clock cycle any time that the Chip Select is at the high level for at least one clock cycle. This causes the device to treat the next signal on the 8-line data bus as the MS byte. A low level at the Chip Select input activates the inputs and outputs and an internal function decoder. However, no data is transferred until the Clock goes high. The internal byte pointer first points to the MS byte of the selected register during the first clock cycle. After the first clock cycle in which the MS byte is accessed, the internal pointer switches to the LS byte and remains there for as long as Chip Select is low. The MS byte of any register may be accessed by either an 8-bit or a 16-bit microprocessor instruction; however, the LS byte may only be accessed by a 16-bit microprocessor instruction.

Normally, a two-byte word is written into or read from the controlling processor, but a single byte can be read by the processor by proper manipulation of the Chip Select input. This can be used to read conversion status from the analog conversion data register or the digital multipurpose input levels from the digital data register. The format and content of each two-byte word is shown in Figures 1 through 3.




#### functional description (continued)

A conversion cycle is started after a two-byte instruction is written into the control register and the start conversion (SC) bit is a logic high. This two-byte instruction also selects the input analog channel to be converted. The status (EOC) bit in the analog conversion data register is reset and it remains reset until the conversion is completed, at that time the status bit is then set again. After conversion, the results are loaded into the analog conversion data register. These results remain in the analog conversion data register until the next conversion cycle is completed. If a new conversion command is entered into the control register while the conversion cycle is in progress, the on-going conversion will be aborted and a new channel acquisition cycle will immediately begin.

The Reset input allows the device to be externally forced to a known state. When a low level is applied to the Reset input for a minimum of three clock periods, the start conversion bit is cleared. The A/D converter is then idled and all the outputs are placed in the high-impedance off-state. However, the content of the analog conversion data register is not affected by the Reset input going to a low level.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.




# typical operating sequence

MITH

**ANALOG** 


LinCMOS" 5

32AI, TLC533AM, TLC533AI ANALOG-TO-DIGITAL PERIPHERALS AND 6 DUAL-PURPOSE INPUTS



- NOTES: A. This is a 16-bit input instruction from the microprocessor being sent to the control data register.
  - B. This is the 2-byte (16-bit) content of the digital data register being sent to the microprocessor.
  - C. This is the LS byte (8-bit) content of the analog conversion data register being sent to the microprocessor.
  - D. This is the LS byte (8-bit) content of the digital data register being sent to the microprocessor.
  - E. These are MS byte (8-bit), LS byte (8-bit), and LS byte (8-bit) content of the analog conversion data register or digital data register being sent to the microprocessor.
  - F. This is the 2-byte (16-bit) content of the analog conversion data register being sent to the microprocessor.

#### read or write cycle time sequence



NOTES: A. The reset pulse (R low) is required only during power-up.

B. The most-significant byte output of Data Out occurs when CLK is high. When CLK is low, Data Out is in the high-impedance (off) state. When CLK goes high again, the least-significant byte is placed on the data bus. At this point, the least-significant byte will remain on the bus for as long as CLK is kept high.


#### DATA BUS 2-3 2-4 2-5 2-6 LINES х SC x Α3 Α2 AΩ (MSB) (LSB) (MSB) (LSB) LEAST-SIGNIFICANT BYTE MOST-SIGNIFICANT BYTE - 16-BIT WRITE

Unused Bits (X) — The MS byte bits  $2^{-1}$  through  $2^{-7}$  and LS byte bits  $2^{-1}$  through  $2^{-4}$  of the control register are not used internally. Start Conversion (SC) — When the SC bit in the MS byte is set to a logical 1 (high level), analog-to-digital conversion of the specified analog channel will begin immediately after the completion of the control register write.

Analog Multiplex Address (A0-A3) — These four address bits are decoded by the analog multiplexer and used to select the appropriate analog channel as shown below:

Hexadecimal Address (A3 = MSB)	Channel Select
0	A0
1	REF + (A1)
2-5	A2-A5
6-9 (not used)	
A-F	A10-A15


#### FIGURE 1. CONTROL REGISTER TWO-BYTE WRITE WORD FORMAT AND CONTENT



A/D Status (EOC) — The A/D status end-of-conversion (EOC) bit is set whenever an analog-to-digital conversion is successfully completed by the A/D converter. The status bit is cleared by a 16-bit write from the microprocessor to the control register. The remainder of the bits in the MS byte of the analog conversion data register are always reset to logical 0 to simplify microprocessor interrogation of the A/D converter status.

A/D Result (R0-R7) — The LS byte of the analog conversion data register contains the result of the analog-to-digital conversion. Result bit R7 is the MSB and the converter follows the standard convention of assigning a code of all ones (11111111) to a full-scale analog voltage. There are no special overflow or underflow indications.

# FIGURE 2. ANALOG CONVERSION DATA REGISTER ONE-BYTE AND TWO-BYTE READ WORD FORMAT AND CONTENT



Shared Digital Port (A10/D1-A15/D6)— The voltage present on these pins is interpreted as a digital signal and the corresponding states are read from these bits. A digital value will be given for each pin even if some or all of these pins are being used as analog inputs.

Analog Multiplexer Address (A0-A3) - The address of the selected analog channel presently addressed is given by these bits.

Unused Bits (X) – LS byte bits  $2^{-3}$  through  $2^{-8}$  of the digital data register are not used.

FIGURE 3. DIGITAL DATA REGISTER ONE-BYTE AND TWO-BYTE READ WORD FORMAT AND CONTENT

# Supply voltage, VCC (see Note 1) -0.3 V to 6.5 V Input voltage range: Positive reference voltage VREF - to VCC + 0.3 V Negative reference voltage -0.3 V to VREF + All other inputs -0.3 V to VCC + 0.3 V Input current, I<sub>I</sub> (any input) ± 10 mA Total input current, (all inputs) ± 20 mA Operating free-air temperature range: TLC532AM, TLC533AM -55 °C to 125 °C TLC532AI, TLC533AI -40 °C to 85 °C

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: All voltage values are with respect to network ground terminal.

#### recommended operating conditions

			TLC532	A		TLC533	A	Ī
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.5	4.75	5	5.5	V
Positive reference voltage, VR	EF + (see Note 2)	2.5	Vcc	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> +0.1	V
Negative reference voltage, V	REF - (see Note 2)	-0.1	0	2.5	-0.1	0	2.5	V
Differential reference voltage,	V <sub>REF+</sub> - V <sub>REF-</sub>	1	Vcc	V <sub>CC</sub> +0.2	1	Vcc	V <sub>CC</sub> +0.2	V
High level innut voltage V.	Clock input	V <sub>CC</sub> -0.8			V <sub>CC</sub> -0.8			V
High-level input voltage, V <sub>IH</sub>	All other digital inputs	2			2			
Low-level input voltage, VIL	Any digital input			0.8			0.8	V
Clock frequency, fCLK		0.1	2	2.048	0.1	1.048	1.06	MHz
CS setup time, t <sub>su(CS)</sub>	CS setup time, t <sub>su(CS)</sub>				100			ns
Address (R/W and RS) setup t	ime, t <sub>su(A)</sub>	100			145			ns
Data bus input setup time, t <sub>SL</sub>	(bus)	140			185			ns
Control (R/W, RS, and CS) ho	ld time, th(C)	10			20			ns
Data bus input hold time, th(b	us)	15			20			ns
Pulse duration of control durin	g read, tw(C)	305			575			ns
Pulse duration, reset low, twL	(reset)	3			3			Clock
								Cycles
Pulse duration of clock high, t		230			440			ns
Pulse duration of clock low, ty	vL(CLK)	200			410			ns
Clock rise time, t <sub>r(CLK)</sub>		15 25		ns				
Clock fall time, tf(CLK)	Clock fall time, tf(CLK)			16			30	ns
Operating free-air	TLCAM	- 55		125	- 55		125	°C
temperature, TA	TLCAI	-40		85	-40		85	

NOTE 2: Analog input voltages greater than or equal to that applied to the REF+ terminal convert to all ones (11111111), while input voltages equal to or less than that applied to the REF – terminal convert to all zeros (0000000). For proper operation, the positive reference voltage, V<sub>REF+</sub>, must be at least 1-volt greater than the negative reference voltage, V<sub>REF-</sub>. In addition, unadjusted errors may increase as the differential reference voltage, V<sub>REF+</sub> – V<sub>REF-</sub>, falls below 4.75 volts.

# TLC532AM, TLC532AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

electrical characteristics over recommended operating free-air temperature range,  $V_{REF+} = V_{CC}$ ,  $V_{REF-}$  at ground,  $f_{CLK} = 2$  MHz (unless otherwise noted)

1	PARAMET	ER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output vo	Itage	I <sub>OH</sub> = -1.6 mA	2.4			V
VOL	low-level output volt	age	I <sub>OL</sub> = 1.6 mA			0.4	V
I	High-level	Any digital or Clock input	V			10	^
ΙΗ	input current	Any control input	$V_{IH} = 5.5 V$			1	μΑ
L.	Low-level	Any digital or Clock input	V: 0			- 10	^
liL .	input current	Any control input	$V_{IL} = 0$			- 1	μΑ
loz	Off-state (high imper	dance-state)	V <sub>O</sub> =V <sub>CC</sub>			10	
	output current		V <sub>O</sub> = 0			-10	μΑ
l <sub>l</sub>	Analog input current	(see Note 3)	V <sub>I</sub> = 0 to V <sub>CC</sub>			± 500	nA
	Leakage current bety	ween selected channel	V <sub>I</sub> = 0 to V <sub>CC</sub> , Clock input at 0 V			± 400	nA
		Digital pins 3 thru 10	Olook Impat at 0 T		4	30	
Ci	Input capacitance	Any other input pin			2	15	pF
ICC + IREF +	Supply current plus reference current		V <sub>CC</sub> = V <sub>REF+</sub> = 5.5 V, Outputs open		1.5	3	mA
lcc	Supply current		V <sub>CC</sub> = 5.5 V		1.4	2	mA

NOTE 3: Analog input current is an average of the current flowing into a selected analog channel input during one full conversion cycle.

# operating characteristics over recommended operating free-air temperature range, $V_{REF+} = V_{CC}$ , $V_{REF-}$ at ground, $f_{CLK} = 2$ MHz (unless otherwise noted)

	PAI	RAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Linearity error		See Note 4			±0.5	LSB
	Zero error		See Note 5			±0.5	LSB
	Full-scale error		See Note 5			±0.5	LSB
	Total unadjusted	error	See Note 6			±0.5	LSB
	Absolute accurac	cy error	See Note 7			±1	LSB
	Conversion time	(including			20		Clock
tconv	channel acquisition	on time)		i	30		Cycles
	Character is in				10		Clock
tacq	Channel acquisiti	on time prior to starting conversion		1	10		Cycles
t <sub>en</sub>	Data output enal	ole time (see Note 8)	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega,$			250	ns
<sup>t</sup> dis	Data output disa	ble time	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$	10			ns
+ 41	Data bus output	High-impedance to high-level	0 50 5 5 010			150	
<sup>t</sup> r(bus)	rise time	Low to high-level	$C_L = 50 \text{ pF, } R_L = 3 \text{ k}\Omega$			300	ns
tern	Data bus output	High-impedance to low-level	C	150		150	
t <sub>f(bus)</sub>	fall time	High to low-level	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$			300	ns

<sup>&</sup>lt;sup>†</sup>Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

NOTES: 4. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.

- 5. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
- 6. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
- Absolute accuracy error is the maximum difference between an analog value and the nominal midstep value within any step.
   This includes all errors including inherent quantization error, which is the ±0.5 LSB uncertainty caused by the A/D converters finite resolution.
- If chip-select setup time, t<sub>su(CS)</sub>, is less than 0.14 microseconds, the effective data output enable time, t<sub>en</sub>, may extend such that t<sub>su(CS)</sub> + t<sub>en</sub> is equal to a maximum of 0.475 microseconds.



# TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

# electrical characteristics over recommended ranges VCC, VREF + , and operating free-air temperature, VREF - at ground, fCLK = 1.048 MHz (unless otherwise noted)

	PARAMET	TER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VoH	High-level output vo	Itage	I <sub>OH</sub> = -1.6 mA	2.4	0.4 10 1 - 10 - 1 10 - 10 ± 500 ± 400		V
VOL	Low-level output vol	tage	I <sub>OL</sub> = 1.6 mA			0.4	V
1	High-level	Any digital or Clock input	V <sub>IH</sub> = 5.5 V			10	
VOL	input current	Any control input	VIH = 5.5 V			1	μΑ
	Low-level	Any digital or Clock input	V 0			-10	_
IIL.	input current	Any control input	$V_{IL} = 0$	0.4 10 1 -10 -10 -1 10 -10 ±500  ±400  4 30 2 15	μΑ		
	Off-state (high imper	dance-state)	V <sub>O</sub> =V <sub>CC</sub>			10	_
l <sub>OZ</sub>	output current	Ī	V <sub>O</sub> = 0			-10	μΑ
łį	Analog input current	t (see Note 3)	$V_I = 0 \text{ to } V_{CC}$			± 500	nA
	Leakage current between and all other analog	ween selected channel channels	V <sub>I</sub> = 0 to V <sub>CC</sub> , Clock input at 0 V			± 400	nA
		Digital pins 3 thru 10			4	30	
Ci	Input capacitance	Any other input pin				pF	
ICC + IREF +	Supply current plus	reference current	V <sub>CC</sub> = V <sub>REF+</sub> = 5.5 V, Outputs open				mA
lcc	Supply current		V <sub>CC</sub> = 5.5 V		1.2	2	mA

NOTE 3: Analog input current is an average of the current flowing into a selected analog channel input during one full conversion cycle.

# operating characteristics over recommended ranges VCC, VREF + , and operating free-air temperature, VREF - at ground, fclock = 1.048 MHz (unless otherwise noted)

	PA	RAMETER	TEST CONDITIONS	MłN	TYP <sup>†</sup>	MAX	UNIT
	Linearity error		See Note 4			±0.5	LSB
	Zero error		See Note 5			±0.5	LSB
	Full-scale error		See Note 5		· · · · · · · · · · · · · · · · · · ·	±0.5	LSB
	Total unadjusted error		See Note 6			±0.5	LSB
	Absolute accuracy	y error	See Note 7			± 1	LSB
t <sub>conv</sub>	Conversion time (	ŭ l			30		Clock
CONV	channel acquisitio	n time)			50		Cycles
t <sub>aca</sub>	Channel acquisition	on time prior to starting conversion			10		Clock
acq	onarmor doquiotire	ar time prior to otarting conversion					Cycles
t <sub>en</sub>	Data output enab	e time (see Note 8)	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega,$		335		ns
t <sub>dis</sub>	Data output disab	le time	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$	10	10		ns
t <sub>r(bus)</sub>	Data bus output	High-impedance to high-level	C 50 5 B 010		150 300		ns
(bus)	rise time	Low to high-level	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$				
tf(bus)	Data bus output	High-impedance to low-level	C = 50 = 5 D = 2 kg				
(SUG)	fall time High to low-level		$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$			300	ns

<sup>&</sup>lt;sup>†</sup>Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

- NOTES: 4. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.
  - 5. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
  - 6. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
  - 7. Absolute accuracy error is the maximum difference between an analog value and the nominal midstep value within any step. This includes all errors including inherent quantization error, which is the  $\pm 0.5$  LSB uncertainty caused by the A/D converters
  - 8. If chip-select setup time, t<sub>Su(CS)</sub>, is less than 0.14 microseconds, the effective data output enable time, t<sub>en</sub>, may extend such that  $t_{SU(CS)}$  +  $t_{en}$  is equal to a maximum of 0.475 microseconds.



# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

N DUAL-IN-LINE PACKAGE

D2799, OCTOBER 1983—REVISED DECEMBER 1985

- LinCMOS™ Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- TLC541 is Direct Replacement for Motorola MC145040 and National Semiconductor ADC0811. TLC540 is Capable of Higher Speed
- Pinout and Control Signals Compatible with TLC1540 Family of 10-Bit A/D Converters


TYPICAL PERFORMANCE	TLC540	TLC541
Channel Acquisition Sample Time	2 μs	3.6 μs
Conversion Time	9 μs	17 μs
Samples per Second	$75 \times 10^{3}$	$40 \times 10^{3}$
Power Dissipation	6 mW	6 mW

# description

The TLC540 and TLC541 are LinCMOS™ A/D peripherals built around an 8-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select (CS), and Address Input]. A 4-megahertz system clock for the TLC540 and a 2.1-megahertz system clock for the TLC541 with a design that includes simultaneous read/write operation allow high-speed data

#### (TOP VIEW) U20 VCC INPUT AO ∏1 INPUT A1 12 19 SYSTEM CLOCK 18 1/0 CLOCK INPUT A2 13 INPUT A3 ∏4 17 ADDRESS INPUT 16 DATA OUT INPUT A4 15 INPUT A5 ∏6 15 CS 14 REF + INPUT A6 ∏7 INPUT A7 13 REF -INPUT A8 9 12 INPUT A10 GND ∏10 11 INPUT A9

FN CHIP CARRIER PACKAGE
(TOP VIEW)



transfers and sample rates of up to 75,180 samples per second for the TLC540 and 40,000 samples per second for the TLC541. In addition to the high-speed converter and versatile control logic, there is an on-chip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control. Detailed information on interfacing to most popular microprocessors is readily available from the factory.


The converters incorporated in the TLC540 and TLC541 feature dproofifferential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A switched-capacitor design allows guaranteed low-error (±0.5 LSB) conversion in 9 microseconds for the TLC540 and 17 microseconds for the TLC541 over the full operating temperature range.

The TLC540 and the TLC541 are available in both the N and FN plastic packages. The M-suffix versions are characterized for operation from  $-55\,^{\circ}\text{C}$  to 125 °C. The I-suffix versions are characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .


LinCMOS is a trademark of Texas Instruments Incorporated

# TLC540M, TLC540I, TLC541M, TLC541I Lincmos™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

### functional block diagram



#### operating sequence



- NOTES: A. The conversion cycle, which requires 36 System Clock periods, is initiated on the 8th falling edge of the I/O Clock after  $\overline{\text{CS}}$  goes low for the channel whose address exists in memory at that time. If  $\overline{\text{CS}}$  is kept low during conversion, the I/O Clock must remain low for at least 36 System Clock cycles to allow conversion to be completed.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after  $\overline{\text{CS}}$  is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O Clock falling edges.
  - C. To minimize errors caused by noise at the  $\overline{\text{CS}}$  input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.



# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)
Input voltage range (any input)
Output voltage range
Peak input current range (any input)
Peak total input current (all inputs)
Operating free-air temperature range: TLC540I, TLC541I40°C to 85°C
TLC540M, TLC541M
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package
Case temperature for 10 seconds: FN package

NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).

#### recommended operating conditions

			TLC540 TLC541						
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.75	5	5.5	4.75	5	5.5	V
Positive reference volt	age, V <sub>RE</sub>	+ (see Note 2)	2.5	Vcc	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> +0.1	V
Negative reference vol	tage, V <sub>RI</sub>	F _ (see Note 2)	-0.1	0	2.5	0.1	0	2.5	V.
Differential reference v	oltage,		1			1			V
V <sub>REF+</sub> - V <sub>REF-</sub> (se	e Note 2)		'	vcc	V <sub>CC</sub> +0.2	1	vcc	V <sub>CC</sub> +0.2	ľ
Analog input voltage (	see Note	2)	0		Vcc	0		v <sub>cc</sub>	V
High-level control input	t voltage,	V <sub>IH</sub>	2			2			V
Low-level control input	voltage,	V <sub>IL</sub>			0.8			0.8	V
Setup time, address bi	ts at data	input	200			400			
before I/O CLK1, tsu(A	.)		200			400			ns
Hold time, address bits	after I/C	CLK†, th(A)	0			0			ns
Setup time CS low he	Setup time, CS low before clocking in first								System
address bit, t <sub>su(CS)</sub> (see Note 3)		3			3			clock	
address bit, tsu(CS) (s	ee Note C	·/		_		ļ			cycles
									System
CS high during convers	sion, t <sub>w</sub> H	(CS)	36			36			clock
									cycles
Input/Output clock free			0		2.048	0		1.1	MHz
System clock frequence		SYS)	fCLK(I/O)		4	fCLK(I/O)		2.1	MHz
System clock high, tw	H(SYS)		110			210			ns
System clock low, twl			100			190			ns
Input/Output clock high			200			404			ns
Input/Output clock low	<sup>, t</sup> wL(I/O		200			404			ns
	System	fCLK(SYS) ≤ 1048 kHz			30			30	ns
Clock transition time	2,500111	fCLK(SYS) > 1048 kHz			20			20	] ""
(see Note 4)	1/0	<sup>f</sup> CLK(I/O) ≤ 525 kHz			100			100	
		f <sub>CLK(I/O)</sub> > 525 kHz			40			40	ns
Operating free-air		TLC540M, TLC541M	- 55		125	- 55		125	°c
temperature, TA		TLC540I, TLC541I	-40		85	-40		85	7 "

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all "1"s (11111111), while input voltages less than that applied to REF- convert as all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
  - 3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.
  - 4. This is the time required for the clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



# TLC540M, TLC540I, TLC541M, TLC541I Lincmos™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

electrical characteristics over recommended operating temperature range, VCC = VREF+ = 4.75 V to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)}$  = 2.048 MHz for TLC540 or  $f_{CLK(I/O)}$  = 1.1 MHz for TLC541

PARAMETER			TEST CO	MIN TYP <sup>†</sup>	MAX	UNIT	
Voн	High-level output volta	ge (pin 16)	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = 360 μA	2.4		V
VOL	Low-level output volta	ge	$V_{CC} = 4.75 V$ ,	I <sub>OL</sub> = 1.6 mA		0.4	V
l	Off-state (high-impeda	nce state)	$V_O = V_{CC}$	CS at V <sub>CC</sub>		10	μΑ
loz	output current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>		- 10	] #A
ΊΗ	High-level input curren	t	VI = VCC		0.005	2.5	μΑ
կլ	Low-level input curren	t	V <sub>1</sub> = 0		-0.005	-2.5	μΑ
ICC Operating supply		nt	CS at 0 V		1.2	2.5	mA
			Selected channel at V <sub>CC</sub> ,		0.4	1	
	Colooted abannal laste		Unselected channe	0.4	'	۸ ا	
Selected channel leakage current			Selected channel at 0 V, Unselected channel at V <sub>CC</sub>		-0.4	-1	μΑ
					-0.4	-1	
ICC + IF	+ IREF Supply and reference current		V <sub>REF+</sub> = V <sub>CC</sub> ,	CS at 0 V	1.3	3	mA
C.		Analog inputs			7	55	
Ci	Input capacitance	Control inputs			5	15	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.




# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS


operating characteristics over recommended operating free-air temperature range,  $VCC = VREF_+ = 4.75 V$  to 5.5 V, fCLK(I/O) = 2.048 MHz for TLC540 or 1.1 MHz for TLC541, fCLK(SYS) = 4 MHz for TLC540 or 2.1 MHz for TLC541.

PARAMETER		TEST CONDITIONS		TLC540	TLC541			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	MIN	TYP	MAX	UNIT
	Linearity error	See Note 5		±0.5			±0.5	LSB
	Zero error	See Notes 2 and 6		±0.5			±0.5	LSB
	Full-scale error	See Notes 2 and 6	Í	±0.5			±0.5	LSB
	Total unadjusted error	See Note 7		±0.5			±0.5	LSB
	Self-test output code	Input A11 address = 1011	01111101	10000011	01111101		10000011	
	Seir-test output code	(See Note 8)	(125)	(131)	(125)		(131)	
tconv	Conversion time	See Operating Sequence		9		-	17	μS
	Total access and conversion time	See Operating Sequence		13.3			25	μS
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence		4			4	I/O clock cycles
t <sub>V</sub>	Time output data remains valid after I/O clock↓		10		10			ns
t <sub>d</sub>	Delay time, I/O clock↓ to data output valid	See Parameter		300			400	ns
t <sub>en</sub>	Output enable time	See Parameter  Measurement		150			150	ns
<sup>t</sup> dis	Output disable time			150			150	ns
t <sub>r(bus)</sub>	Data bus rise time	Information		300			300	ns
t <sub>f</sub> (bus)	Data bus fall time			300			300	ns


- NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all "1"s (111111111), while input voltages less than that applied to REF- convert to all"0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
  - 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
  - Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 111111111 and the converted for full-scale input voltage.
  - 7. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
  - 8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.

#### PARAMETER MEASUREMENT INFORMATION





**VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES** 



NOTES: A.  $C_L = 50$  pF for TLC540 and 100 pF for TLC541.

- B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



# TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

#### principles of operation

The TLC540 and TLC541 are each complete data acquisition systems on a single chip. They include such functions as analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs [two clocks, chip select  $(\overline{CS})$ , and address]. These control inputs and a TTL-compatible 3-state output are intended for serial communications with a microprocessor or microcomputer. With judicious interface timing, with TLC540 a conversion can be completed in 9 microseconds, while complete input-conversion-output cycles can be repeated every 13 microseconds. With TLC541 a conversion can be completed in 17 microseconds, while complete input-conversion-output cycles are repeated every 25 microseconds. Furthermore, this fast conversion can be executed on any of 11 inputs or its built-in "self-test," and in any order desired by the controlling processor.

The System and I/O Clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System Clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O Clock. The System Clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the Data Output pin is in a three-state condition and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{\text{CS}}$  pin, to share a control logic point with their counterpart pins on additional A/D devices when additional TLC540/541 devices are used. In this way, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1. CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of the System Clock after a low CS transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result will automatically appear on the Data Out pin.
- 2. A new positive-logic multiplexer address is shifted in on the first four rising edges of the I/O Clock. The MSB of the address is shifted in first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Three clock cycles are then applied to the I/O pin and the sixth, seventh, and eighth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final eighth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 System Clock cycles. After this final I/O Clock cycle, CS must go high or the I/O Clock must remain low for at least 36 System Clock cycles to allow for the conversion function.

 $\overline{\text{CS}}$  can be kept low during periods of multiple conversion. When keeping  $\overline{\text{CS}}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{\text{CS}}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{\text{CS}}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 System Clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



#### principles of operation (continued)

It is possible to connect the System and I/O Clock pins together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O Clock. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
- 2. The device will recognize a  $\overline{CS}$  low transition only when the  $\overline{CS}$  input changes and subsequently the System Clock pin receives two positive edges and then a negative edge. For this reason, after a  $\overline{CS}$  negative edge, the first two clock cycles will not shift in the address because a low  $\overline{CS}$  must be recognized before the I/O Clock can shift in an analog channel address. Also, upon shifting in the address,  $\overline{CS}$  must be raised after the sixth I/O Clock pulse that has been recognized by the device, so that a  $\overline{CS}$  low level will be recognized upon the lowering of the eighth I/O Clock signal that is recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O Clock pulses and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth I/O Clock cycle, the hold function is not initiated until the negative edge of the eighth I/O Clock cycle. Thus, the control circuitry can leave the I/O Clock signal in its high state during the eighth I/O Clock cycle until the moment at which the analog signal must be converted. The TLC540/TLC541 will continue sampling the analog input until the eighth falling edge of the I/O Clock. The control circuitry or software will then immediately lower the I/O Clock signal and hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.



D2799, SEPTEMBER 1986

	•	LinCMOS™	Technology
--	---	----------	------------

- 8-Bit Resolution A/D Converter
- On-Chip 6-Channel Analog Multiplexer
- **Built-In Self-Test Mode**
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- **End-of-Conversion Output**
- Conversion Time . . . 17 µs Max
- Internal System Clock . . . 4 MHz Typ
- Low Power Consumption . . . 6 mW Typ
- **Total Access and Conversion Cycles:**

TLC543 . . . 45,500 c/s Min TLC544 . . . 40,000 c/s Min

#### D. J. OR N PACKAGE (TOP VIEW) A0 | 1 | U14 | Vnn A1 ∏2 13 REF + A2 🛮 3 12 TEOC АЗ П₄ 11 ADDRESS IN 10 I/O CLOCK А4 ∏5 REF - ∏6 9 DATA OUT GND □7 8 \( \overline{CS}

#### description

The TLC543 and TLC544 are LinCMOS™ A/D peripherals built around an 8-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control lines that include I/O Clock, Chip Select (CS), Address Input, and End-of-Conversion Output (EOC). A 4-megahertz on-chip system clock and simultaneous read/write operations permit high-speed data transfer and minimum sample rates of 45,500 cycles per second for TLC543 and 40,000 cycles for the TLC544. In addition to the high-speed converter and versatile control logic, there is an on-chip 6-channel analog multiplexer that can be used to sample any one of five inputs or an internal "self-test" voltage and a sample-and-hold that can operate automatically or under processor control.


The converters incorporated in the TLC543 and TLC544 feature differential high-impedance reference inputs that permit ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noise.

A totally switched-capacitor design allows guaranteed low-error (±0.5 LSB) conversion in 17 microseconds maximum for the TLC543 and the TLC544 over the full operating temperature range. The TLC543M and TLC544M are characterized for operation over the full military temperature range of -55°C to 125°C. The TLC543I and TLC544I are characterized for operation from -40°C to 85°C.


LinCMOS is a trademark of Texas Instruments Incorporated



functional block diagram



#### operating sequence



- NOTES: A. The conversion cycle, which requires 36 internal system clock periods, is initiated on the 8th falling edge of the I/O Clock after CS goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O clock must remain low for at least 36 system clock cycles to allow conversion to be completed.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O Clock falling edges.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three internal system clock cycles (1.4 μs at 2 MHz) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 6.5 V
Input voltage range (any input)
Output voltage range
Peak input current range (any input)
Peak total input current (all inputs)
Operating free-air temperature range: TLC543I, TLC544I
TLC543M, TLC544M – 55 °C to 125 °C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C

NOTE 1: All voltages are with respect to ground (GND pin) with REF - and GND wired together (unless otherwise noted).

#### recommended operating conditions

		TLC543				TLC544		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII	
Supply voltage, V <sub>CC</sub>		3	5	6	3	5	6	V	
Positive reference voltage, V <sub>REF+</sub> (see Note 2)			Vcc	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> +0.1	٧	
Negative reference voltage, VREF _ (see Note 2)			0	2.5	0.1	0	2.5	٧	
Differential reference voltage, V <sub>REF+</sub> - V <sub>REF-</sub> (see Note 2)			Vcc	V <sub>CC</sub> +0.2	1	Vcc	V <sub>CC</sub> +0.2	٧	
Analog input voltage (see Note 2)				Vcc	0		Vcc	٧	
High-level control input voltage, VIH (for VCC = 4.75 to 5.5 V)					2			٧	
Low-level control input voltage, V <sub>IL</sub> (for V <sub>CC</sub> = 4.75 to 5.5 V)				0.8			0.8	٧	
Input/Output clock frequency, fCLK(I/O)				2.048	0		1.1	MHz	
(for V <sub>CC</sub> = 4.75 to 5.5 V)				2.048	U		1.1	IVITIZ	
System clock frequency, f <sub>CLK(I/O)</sub> (for V <sub>CC</sub> = 4.75 to 5.5 V)				4			2.1	MHz	
Input/Output clock high, twH(I/O)					404			ns	
Input/Output clock low, twL(I/O)		200			404			ns	
1/0 alask to airion time ( Note 2)	f <sub>CLK(I/O)</sub> < 1.1 MHz			100			100		
I/O clock transition time (see Note 3)	fCLK(I/O) > 1.1 MHz			40				ns	
Duration of CS input high state during	conversion, t <sub>wH(CS)</sub>	17			17			μs	
Setup time, address bits at data input		200			400				
before I/O CLOCK↑, t <sub>su(A)</sub>					400			ns	
Hold time, address bits after I/O CLOCK1, th(A)		0			0			ns	
Setup time, $\overline{CS}$ low before clocking in first address bits, $t_{SU}(CS)$ (see Note 4)		1.4			1.4			μs	
Oncording for a six terms of the	TLC543M, TLC544M	- 55		125	- 55		125	°C	
Operating free-air temperature, TA	TLC543I, TLC544I	-40		85	-40		85	٠.	

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all "1"s (111111111) and input voltages less than that applied to REF- convert as all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, adjusted errors may increase as this differential reference voltage falls below 4.75 volts.
  - 3. This is the time required for the clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transitions as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.
  - 4. To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (1.4 μs at 2 MHz) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.

electrical characteristics over recommended operating temperature range, VCC = VREF+ = 4.75 V to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC543 or  $f_{CLK(I/O)} = 1.1 \text{ MHz}$  for TLC544

PARAMETER				TEST CONDIT	IONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage,  Data out, EOC			V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -360 μA	2.4			٧
Vol	Low-level output voltage			$V_{CC} = 4.75 V,$	I <sub>OL</sub> = 3.2 mA			0.4	V
VOL	Low-level output vi	Jitage	EOC	$V_{CC} = 4.75 V,$	I <sub>OL</sub> ≈ 1.6 mA			0.4	
loz	Off-state (high-impedance state)			$V_O = V_{CC}$	CS at V <sub>CC</sub>			10	μΑ
loz	output current			$V_0 = 0$ ,	CS at V <sub>CC</sub>			- 10	μΑ
ΊΗ	High-level input current			$V_{I} = V_{CC} + 0.3 V$			0.005	2.5	μΑ
I <sub>IL</sub>	Low-level input current			V <sub>I</sub> = 0		Γ.	-0.005	- 2.5	μΑ
Icc	Operating supply current			CS at 0 V			1.2	2	mA
1				Selected channel at V <sub>CC</sub> , Unselected channel at 0 V	See Figure 1		0.4	1	
lkg	Selected channel leakage current		urrent	Selected channel at 0 V, Unselected channel at V <sub>CC</sub>	See rigure 1		-0.4	-1	μΑ
IREF	Reference current			$V_{REF+} = V_{CC}$ , $\overline{CS}$ at 0 V			0.1	1	mA
C.	Innut conscitones	Analog	inputs			7		55	-E
Ci	Input capacitance	Contro	l inputs				5	15	pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. SELECTED CHANNEL LEAKAGE CURRENT

8-BIT ANALOG-TO-DIGITAL SERIAL

PERIPHERALS

CONTROL


## operating characteristics over recommended operating free-air temperature range, VCC = VREF+ = 4.75 to 5.5 V, fCLK(I/O) = 2.048 MHz for TLC543 or 1.1 MHz for TLC544

PARAMETER		TEST COMPLETIONS		TLC543			TLC544		
		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Linearity error	See Note 5			±0.5			±0.5	LSB
	Zero error	See Note 6			±0.5			±0.5	LSB
	Full-scale error	See Note 6			±0.5			±0.5	LSB
	Total unadjusted error	See Note 7			±0.5			±0.5	LSB
	Self-test output code	Input A5 address = 101 <sub>10</sub> ,	01111101		10000011	01111101		10000011	
	Sen-test output code	See Note 8	(125)		(131)	(125)		(131)	
tconv	Conversion time	See Operating Sequence		8	17		12	17	μS
t <sub>a+c</sub>	Total access and conversion time	See Operating Sequence		12	22		19	25	μS
									1/0
tacq	Channel acquisition time (sample cycle)	Sée Operating Sequence			4			4	clock
									cycles
	Time output data remains valid		10			10			ns
t <sub>v</sub>	after I/O clock↓		10			10			115
t <sub>d</sub>	Delay time, I/O clock↓ to data output valid				300			400	ns
t <sub>en</sub>	Output enable time				1.4			1.4	ns
t <sub>dis</sub>	Output disable time				150			150	ns
t <sub>r</sub> (bus)	Data bus and EOC rise time				300			300	ns
t <sub>f</sub> (bus)	Data bus and EOC fall time	See Figure 2			300			300	ns
tPHL(EOC)	Propagation delay, 8th I/O clock↓ to EOC				400			400	ns
•	Delay time, EOC to DATA OUT (MSB)			<b>–</b> 1			- 1		
td(EOC)	(see Note 9)			- 1			- 1		μS

NOTES: 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

- 6. Zero error is the difference between the output of an ideal and an actual A/D converter for zero input voltage; full-scale error is that same difference for fullscale input voltage.
- 7. Total unadjusted error comprises linearity, zero, and full-scale errors.
- 8. Both the input address and the output codes are expressed in positive logic. The A5 analog input signal is internally generated and is used for test purposes.
- 9. The EOC signal is output after 40 internal clock cycles, while the data is available after 36 internal clock cycles. Thus, the delay time, EOC to DATA OUT, is a negative value equal to four internal system clock cycles less internal propagation delays.

#### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS FOR EOC TIMING

NOTES: A. C<sub>L</sub> = 50 pF for TLC543 and 100 pF for TLC544.

- B. ten = tpzH or tpzL, tdis = tpHz or tpLz.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 2. OPERATING CHARACTERISTICS



#### PRINCIPLES OF OPERATION

#### introduction

TLC543 and TLC544 are each complete data acquisition systems on a single chip. They include the functions of analog multiplexer, sample and hold, 8-bit A/D converter, data and control registers, and control logic. Flexible serial communication is achieved with a microprocessor or microcomputer using a TTL-compatible three-state Data Out and four control lines: Chip Select (CS), I/O Clock, Address Input, and End of Conversion (EOC) output.

To maximize access speed, the device simultaneously writes the previous conversion result, reads a new multiplexer address, and acquires the analog signal. This is followed by the A/D conversion, whose end is signalled by EOC output going high. These Total Access and Conversion Cycles are completed in a minimum of  $22 \mu s$  for the TLC543 and  $25 \mu s$  for the TLC544. Conversion can take place, in any order, on the five analog inputs or the built-in self-test system.

The system clock, which drives the control logic and the switched-capacitor successive approximation A/D converter, is internal to the device and typically runs at a frequency of 4 MHz. This internal system clock runs independently and there are no required phase or frequency relationships with other signals.

#### digital interface

The I/O clock controls the acquisition of the analog signal as well as all serial data communications between the TLC543 or TLC544 and the host processor. This I/O clock from the host consists of a burst of eight pulses separated by the conversion time. Timing may be achieved by chip select  $(\overline{CS})$  synchronously gating a continuous I/O clock or directly from the host with  $\overline{CS}$  held low continuously.

With  $\overline{CS}$  high, Data Out is in a high-impedance condition with the Address Input and I/O clock input disabled. This feature allows the interface pins, with the exception of  $\overline{CS}$  and EOC, to share a common bus with additional TLC543 or TLC544 devices or other members of the TLC543/544 family of devices.

#### typical operating sequence

Consider an access and conversion sequence where  $\overline{CS}$  is being used:  $\overline{CS}$  is brought low and recognized after the time out of the noise-rejection circuitry. The MSB of the previous conversion result appears at Data Out, whose three-state output is enabled. The MSB of the new multiplexer address should be present at the Address Input to conform with the setup time,  $t_{SU}(A)$ , requirements before the first rising edge of the I/O clock. The multiplexer address is shifted in on the first three rising edges of the I/O clock.

The first seven falling edges of I/O CLOCK shift out the remaining seven bits of the previous conversion on DATA OUT. The eighth I/O clock falling edge returns the MSB to the Data Out. Optimum serial transfer takes place with the bit streams being read on the rising edges of the I/O clock for the respective devices and Data Out and Address In lines.

At the fourth falling edge of the I/O clock, the on-chip sample and hold begins to acquire the newly addressed analog input and continues until the eighth (and final) falling edge. A hold function is initiated by the eighth I/O clock pulse falling edge. If it is desired to start the conversion at a specific point in time (or lengthen the acquisition time), the host processor may leave the eighth I/O clock pulse in the high state until the moment at which the analog signal must be sampled. After bringing the eighth I/O pulse low, the A/D function is performed in the next 36 internal system clock cycles.

In applications where  $\overline{CS}$  is held low continuously, the bursts of eight I/O clock pulses should be timed to be at least  $t_{CONV}$  apart.



## **CS** input

To minimize bus contention caused by noise enabling the three-state Data Out, when the  $\overline{CS}$  input is brought low the device waits for two rising edges and a falling edge of the internal system clock before recognizing the  $\overline{CS}$  transition. Hence, the setup time  $t_{SU}(CS)$  should be observed when using the  $\overline{CS}$  input. This applies also to a  $\overline{CS}$  high-to-low transition, except for disabling of DATA OUT, which goes into a high-impedance state immediately within the  $t_{dis}$  specification (see Figure 3). If this interruption of  $\overline{CS}$  in the low state is less than 1.5 internal system clock cycles, and hence not recognized, DATA OUT will be immediately enabled with the return of  $\overline{CS}$  to the low state. DATA OUT becomes enabled after a  $\overline{CS}$  high-to-low transition in time  $t_{en}$  (equivalent to  $t_{SU}(CS)$  for this device, see Figure 3).

CS can be brought high during a conversion without affecting the ongoing conversion but must remain high until the end of conversion. Otherwise, a CS falling edge will cause a reset condition that will abort the conversion in progress. When a new access cycle is started, the previous conversion result will be output.

A new conversion may be restarted by toggling  $\overline{CS}$  high-to-low at least  $t_{SU}(CS)$  before the eighth falling edge of the I/O clock. The ongoing access cycle will be aborted. Again, when a new access cycle is started, the previous conversion result will be output.

## end of conversion output (EOC)

EOC goes low a propagation delay time  $t_{PHL(EOC)}$  after the 8th falling edge of the I/O clock, and goes high when conversion is complete. At this time the MSB is available at Data Out; however, if  $\overline{CS}$  is high it will be necessary to bring  $\overline{CS}$  low and wait for the  $\overline{CS}$  recognition time before Data Out is available, since Data Out is in a high-impedance state when  $\overline{CS}$  is high. Delay time  $t_{d(EOC)}$  of EOC to Data Out is a negative value of 4 internal system clock cycles less internal propagation delay, because the EOC signal is output after 40 internal system clock cycles whereas conversion is complete with data available after 36 cycles.



N DUAL-IN-LINE PACKAGE
(TOP VIEW)

- LinCMOS™ Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 20-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- Timing and Control Signals Compatible with 8-Bit TLC540 and 10-Bit TLC1540 A/D Converter Families

TYPICAL PERFORMANCE	TL545	TL546
Channel Acquisition Time	1.5 μs	2.7 μs
Conversion Time	9 μs	17 μs
Sampling Rate	76 × 10 <sup>3</sup>	40 × 10 <sup>3</sup>
Power Dissipation	6 mW	6 mW


## description

The TLC545 and TLC546 are LinCMOS™ A/D peripherals built around an 8-bit switchedcapacitor successive-approximation A/D converter. They are designed for serial interface to a microprocesor or peripheral via a three-state output with up to four control inputs (including independent System Clock, I/O Clock, Chip Select (CS), and Address Input]. A 4-megahertz system clock for the TLC545 and a 2.1-megahertz system clock for the TLC546 with a design that includes simultaneous read/write operation allow high-speed data transfers and sample rates of up to 76,923 samples per second for the TLC545, and 40,000 samples per second for the TLC546. In addition to the high-speed converter and versatile control logic, there is an on-chip 20-channel analog multiplexer that can be used to sample any one of 19 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control.

The converters incorporated in the TLC545 and TLC546 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows guaranteed low-error (±0.5 LSB) conversion in 9 microseconds for

INPUT AO 1 U28 VCC INPUT A1 ∏2 27 SYSTEM CLOCK INPUT A2 13 26 1/0 CLOCK INPUT A3 14 25 ADDRESS INPUT 24 DATA OUT INPUT A4 15 INPUT A5 TIG 23 T CS INPUT A6 17 22 REF + 21 REF -INPUT A7 18 INPUT A8 19 20 INPUT A18 INPUT A9 ∏10 19 NPUT A17 INPUT A10 ☐11 18 NPUT A16 INPUT A11 ☐12 17 INPUT A15 INPUT A12 ☐13 16 INPUT A14 GND T14 15 NPUT A13

FN CHIP CARRIER PACKAGE
(TOP VIEW)




LinCMOS is a trademark of Texas Instruments Incorporated

Texas Instruments


the TLC545, and 17 microseconds for the TLC546 over the full operating temperature range. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The TLC545M and the TLC546M are characterized for operation from  $-55\,^{\circ}$ C to 125 $^{\circ}$ C. The TLC545I and the TLC546I are characterized for operation from  $-40\,^{\circ}$ C to  $85\,^{\circ}$ C.

#### functional block diagram



operating sequence



- MSB LSB MSB MSB LSB MSB MSB LSB MSB

  (See Note B)

  NOTES: A. The conversion cycle, which requires 36 system clock periods, is initiated with the 8th I/O clock↓ after CS↓ for the channel
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after  $\overline{\text{CS}}$  is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O clock falling edges.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three system clock cycles (or less) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range (any input)
Output voltage range
Peak input current range (any input)
Peak total input current (all inputs)
Operating free-air temperature range: TLC545I, TLC546I
TLC545M, TLC546M
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260°C
Case temperature for 10 seconds: FN package

NOTE 1: All voltage values are with respect to network ground terminal.

whose address exists in memory at that time.

### recommended operating conditions

			TLC545				TLC54	3	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V <sub>CC</sub>			4.75	5	5.5	4.75	-5	5.5	V
Positive reference volt	age, V <sub>REF+</sub>	(see Note 2)	2.5	Vcc	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref</sub> (see Note 2)			-0.1	0	V <sub>CC</sub> -2.5	-0.1	0	V <sub>CC</sub> - 2.5	V
Differential reference voltage, V <sub>REF+</sub> - V <sub>REF-</sub> (see Note 2)		1	Vcc	V <sub>CC</sub> +0.2	1	Vcc	V <sub>CC</sub> +0.2	V	
Analog input voltage (see Note 2)		0		Vcc	0		Vcc	V	
High-level control input voltage, VIH		2			2			V	
Low-level control input voltage, VIL					0.8			0.8	V
Setup time, address bits at data input before I/O CLK1, t <sub>SU(A)</sub>		200			400			ns	
Address hold time, th		0			0			ns	
Setup time, $\overline{\text{CS}}$ low before clocking in first address bit, $t_{\text{SU}(\text{CS})}$ (see Note 3)		3			3			System clock cycles	
Chip select high during conversion, twH(CS)		36			36			System clock cycles	
Input/Output clock fre	quency, fCLK	(I/O)	0		2.048	0		1.1	MHz
System clock frequence			fCLK(I/O)		4	fCLK(I/O	)	2.1	MHz
System clock high, tw		,	110			210			ns
System clock low, tw	L(SYS)		100			190			ns
Input/Output clock hig	h, twH(I/O)		200			404			ns
Input/Output clock lov			200			404			ns
	1	fCLK(SYS) ≤ 1048 kHz			30			30	T
Clock transition time	System	fCLK(SYS) > 1048 kHz			20			20	ns
(see Note 4)		f <sub>CLK(I/O)</sub> ≤ 525 kHz			100			100	
	1/0	f <sub>CLK(I/O)</sub> > 525 kHz			40			40	ns
- · · · ·	. –	TLC545M, TLC546M	- 55		125	- 55		125	1
Operating free-air tem	perature, TA	TLC545I, TLC546I	-40		85	-40		85	°C

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all "1"s (111111111), while input voltages less than that applied to REF- convert as all "0"s (00000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, total unadjusted errors may increase as this differential reference voltage falls below 4.75 volts.
  - 3. To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge or rising edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.
  - 4. This is the time required for the clock input signal to fall from V<sub>|H</sub> min to V<sub>|L</sub> max or to rise from V<sub>|L</sub> max to V<sub>|H</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

## ADVANCE INFORMATION

## TLC545M, TLC545I, TLC546M, TLC546I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 19 INPUTS

electrical characteristics over recommended operating temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC545 or  $f_{CLK(I/O)} = 1.1 \text{ MHz}$  for TLC546

PARAMETER			TEST CO	MIN	TYP <sup>†</sup>	MAX	UNIT	
Vон	High-level output vo	Itage (pin 24)	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -360 \mu A$	2.4			V
VOL	Low-level output vol	tage	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 3.2 \text{ mA}$			0.4	V
lo-	Off-state (high-imper	dance state)	VO = VCC,	CS at V <sub>CC</sub>			10	_
loz	output current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>			- 10	μА
ΊΗ	High-level input curr	ent	VI = VCC			0.005	2.5	μΑ
I <sub>I</sub> L	Low-level input curre	ent	V <sub>I</sub> = 0		_	- 0.005	- 2.5	μΑ
lcc	Operating supply cu	rrent	CS at 0 V			1.2	2.5	mA
			Selected channel a Unselected channe		0.4	1		
Selected channel leakage current			Selected channel a Unselected channe		-	-0.4	- 1	μΑ
ICC + IREF Supply and reference current			V <sub>REF +</sub> = V <sub>CC</sub> ,	CS at 0 V		1.3	3	mA
Ci	Input capacitance	Analog inputs				7	55	pF
G <sub>I</sub>	пірит сараспансе	Control inputs				5	15	] Pr

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.


operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V, fCLK(I/O) = 2.048 MHz for TLC545 or 1.1 MHz for TLC546, fCLK(SYS) = 4 MHz for TLC545 or 2.1 MHz for TLC546


	DADAMETED	TECT CONDITIONS	1	rLC545	Т	UNIT	
	PARAMETER	TEST CONDITIONS	MIN TYP MAX		MIN	TYP MAX	UNII
	Linearity error	See Note 5		±0.5		± 0.5	LSB
	Zero error	See Note 6		± 0.5		±0.5	LSB
	Full-scale error	See Note 6		±0.5		±0.5	LSB
	Total unadjusted error	See Note 7		±0.5		±0.5	LSB
	C-16 44 44	Input A19 address = 10011	01111101	10000011	01111101	10000011	
	Self-test output code	(See Note 8)	(125)	(131)	(125)	(131)	
t <sub>conv</sub>	Conversion time	See Operating Sequence		9		17	μs
	Total access and conversion time	See Operating Sequence		13		25	μs
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence		3		3	I/O clock cycles
t <sub>V</sub>	Time output data remains valid after I/O clock↓		10		10		ns
t <sub>d</sub>	Delay time, I/O clock↓ to data output valid	0 0		300		400	ns
t <sub>en</sub>	Output enable time	See Parameter		150		150	ns
tdis	Output disable time	Measurement		150		150	ns
t <sub>r(bus)</sub>	Data bus rise time	Information		300		300	ns
tf(bus)	Data bus fall time	-		300		300	ns

- NOTES: 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
  - Zero error is the difference between 0000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted for full-scale input voltage.
    - 7. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
    - 8. Both the input address and the output codes are expressed in positive logic. The A19 analog input signal is internally generated and is used for test purposes.



## PARAMETER MEASUREMENT INFORMATION





NOTES: A.  $C_L = 50$  pF for TLC545 and 100 pF for TLC546

- B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

## principles of operation

The TLC545 and TLC546 are both complete data acquisition systems on single chips. Each includes such functions as system clock, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; Chip Select ( $\overline{\text{CS}}$ ), Address Input, I/O clock, and System clock. These control inputs and a TTL-compatible 3-state output facilitate serial communications with a microprocessor or microcomputer. The TLC545 and TLC546 can complete conversions in a maximum of 9 and 17 microseconds respectively, while complete input-conversion-output cycles can be repeated at a miximum of 13 and 25 microseconds, respectively.

The System and I/O clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O clock. The System clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the Data Output pin is in a high-impedance condition, and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{\text{CS}}$ , to share a control logic point with their counterpart pins on additional A/D devices when additional TLC545/TLC546 devices are used. Thus, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits
  for two rising edges and then a falling edge of the System clock after a CS transition before the
  transition is recognized. The MSB of the previous conversion result will automatically appear on
  the Data Out pin.
- 2. A new positive-logic multiplexer address is shifted in on the first five rising edges of the I/O clock. The MSB of the address is shifted in first. The negative edges of these five I/O clocks shift out the 2nd, 3rd, 4th, 5th, and 6th most significant bits of the previous conversion result. The on-chip sample-and hold begins sampling the newly addressed analog input after the 5th falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Two clock cycles are then applied to the I/O pin and the 7th and 8th conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final 8th clock cycle is applied to the I/O clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 system clock cycles. After this final I/O clock cycle, CS must go high or the I/O clock must remain low for at least 36 system clock cycles to allow for the conversion function.

 $\overline{\text{CS}}$  can be kept low during periods of multiple conversion. When keeping  $\overline{\text{CS}}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{\text{CS}}$  is taken high, it must remain high until the end of conversion. Otherwise, a valid falling edge of  $\overline{\text{CS}}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



It is possible to connect the system and I/O clocks together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O clock. When the  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
- 2. The device will recognize a \$\overline{\sigma}\$ transition only when the \$\overline{\sigma}\$ input changes and subsequently the system clock pin receives two positive edges and then a negative edge. For this reason, after a \$\overline{\sigma}\$ negative edge, the first two clock cycles will not shift in the address because a low \$\overline{\sigma}\$ must be recognized before the I/O clock can shift in an analog channel address. Also, upon shifting in the address, \$\overline{\sigma}\$ smust be raised after the 6th I/O clock, which has been recognized by the device, so that a \$\overline{\sigma}\$ low level will be recognized upon the lowering of the 8th I/O clock signal recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O clocks and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the 5th I/O clock cycle, the hold function is not initiated until the negative edge of the 8th I/O clock cycle. Thus, the control circuitry can leave the I/O clock signal in its high state during the 8th I/O clock cycle, until the moment at which the analog signal must be converted. The TLC545/546 will continue sampling the analog input until the 8th falling edge of the I/O clock. The control circuitry or software must then immediately lower the I/O clock signal to initiate the hold function at the desired point in time and to start conversion.

Detailed information on interfacing to most popular microprocesors is readily available from the factory.



## TLC548, TLC549 LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERAL WITH SERIAL CONTROL

TLC548M, TLC549M . . . D OR P PACKAGE TLC548I, TLC549I . . . D OR P PACKAGE

TLC548C, TLC549C . . . D PACKAGE

(TOP VIEW)

REF+∏1 C

REF - 13

GND∏4

ANALOG IN □2

D2816, NOVEMBER 1983-REVISED JULY 1986

8 TVCC

5 Tics

7 1/O CLOCK

6Прата оит

- LinCMOSTM Technology
- Microprocessor Peripheral or Stand-Alone Operation
- 8-Bit Resolution A/D Converter
- Differential Reference Input Voltages
- Conversion Time . . . 17 µs Max
- Total Access and Conversion Cycles Per Second TLC548 . . . up to 45,500 TLC549 . . . up to 40,000
- On-Chip Software-Controllable Sample-and-Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- 4-MHz Typical Internal System Clock
- Wide Supply Range . . . 3 V to 6 V
- Low Power Consumption . . . 6 mW Tvp
- Ideal for Cost-Effective, High-Performance Applications Including Battery-Operated Portable Instrumentation
- Pinout and Control Signals Compatible with the TLC540 and TLC545 8-Bit A/D Converters and with the TLC1540 10-Bit A/D Converter

#### description

The TLC548 and TLC549 are LinCMOS™ A/D peripheral integrated circuits built around an 8-bit switchedcapacitor successive-approximation ADC. They are designed for serial interface with a microprocessor or peripheral through a 3-state data output and an analog input. The TLC548 and TLC549 use only the Input/Output Clock (I/O Clock) input along with the Chip Select (CS) input for data control. The maximum I/O clock input frequency of the TLC548 is guaranteed up to 2.048 megahertz, and the I/O clock input frequency of the TLC549 is guaranteed to 1.1 megahertz. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC541 devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 megahertz and requires no external components. The on-chip system clock allows internal device operation to proceed independently of serial input/output data timing and permits manipulation of the TLC548 and TLC549 as desired for a wide range of software and hardware requirements. The I/O Clock together with the internal system clock allow high-speed data transfer and conversion rates of 45,500 conversions per second for the TLC548, and 40,000 conversions per second for the TLC549.


Additional TLC548 and TLC549 features include versatile control logic, an on-chip sample-and-hold circuit that can operate automatically or under microprocessor control, and a high-speed converter with differential high-impedance reference voltage inputs that ease ratiometric conversion, scaling, and circuit isolation from logic and supply noises. Design of the totally switched-capacitor successive-approximation converter circuit allows conversion with a maximum total error of ±0.5 least significant bit (LSB) in less than 17 microseconds.

The TLC548M and TLC549M are available in the D or P plastic package and are characterized for operation over the temperature range of -55°C to 125°C. The TLC548I and TLC549I are characterized for operation from -40°C to 85°C. The TLC548C and TLC549C are characterized for operation from 0°C to 70°C.


LinCMOS is a trademark of Texas Instruments.



#### functional block diagram



#### operating sequence



- NOTES: A. The conversion cycle, which requires 36 internal system clock periods (17  $\mu$ s maximum), is initiated with the 8th I/O clock pulse trailing edge after  $\overline{CS}$  goes low for the channel whose address exists in memory at the time.
  - B. The most significant bit (A7) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O clock falling edges. B7-B0 will follow in the same manner.

## TLC548, TLC549 LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERAL WITH SERIAL CONTROL

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range at any input
Output voltage range
Peak input current range (any input)
Peak total input current range (all inputs)
Operating free-air temperature range (see Note 2): TLC548M, TLC549M55°C to 125°C
TLC548I, TLC549I 40°C to 85°C
TLC548C, TLC549C 0°C to 70°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. All voltage values are with respect to the network ground terminal with the REF – and GND terminal pins connected together, unless otherwise noted.

2. The D package is not guaranteed below -40 °C.

#### recommended operating conditions

			TLC548			TLC549		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			5	6	3	5	6	V
Positive reference voltage, V <sub>REF+</sub> (see Note 3)			V <sub>CC</sub> V	CC+0.1	2.5	V <sub>CC</sub> V	CC+0.1	V
Negative reference voltage, VREF - (s	ee Note 3)	-0.1	0	2.5	-0.1	0	2.5	V
Differential reference voltage, VREF+	, V <sub>REF</sub> (see Note 3)	1	V <sub>CC</sub> V	CC + 0.2	1	V <sub>CC</sub> V	CC+0.2	٧
Analog input voltage (see Note 3)		0		Vcc	0		Vcc	V
High-level control input voltage, VIH (for VCC = 4.75 V to 5.5 V)					2			V
Low-level control input voltage, V <sub>IL</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)				0.8			0.8	V
Input/output clock frequency, f <sub>CLK(I/O)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)				2.048	0		1.1	MHz
Input/output clock high, t <sub>w</sub> H(I/O) (for V <sub>CC</sub> = 4.75 V to 5.5 V)		200			404			ns
Input/output clock low, twL(I/O) (for \	/ <sub>CC</sub> = 4.75 V to 5.5 V)	200			404			ns
Input/output clock transition time, $t_{t(l)}$ (for $V_{CC} = 4.75 \text{ V}$ to 5.5 V)	(O) (see Note 4)			100			100	ns
Duration of $\overline{\text{CS}}$ input high state during conversion, $t_{\text{WH(CS)}}$ (for V <sub>CC</sub> = 4.75 V to 5.5 V)					17			μs
Setup time, CS low before first I/O cle	ock, t <sub>su(CS)</sub>							١.
(for V <sub>CC</sub> = 4.75 V to 5.5 V) (see Note 5)					1.4			μS
	TLC548M, TLC549M	- 55		125	- 55		125	
Operating free-air temperature, TA	TLC5481, TLC5491	-40		85	-40		85	°C
	TLC548C, TLC549C	0		70	0		70	

NOTES: 3. Analog input voltages greater than that applied to REF+ convert to all ones (11111111), while input voltages less than that applied to REF - convert to all zeros (00000000). For proper operation, the positive reference voltage V<sub>REF+</sub>, must be at least 1 volt greater than the negative reference voltage V<sub>REF-</sub>. In addition, unadjusted errors may increase as the differential reference voltage V<sub>REF+</sub> - V<sub>REF-</sub> falls below 4.75 V.

- 4. This is the time required for the input/output clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications in which the sensor and the ADC are placed several feet away from the controlling microprocessor.
- 5. To minimize errors caused by noise at the \(\overline{\overline{CS}}\) input, the internal circuitry waits for two rising edges and one falling edge of internal system clock after \(\overline{CS}\) before responding to control input signals. This \(\overline{CS}\) set-up time is given by the ten and tsu(CS) specifications.



# TLC548, TLC549 LincMoSTM 8-BIT ANALOG-TO-DIGITAL PERIPHERAL WITH SERIAL CONTROL

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = V_{REF+} = 4.75 \text{ V}$  to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 \text{ MHz}$  for TLC548 or 1.1 MHz for TLC549

	PARAME	TER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output vo	Itage	$V_{CC} = 4.75 V,$	$I_{OH} = -360 \mu A$	2.4			V
VOL	Low-level output vol	tage	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 3.2 mA	1		0.4	V
loz	Off-state (high-imped	dance	V <sub>O</sub> = V <sub>CC</sub> ,	CS at V <sub>CC</sub>			10	v
102	state) output current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>			- 10	, v
lн	High-level input curre	ent, control inputs	VI = VCC			0.005	2.5	μΑ
IIL	Low-level input curre	ent, control inputs	V <sub>I</sub> = 0			-0.005	- 2.5	μΑ
lu v	Analog channel on-state input		Analog input at \	/cc		0.4	1	^
l(on)	current, during samp	le cycle	Analog input at (	V		-0.4	- 1	μΑ
lcc	Operating supply cur	rent	CS at 0 V			1.8	2.5	mA
ICC+IREF Supply and reference current		V <sub>REF+</sub> = V <sub>CC</sub>			1.9	3	mA	
Ci	Input capacitance	Analog inputs				7	55	pF
C) input capacitance		Control inputs				5	15	ÞΓ

operating characteritics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted), fCLK(I/O) = 2.048 MHz for TLC548 or 1.1 MHz for TLC549


	PARAMETER	TEST CONDITIONS		TLC548			TLC549		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
	Linearity error	See Note 6			±0.5			±0.5	LSB
	Zero error	See Note 7			±0.5			±0.5	LSB
	Full-scale error	See Note 7			±0.5			±0.5	LSB
	Total unadjusted error	See Note 8			±0.5			±0.5	LSB
t <sub>conv</sub>	Conversion time	See Operating Sequence		8	17		12	17	μs
	Total access and conversion time	See Operating Sequence		12	22		19	25	μS
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence			4			4	I/O clock cycles
t <sub>V</sub>	Time output data remains valid after I/O clock!		10			10			ns
t <sub>d</sub>	Delay time to data output valid	I/O clock↓			300			400	ns
t <sub>en</sub>	Output enable time				1.4			1.4	μS
tdis	Output disable time	See Parameter	1		150			150	ns
tr(bus)	Data bus rise time	Measurement Information			300			300	ns
tf(bus)	Data bus fall time				300			300	ns

 $<sup>^{\</sup>dagger}$ All typicals are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.


- NOTES: 6. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.
  - 7. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
  - 8. Total unadjusted error is the sum of linearity, zero, and full-scale errors.



#### PARAMETER MEASUREMENT INFORMATION



#### **VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES**



NOTES: A. C<sub>L</sub> = 50 pF for TLC548 and 100 pF for TLC549; C<sub>L</sub> includes jig capacitance.

- B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



#### PRINCIPLES OF OPERATION

The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an internal system clock, sample-and-hold, 8-bit A/D converter, data register, and control logic circuitry. For flexibility and access speed, there are two control inputs: I/O Clock and Chip Select (CS). These control inputs and a TTL-compatible three-state output facilitate serial communications with a microprocessor or minicomputer. A conversion can be completed in 17 microseconds or less, while complete input-conversion-output cycles can be repeated in 22 microseconds for the TLC548 and in 25 microseconds for the TLC549.

The internal system clock and I/O clock are used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Due to this independence and the internal generation of the system clock, the control hardware and software need only be concerned with reading the previous conversion result and starting the conversion by using the I/O clock. In this manner, the internal system clock drives the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the data output pin is in a high-impedance condition and the I/O clock pin is disabled. This  $\overline{\text{CS}}$  control function allows the I/O clock pin to share the same control logic point with its counterpart pin when additional TLC548 and TLC549 devices are used. This also serves to minimize the required control logic pins when using multiple TLC548 and TLC549 devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1. \overline{\overlin
- 2. The falling edges of the first four I/O clock cycles shift out the 2nd, 3rd, 4th, and 5th most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the analog input after the 4th high-to-low transition of the I/O Clock. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Three more I/O clock cycles are then applied to the I/O pin and the 6th, 7th, and 8th conversion bits are shifted out on the falling edges of these clock cycles.
- 4. The final, (the 8th), clock cycle is applied to the I/O clock pin. The on-chip sample-and-hold begins the hold function upon the high-to-low transition of this clock cycle. The hold function will continue for the next four internal system clock cycles, after which the holding function terminates and the conversion is performed during the next 32 system clock cycles, giving a total of 36 cycles. After the 8th I/O clock cycle,  $\overline{CS}$  must go high or the I/O clock must remain low for at least 36 internal system clock cycles to allow for the completion of the hold and conversion functions.  $\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. If  $\overline{CS}$  is taken high, it must remain high until the end of conversion. Otherwise, a valid high-to-low transition of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 internal system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



#### PRINCIPLES OF OPERATION

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the high-to-low transition of the 4th I/O clock cycle, the hold function does not begin until the high-to-low transition of the 8th I/O clock cycle, which should occur at the moment when the analog signal must be converted. The TLC548 and TLC549 will continue sampling the analog input until the high-to-low transition of the 8th I/O clock pulse. The control circuitry or software will then immediately lower the I/O clock signal and start the holding function to hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to the most popular microprocessor is readily available from Texas Instruments.


D2982, FEBRUARY 1987

- ADVANCED LinCMOS™ Technology
- Self-Calibration Eliminates Expensive Trimming at Factory and Offset Adjustment in the Field
- 12-Bit Plus Sign Unipolar or Bit Bipolar
- ± ½ and ± 1 LSB Linearity Error in Unipolar Configuration
- 10 us Conversion Time (Mode 2) (clock = 2.6 MHz)20 µs Conversion Time (Mode 1) (clock = 2.6 MHz)
- Compatible with All Microprocessors
- True Differential Analog Voltage Inputs
- 0 to 5 V Analog Voltage Range with Single 5-V Supply (Unipolar Configuration)
- -5 V to 5 V Analog Voltage Range with ± 5-V Supplies (Bipolar Configuration)
- Low Power . . . 25 mW Maximum
- Replaces National Semiconductor ADC1205 and ADC1225 in Mode 1 Operation


#### description

The TLC1205 and TLC1225 converters are manufactured with Texas Instruments highly efficient ADVANCED LinCMOS™ technology. Either of the TLC1205 or TLC1225 CMOS analog-to digital converters can be operated as a unipolar or bipolar converter. A unipolar input (0 to 5 V) can be accommodated with a single

#### TLC1205 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### TLC1225 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




5-volt supply, while a bipolar input (-5 V to 5 V) requires the addition of a 5-volt negative supply. Conversion is performed via the successive-approximation method. The 24-pin TLC1205 outputs the converted data in two 8-bit bytes, while the TLC1225 outputs the converted data in a parallel word and interfaces directly to a 16-bit data bus. Negative numbers are given in the 2's complement data format. All digital signals are fully TTL and CMOS compatible.

These converters utilize a self-calibration technique by which seven of the internal capacitors in the capacitive ladder of the A/D conversion circuitry can be automatically or manually calibrated. If the converters are operated in Mode 1, one of the seven internal capacitors is calibrated during the first part of the conversion sequence. For example, one capacitor is calibrated during the first conversion. The next capacitor is calibrated during the second conversion. If the converters are operated in Mode 2, the internal capacitors are calibrated during a nonconversion, capacitor-calibrate cycle in which all seven of the internal capacitors are calibrated at the same time. A Mode 2 conversion requires only 10 μs (2.6 MHz clock) after the nonconversion, capacitor-calibrating cycle has been completed. The calibration or conversion cycle may be initiated at any time by issuing the proper address to the data bus. The self-calibrating techniques eliminate the need for expensive trimming of thin-film resistors at the factory and provide excellent performance at low cost.

ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated



functional block diagram



In Mode 1, these converters are replacements for National Semiconductor ADC1205 and ADC1225 integrated circuits. The Mode 1 conversion time for guaranteed accuracy is 51 clock cycles. In the Mode 2 operation, these devices are no longer true replacements. However, the Mode 2 conversion time for guaranteed accuracy is only 26 clock cycles.

The TLC1205AM, TLC1205BM, TLC1225AM, and TLC1225BM are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to  $125\,^{\circ}$ C. The TLC1205AI, TLC1205BI, TLC1225AI, and TLC1225BI are characterized for operation from  $-40\,^{\circ}$ C to  $85\,^{\circ}$ C.

#### operation description

#### calibration of comparator offset

The following actions are performed to calibrate the comparator offset:

1. The IN + and IN - inputs are internally shorted together in order that the comparator input is zero. A course comparator offset calibration is performed by storing the offset voltages of the interconnecting comparator stages on the coupling capacitors, which connect the interconnecting stages. Refer to Figure 1. The storage of offset voltages is accomplished by closing all switches and then opening switches A and A', then switches B and B', and then C and C'. This process continues until all interconnecting stages of the comparator are calibrated. After this action, some of the comparator offset still remains uncalibrated.




FIGURE 1

An A/D conversion is done on the remaining offset with the 8-bit calibration DACs and 8-bit SAR and the result is stored in the RAM.

#### capacitor calibration of the ADC's Capacitive Ladder

The following actions are performed to calibrate capacitors in the 13-bit DAC's, which comprise the ADC's capacitive ladder:

- 1. The IN+ and IN- inputs are internally disconnected from the 13-bit capacitive DACs.
- 2. The most-significant-bit (MSB) capacitor is tied to REF, while the rest of the ladder capacitors are tied to GND. The A/D conversion result for the remaining comparator offset, obtained in step 2 above, is retrieved from the RAM and is input to the 8-bit DACs.
- 3. Step 1 of the Calibration of Comparator Offset sequence is performed. The 8-bit DAC input is returned to zero and the remaining comparator offset is then subtracted. Thus, the comparator offset is completely corrected.
- 4. Now the MSB capacitor is tied to GND, while the rest of the ladder capacitors, C<sub>X</sub>, are tied to REF. An MSB capacitor voltage error (see Figure 2) on the comparator output will occur if the MSB capacitor does not equal the sum of the other capacitors in the capacitive ladder. This error voltage is converted to an 8-bit word from which a capacitor error is computed and stored in the RAM.
- 5. The capacitor voltage error for the next most significant capacitor is calibrated by keeping the MSB capacitor grounded and then performing the above Steps 1 4 while using the next most significant capacitor in lieu of the MSB capacitor. The seven most significant capacitors can be calibrated in this manner.




FIGURE 2

### analog-to-digital conversion

The following steps are performed in the analog-to-digital conversion process:

- Step 1 of the Calibration of Comparator Offset Sequence is performed. The A/D conversion result for the remaining comparator offset, which was obtained in Step 2 of the Calibration of Comparator Offset, is retrieved from the RAM and is input to the 8-bit DACs. Thus the comparator offset is completely corrected.
- 2. IN + and IN are sampled onto the 13-bit capacitive ladders.
- 3. The 13-bit analog-to-digital conversion is performed. As the successive-approximation conversion proceeds successively through the seven most significant capacitors, the error for each of these capacitors is recovered from the RAM and accumulated in a register. This register controls the 8-bit DACs so the total accumulated error for these capacitors is subtracted out during the conversion process.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, ANLG VCC -       -0.3 V to +15 V         Control and Clock input voltage range       -0.3 V to +15 V         Analog input (IN+, IN-) voltage range,       -0.3 V to ANLG VCC+ + 0.3 V         Neference voltage range, Vref       -0.3 V to ANLG VCC+ + 0.3 V         Mode select voltage range, VOS       -0.3 V to ANLG VCC+ + 0.3 V         Output voltage range       -0.3 V to DGTL VCC + 0.3 V         Input current (per pin)       ±5 mA         Input current (per package)       ±20 mA         Operating free-air temperature range:       -55°C to 125°C         TLC1205AM, TLC1205BM, TLC1225AM, TL1225BM       -55°C to 125°C         Storage temperature range       -40°C to 85°C         Storage temperature range       -65°C to 150°C         Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package       300°C	Supply voltage (ANLG VCC+ and DGTL VCC) (see Note 1)
Analog input (IN+, IN-) voltage range, $V_{I+} \text{ and } V_{I-} \dots \dots$	Supply voltage, ANLG V <sub>CC</sub> –
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Control and Clock input voltage range
Reference voltage range, $V_{ref}$ . $-0.3 \text{ V}$ to ANLG $V_{CC+} + 0.3 \text{ V}$ Mode select voltage range, VOS $-0.3 \text{ V}$ to ANLG $V_{CC+} + 0.3 \text{ V}$ Output voltage range $-0.3 \text{ V}$ to DGTL $V_{CC} + 0.3 \text{ V}$ Input current (per pin) $\pm 5 \text{ mA}$ Input current (per package) $\pm 20 \text{ mA}$ Operating free-air temperature range: $ TLC1205 \text{AM}, TLC1205 \text{BM}, TLC1225 \text{AM}, TL1225 \text{BM}                                    $	Analog input (IN+, IN-) voltage range,
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$V_{I+}$ and $V_{I-}$ ANLG $V_{CC+}$ + 0.3 V
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Reference voltage range, V <sub>ref</sub>
Input current (per pin)	Mode select voltage range, VOS0.3 V to ANLG V <sub>CC+</sub> + 0.3 V
Input current (per package)	Output voltage range
Operating free-air temperature range:         TLC1205AM, TLC1205BM, TLC1225AM, TL1225BM         -55°C to 125°C           TLC1205AI, TLC1205BI, TLC1225AI, TLC1225BI         -40°C to 85°C           Storage temperature range         -65°C to 150°C           Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package         300°C	Input current (per pin)
TLC1205AM, TLC1205BM, TLC1225AM, TL1225BM       -55°C to 125°C         TLC1205AI, TLC1205BI, TLC1225AI, TLC1225BI       -40°C to 85°C         Storage temperature range       -65°C to 150°C         Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package       300°C	Input current (per package)
TLC1205AI, TLC1205BI, TLC1225AI, TLC1225BI       -40 °C to 85 °C         Storage temperature range       -65 °C to 150 °C         Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package       300 °C	Operating free-air temperature range:
Storage temperature range65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package 300°C	TLC1205AM, TLC1205BM, TLC1225AM, TL1225BM
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package 300 °C	TLC1205AI, TLC1205BI, TLC1225AI, TLC1225BI
· · · · · · · · · · · · · · · · · · ·	Storage temperature range65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package 260°C	Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package 260 °C

Note 1: All analog voltages are referred to ANLG GND and all digital voltages are referred to DGTL GND.



#### recommended operating conditions

		MIN	MAX	UNIT	
	ANLG V <sub>CC+</sub>	4.5	6		
Supply voltage	ANLG V <sub>CC</sub> -	- 5.5	ANLG GND	7 v	
	DGTL V <sub>CC</sub>	4.5	6	1	
High-level input voltage, VIH, all digital	inputs except CLK IN	2		V	
$(V_{CC} = 4.75 \text{ V to } 5.25 \text{ V})$		2		\ \	
Low level input voltage, V <sub>IL</sub> , all digital i	nputs except CLK IN		0.8	V	
$(V_{CC} = 4.75 \text{ V to } 5.25 \text{ V})$			0.6	ľ	
Analog input voltage, V <sub>I+</sub> , V <sub>I-</sub>	Bipolar range	ANLG V <sub>CC</sub> - 0.05	ANLG V <sub>CC+</sub> + 0.05	v	
Analog input voltage, V +, V -	Unipolar range	ANLG GND - 0.05	ANLG V <sub>CC+</sub> + 0.05	ľ	
Clock input frequency, fclock		0.3	2.6	MHz	
Clock duty cycle		40%	60%		
Pulse duration, $\overline{\text{CS}}$ and $\overline{\text{WR}}$ both low, $\textbf{t}_{\text{W}}$	( <del>CS</del> ∙ <del>WR</del> )	350		ns	
Setup time before WR↑ or CS↑, t <sub>Su</sub>			100	ns	
Hold time after WR↑ or CS↑, th			20	ns	
	TLC1205AM, TLC1225AM	<b>– 55</b>	125		
Operating free-air temperature, T <sub>A</sub>	TLC1205BM, TLC1225BM	- 55	120	]	
operating nee-air temperature, 1A	TLC1205AI, TLC1225AI	40	0.5	°C	
	TLC1205Bi, TLC1225Bi	-40	85	i	

electrical characteristics over recommended operating free-air temperature range, ANLG  $V_{CC+} = DGTL \ V_{CC} = V_{ref} = 5 \ V$ , ANLG  $V_{CC-} = -5 \ V$  (for bipolar input range), ANLG  $V_{CC-} = ANLG \ GND$  (for unipolar input range) (unless otherwise noted) (see Note 1)

	PARAMETER	TEST CONDIT	rions	MIN	MAX	UNIT
Vau	High level output voltage	DGTL V <sub>CC</sub> = 4.75 V	$I_0 = -1.8 \text{ mA}$	2.4		V
Voн	High-level output voltage	DGTL VCC = 4.75 V	$I_O = -50 \mu A$	4.5		· ·
VOL	Low-level output voltage	DGTL $V_{CC} = 4.75 \text{ V}$ ,	I <sub>O</sub> = 8 mA		0.4	V
V <sub>T+</sub>	Clock positive-going threshold voltage			2.7	3.5	V
V <sub>T</sub>	Clock negative-going threshold voltage			1.4	2.1	٧
V.	Clock input hysteresis	V <sub>T+</sub> min - V <sub>T-</sub> -max	0.6		V	
V <sub>hys</sub>	Clock input hysteresis	V <sub>T+</sub> max - V <sub>T-</sub> min		2.1		
R <sub>ref</sub>	Input resistance, REF terminal			1	10	МΩ
lін	High-level input current	V <sub>I</sub> = 5 V			1	μΑ
IIL	Low-level input current	V <sub>1</sub> = 0			- 1	μΑ
lo-	High-impedance-state	V <sub>O</sub> = 0			- 3	μΑ
loz	output leakage current	$V_0 = 5 V$			3	μΛ
lo.	Output current	$V_0 = 0$			- 6	mA
lo	Output current	V <sub>0</sub> = 5 V			8	1117
DGTL ICC	Supply current from DGTL VCC	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC+	Supply current from ANLG V <sub>CC+</sub>	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC -	Supply current from ANLG V <sub>CC</sub> -	f <sub>clk</sub> = 2.6 MHz,	CS high		- 3	mA

NOTE 1: Bipolar input range is defined as:  $V_{1+} = -5.05 \text{ V}$  to +5.05 V,  $V_{1-} = -5.05 \text{ V}$  to +5.05 V, and  $|V_{1+} - V_{1-}| \le 5.05 \text{ V}$ . The unipolar input voltage range is defined as:  $|V_{1+}| = -0.05 \text{ V}$  to 5.05 V,  $|V_{1-}| = -0.05 \text{ V}$  to  $|V_{1-}| = -0.05 \text{ V}$  to  $|V_{1-}| = -0.05 \text{ V}$ . and  $|V_{1+}| - |V_{1-}| \le 5.05 \text{ V}$ .



operating characteristics over recommended operating free-air temperature range, ANLG  $V_{CC+} = DGTL \ V_{CC} = V_{ref} = 5 \ V$ , ANLG  $V_{CC-} = -5 \ V$  (for bipolar input range), ANLG  $V_{CC-} = ANLG \ GND$  (for unipolar input range),  $f_{clock} = 2.6 \ MHz$  (unless otherwise noted)(see Note 1)

PARAMETER		TEST CO	NDITIONS	MIN MAX	UNIT	
			Unipolar input range	TLC1205A, TLC1225A	± 1	
ì	Linearity error		Onipolar input range	TLC1205B, TLC1225B	±0.5	LSB
	Linearity error		Bipolar input range	TLC1205A, TLC1225A	± 2	LSB
			Bipolai Input range	TLC1205B, TLC1225B	± 1.5	
	Zero error				±0.5	LSB
	Adjusted positive full-scale error (	· ·	Unipolar input range		±1	LSB
	Adjusted positive and negative full-scale error (see Note 3)		Bipolar input range		±1	LSB
	Temperature coefficient of gain				15	ppm/°C
	Temperature co	efficient of offset point			1.5	ppm/°C
		Zero error	ANLG V <sub>CC+</sub> = 5 V ± 5%,		±0.75	
ksvs	Supply voltage Positive and negative full-scale error		ANLG $V_{CC-} = -5 V \pm 5\%$ ,		±0.75	LSB
1		Linearity error	DGTL V <sub>CC</sub> = 5 V ±	: 5%	±0.25	1
	Conversion time	Mode 1			51	1
tc	Conversion time	Mode 2			26	fclk
ta	Access time (de	lay from falling edge of output)	C <sub>L</sub> = 100 pF		210	ns
Disable time, output (delay from rising		$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 10 pF	260	ns	
'dis	tdis edge of RD to high-impedance state		$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 100 pF	290	115
t <sub>d(RE</sub>	t <sub>d(READY)</sub> RD or WR to READY OUT delay				400	ns
t <sub>d(INT</sub>	n) RD or W	R to reset of INT delay			400	ns

- NOTES: 1. Bipolar input range is defined as:  $V_{1+} = -5.05 \text{ V}$  to +5.05 V,  $V_{1-} = -5.05 \text{ V}$  to +5.05 V, and  $|V_{1+} V_{1-}| \le 5.05 \text{ V}$ . The unipolar input voltage range is defined as:  $V_{1+} = -0.05 \text{ V}$  to 5.05 V,  $V_{1-} = -0.05 \text{ V}$  to 5.05 V, and  $|V_{1+} V_{1-}| \le 5.05 \text{ V}$ .
  - 2. See section Positive and Negative Full-Scale Adjustment, Unipolar Inputs.
  - 3. See section Positive and Negative Full-Scale Adjustment, Bipolar Inputs.






FIGURE 3. MODE 1 TIMING DIAGRAM




FIGURE 4. MODE 2 TIMING DIAGRAM

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 5. LOAD CIRCUITS AND WAVEFORMS

#### PRINCIPLES OF OPERATION

The following information is categorized into Mode 1 and Mode 2 groupings to allow the designer to concentrate on a particular mode of interest

#### power-up calibration sequence

#### Mode 1

When the chip is powered-up, the internal capacitors are automatically calibrated as part of the power-up sequence. This initial calibration sequence requires 105 clock cycles. The chip will not perform an A/D conversion during this calibration sequence.

#### Mode 2

Power-Up calibration is not automatic and calibration is initiated by writing control words to the six least significant bits of the data bus. If addressed or initiated, conversion can begin after the first clock cycle. However, full A/D conversion accuracy is not guaranteed until after internal capacitor calibration.

#### conversion start sequence

#### Mode 1

The conversion sequence is initiated when  $\overline{CS}$  and  $\overline{WR}$  are both low.

#### Mode 2

The writing of the conversion command word to the six least significant bits of the data bus, when either  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  goes high, initiates the conversion sequence.



### analog sampling sequence

#### Mode 1

Sampling of the input signal occurs during clock cycles 29 thru 35 of the conversion sequence.

#### Mode 2

Sampling of the input signal occurs during clock cycles 4 thru 10 of the conversion sequence.

#### completed A/D conversion

When  $\overline{\text{INT}}$  goes low, conversion is complete and the A/D result can be read. A new conversion can begin immediately.

#### Mode 1

The A/D conversion is complete at the end of clock cycle 51 of the conversion sequence.

#### Mode 2

The A/D conversion is complete at the end of clock cycle 26 of the conversion sequence.

#### aborting a conversion in process and beginning a new conversion

#### Mode 1 and Mode 2

If a conversion is initiated while a conversion sequence is in process, the ongoing conversion will be aborted and a new conversion sequence will begin.

#### Mode 1

If the new conversion is started before the Analog Sampling begins (see Analog Sampling Sequence section and the Mode 1 Timing Diagram), the particular internal capacitor that was being calibrated during the aborted conversion sequence will be calibrated during the new conversion sequence. Otherwise, the next internal capacitor will be calibrated during the new conversion sequence.

#### reading the conversion result

#### TLC1205

Upon activating the required control signals to read the conversion result or status information, the appropriate pins are brought out of a high-impedance state and drive the data bus with the proper information. These pins are D12/D7/O through D8/D0/INT/DIO.

If  $\overline{STATUS}$ ,  $\overline{CS}$ , and  $\overline{RD}$  are all low, status information can be read. The format of the conversion result and status information and the respective pins for output are presented in Table 1.



#### TABLE 1

							I/O	BUS			
j <sup>*</sup>				D12/	D12/	D12/	D12/	D11/	D10/	D9/	D8/
BYTES	STATUS	CS	RD	D7/	D6/	D5/	<b>D4</b> /	D3/	D2/	D1/	D0/
Ì				0	SARS	0/	0/	0/	BYST/	EOC/	INT/
						D15	DI4	DI3	DI2	DI1	DIO
MSB	Н	L	L	D12	D12	D12	D12	D11	D10	D9	D8
LSB	Н	L.	1↓	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	L	L	L	L	SARS	L	L	L	BYST	EOC	INT

The status information is described in Table 2.

#### TABLE 2

STATUS BIT	BIT DESCRIPTION	TO CLEAR BIT
Ĺ	The output has no meaning and is low.	
SARS	A high indicates that conversion is in progress.	
BYST	A low indicates that the next conversion result read will be the most significant conversion byte. A high indicates that the next conversion result read will be the least significant conversion byte. The BYST bit is toggled by reading the conversion result bytes. This bit can be cleared with a "status write" instruction.	By a "status write" or toggled by reading a conversion data byte
EOC	A high indicates that conversion is complete and the conversion data has been transferred to the output latch.	
INT	A high indicates that conversion is complete and the conversion data has been transferred to the output latch and is ready to read.	By reading a conversion data byte, reading the status byte, or a "status write"

With  $\overline{\text{STATUS}}$  high, when  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  both go low, the most significant byte (MSB) of the conversion result can be read. Then by taking  $\overline{\text{RD}}$  high and back low, the least significant byte (LSB) of the conversion result can be read. Subsequently taking  $\overline{\text{RD}}$  high and low causes the alternate reading of the MSB and LSB of the conversion result.

The format of the output is extended sign with 2's complement, right justified data. For both unipolar and bipolar cases, the sign bit D12 is low if  $V_{I+} - V_{I-}$  is positive and high if  $V_{I+} - V_{I-}$  is negative. The format of the conversion result and the respective output pins are presented in Table 2. The format of the conversion result and the respective pins for output are presented in Table 1.

#### **TLC1225**

When both  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  go low, all 13 bits of conversion data are output to the I/O bus. The format of the output is extended sign with 2's complement, right justified data. Unlike the TLC1205, the TLC1225 does not have internal status information or a  $\overline{\text{STATUS}}$  pin. For both unipolar and bipolar cases, the sign bit D12 is low if  $V_{I+} - V_{I-}$  is positive and high if  $V_{I+} - V_{I-}$  is negative.

# TLC1205A, TLC1205B, TLC1225A, TLC1225B SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR ANALOG-TO-DIGITAL CONVERTERS

### general

### reset INT

When reading the conversion data, the falling edge of the first low-going combination of  $\overline{CS}$  and  $\overline{RD}$  will reset  $\overline{INT}$ . The falling edge of the low-going combination of  $\overline{CS}$  and  $\overline{WR}$  will also reset  $\overline{INT}$ .

### ready out

For high-speed microprocessors, READY OUT allows the TLC1205 and the TLC1225 to insert a wait state in the microprocessor's read cycle.

### status write (TLC1205)

A status write resets the internal logic and status bits and aborts any conversion in process. A status write occurs when  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{STATUS}$  are taken low.

### reference voltage (Vref)

This voltage defines the range for  $|V_{l+}-V_{l-}|$ . When  $|V_{l+}-V_{l-}|$  equals  $V_{ref}$ , the highest conversion data value results. When  $|V_{l+}-V_{l-}|$  equals 0, the conversion data value is zero. Thus, for a given input, the conversion data changes ratiometrically with changes in  $V_{ref}$ .

### Vos

This pin is a digital input and is used to select Mode 1 or Mode 2 operation. A logic low selects Mode 1; a logic high selects Mode 2.

In Mode 1, the ICs are true replacements for National Semiconductor's ADC1205 and ADC1225. The ADC1205 and ADC1225 use the VOS pin to adjust zero error. Since the zero error adjustment voltage is below the TLC1205's and TLC1225's maximum acceptable level for a logic low signal, the TLC1205 and TLC1225 ICs are true replacements. Even in Mode 1, the TLC1205's and TLC1225's converted data can be read earlier than the ADC1205's and ADC1225's.

### calibration and conversion considerations

### Mode 1

Calibration of the seven internal capacitors is an integral part of the A/D conversion. One of the seven internal capacitors is calibrated during the first part of the conversion sequence. For example, one of the capacitors is calibrated during the first conversion. The next capacitor is calibrated during the second conversion. After seven conversions, the pattern for calibrating the internal capacitors repeats. A conversion sequence requires 51 clock cycles.

A conversion is initiated by the low-going combination of  $\overline{CS}$  and  $\overline{WR}$ . The conversion sequence is illustrated in the Mode 1 timing diagram.

### Mode 2

Calibration of the internal capacitor and A/D conversion are two separate actions. Each action is independently initiated. Mode 2 conversion is much faster than Mode 1, since Mode 2 conversion is not accompanied by the calibration of internal capacitors. In Mode 2, a calibration command that calibrates all seven internal capacitors is normally issued first. A conversion command then initiates the A/D conversion without calibrating the internal capacitors. Subsequent conversions can be performed by issuing additional conversion commands. The calibration and conversion commands are totally independent from one another and can be initiated in any order. Calibration and conversion commands require 105 and 26 clock cycles, respectively.



Data Acquisition Circuits

### TLC1205A, TLC1205B, TLC1225A, TLC1225B SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR ANALOG-TO-DIGITAL CONVERTERS

The calibrate and conversion commands are initiated by writing control words on the <u>six</u> least significant bits of the data bus. These control words are written into the IC when either  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  goes high. The initiation of these commands is illustrated in the Mode 2 Timing Diagram. The bit patterns for the commands are shown in Table 3.

TABLE 3. MODE 2 CONVERSION COMMANDS

COMMAND	CS + WR	I/O BUS						Required number
COMINIAND	CS + WR	DI5	DI4	DI3	DI2	DI1	DIO	of clock cycles
Conversion	1	Н	L	Х	Х	Х	L	26
Calibrate †	1	L	Х	L	L	L	L	105

<sup>&</sup>lt;sup>†</sup>Calibration is lost when clock is stopped.

### analog inputs

### differential inputs provide common mode rejection

The differential inputs reduce common-mode noise. Common-mode noise is noise common to both IN + and IN - inputs, such as 60-Hz noise. There is no time interval between the sampling of the IN + and IN - so these inputs are truly differential. Thus, no conversion errors result from a time interval between the sampling of the IN + and IN - inputs.

### input bypass capacitors

Input bypass capacitors may be used for noise filtering. However, the charge on these bypass capacitors will be depleted during the input sampling sequence when the internal sampling capacitors are charged. Note that the charging of the bypass capacitors through the differential source resistances must keep pace with the charge depletion of the bypass capacitors during the input sampling sequence. Note that higher source resistances reduce the amount of charging current for the bypass capacitors. Also, note that fast, successive conversion will have the greatest charge depletion effect on the bypass capacitors. Therefore, the above phenomenon becomes more significant as source resistances and the conversion rate (i.e., higher clock frequency and conversion initiation rate) increase.

In addition, if the above phenomenon prevents the bypass capacitors from fully charging between conversions, voltage drops across the source resistances will result due to the ongoing bypass capacitor charging currents. The voltage drops will cause a conversion error. Also, the voltage drops increase with higher  $|V_{I} + V_{I}|$  values, higher source resistances, and lower charge on the bypass capacitors (i.e., faster conversion rate).

For low-source-resistance applications ( $R_{SOURCE} < 100~\Omega$ ), a 0.001- $\mu$ F bypass capacitor at the inputs will prevent pickup due to the series lead inductance of a long wire. A 100-ohm resistor can be placed between the capacitor and the output of an operational amplifier to isolate the capacitor from the operational amplifier.

### input leads

The input leads should be kept as short as possible, since the coupling of noise and digital clock signals to the inputs can cause errors.

### power supply considerations

Noise spikes on the V<sub>CC</sub> lines can cause conversion error. Low-inductance tantalum capacitors ( $> 1~\mu F$ ) with short leads should be used to bypass ANLG V<sub>CC</sub> and DGTL V<sub>CC</sub>. A separate regulator for the TLC1205 or TLC1225 and other analog circuitry will greatly reduce digital noise on the supply line.



# TLC1205A, TLC1205B, TLC1225A, TLC1225B SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR ANALOG-TO-DIGITAL CONVERTERS

### positive and negative full-scale adjustment

### unipolar inputs

Apply a differential input voltage that is 0.5 LSB below the desired analog full-scale voltage (VFS) and adjust the magnitude of the REF input so that the output code is just changing from 0 1111 1111 110 to 0 1111 1111 1111. If this transition is desired for a different input voltage, the reference voltage can be adjusted accordingly.

### bipolar inputs

First, follow the procedure for the Unipolar case.

Second, apply a differential input voltage so that the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. Call this actual differential voltage  $V_X$ . The ideal differential voltage for this transition is:

$$-V_{FS} + \frac{V_{FS}}{9192} \tag{1}$$

The difference between the actual and ideal differential voltages is:

Delta = 
$$V_X - (-V_{FS} + \frac{V_{FS}}{8192})$$
 (2)

Then apply a differential input voltage of:

$$V_X - \frac{Delta}{2}$$
 (3)

and adjust  $V_{ref}$  so the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. This procedure produces positive and negative full-scale transitions with symmetrical minimum error.



### TYPICAL APPLICATIONS

TLC1205A, TLC1205B, TLC1225A, TLC1225B

ANALOG-TO-DIGITAL CONVERTERS

SELF-CALIBRATING 12-BIT-PLUS-SIGN UNIPOLAR OR BIPOLAR





FIGURE 6. TRANSFER CHARACTERISTIC



NOTE: A. The analog input must have some current return path to ANALOG GND.

FIGURE 7. ANALOG CONSIDERATIONS

B. Bypass capacitor leads must be as short as possible.

### TYPICAL APPLICATIONS (Continued)





FIGURE 8. INPUT PROTECTION



NOTE: A.  $V_{I-}$  = 0.15  $\times$  ANLG  $V_{CC+}$ . B. 15% of ANALOG  $V_{CC} \le V_{XDR} \le 85\%$  of ANALOG  $V_{CC}$ .

FIGURE 9. OPERATING WITH RATIOMETRIC TRANSDUCERS

### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

D2859, DECEMBER 1985-REVISED OCTOBER 1986

- LinCMOS™ Technology
- 10-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . .
   TLC1540: ±0.5 LSB Max
   TLC1541: ±1.0 LSB Max
- Pinout and Control Signals Compatible with TLC540 and TLC549 Families of 8-Bit A/D Converters

TYPICAL PERFORMANCE	
Channel Acquisition Sample Time	5.5 μs
Conversion Time	21 μs
Samples per Second	32×10 <sup>3</sup>
Power Dissipation	6 mW


### description

The TLC1540 and TLC1541 are LinCMOS™ A/D peripherals built around an 10-bit switched-capacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a three-state output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select (CS), and Address Input]. A 2.1-megahertz system clock for the TLC1540 and TLC1541, with a design that includes simultaneous read/write operation, allows high-speed data transfers and sample rates of up to 32,258 samples per second. In addition to the

(TOP VIEW) INPUT AO TI UZO VCC INPUT A1 19 SYSTEM CLOCK INPUT A2 T 18 1/0 CLOCK INPUT A3 ∏4 17 ADDRESS INPUT INPUT A4 ∏5 16 DATA OUT INPUT A5 TIG 15 \( \overline{CS} INPUT A6 [ 14 REF + INPUT A7 ∏8 13 REF -INPUT A8 19 12 NPUT A10 GND ∏10 11 INPUT A9

N DUAL-IN-LINE PACKAGE

FN CHIP CARRIER PACKAGE
(TOP VIEW)



high-speed converter and versatile control logic, there is an on-chip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The converters incorporated in the TLC1540 and TLC1541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows guaranteed low-error conversion ( $\pm 0.5$  LSB for the TLC1540,  $\pm 1$  LSB for the TLC1541) in 21 microseconds over the full operating temperature range.


The TLC1540 and the TLC1541 are available in both the N and FN plastic packages. The M-suffix versions are characterized for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The I-suffix versions are characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

LinCMOS is a trademark of Texas Instruments Incorporated




### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

### functional block diagram



### operating sequence



- NOTES: A. The conversion cycle, which requires 44 System Clock periods, is initiated on the 10th falling edge of the I/O Clock1 after CS↓ goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O Clock must remain low for at least 44 System Clock cycles to allow conversion to be completed.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining nine bits (A8-A0) will be clocked out on the first nine I/O Clock falling edges.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three System Clock cycles (or less) after a chip-select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 6.5	٧
Input voltage range (any input)	٧
Output voltage range	٧
Peak input current range (any input)	nΑ
Peak total input current (all inputs)	nΑ
Operating free-air temperature range: TLC1540I, TLC1541I	00
Operating free-air temperature range. TEC15401, TEC1541140°C to 65°	ď
TLC1540M, TLC1541M	
	°C
TLC1540M, TLC1541M	°C

NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).

### recommended operating conditions

			TLC	1540, TL	C1541		
			MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>			4.75	5	5.5	V	
Positive reference vol	tage, V <sub>REF</sub>	(see Note 2)	2.5	Vcc	V <sub>CC</sub> + 0.1	V	
Negative reference vo	Itage, V <sub>REF</sub>	_ (see Note 2)	-0.1	0	2.5	V	
Differential reference	voltage, V <sub>R</sub>	EF+ - VREF- (see Note 2)	1	Vcc	V <sub>CC</sub> +0.2	V	
Analog input voltage	(see Note 2		0		Vcc	V	
High-level control inpu	ut voltage, \	⁄ін	2			V	
Low-level control inpu	it voltage, V	/IL			0.8	V	
Setup time, address b	its before I/	O CLK1, t <sub>Su(A)</sub>	400			ns	
Hold time, address bit	ts after I/O	CLK1, th(A)	0			ns	
						System	
Setup time, $\overline{\text{CS}}$ low b	efore clocki	ng in first address bit, t <sub>su(CS)</sub> (see Note 3)	3			clock	
						cycles	
						System	
CS high during conve	rsion, t <sub>wH((</sub>	CS)	44			clock	
						cycles	
Input/Output clock fre	quency, f <sub>Cl</sub>	LK(I/O)	0	*****	1.1	MHz	
System clock frequen	cy, fCLK(SY	'S) .	fCLK(I/O)		2.1	MHz	
System clock high, ty	vH(SYS)		210			ns	
System clock low, tw			190			ns	
Input/Output clock hig			404			ns	
Input/Output clock lov	v, t <sub>wL(I/O)</sub>		404			ns	
	System	fCLK(SYS) ≤ 1048 kHz			30	ns	
Clock transition time	Cystein	fCLK(SYS) > 1048 kHz			20		
(see Note 4)	1/0	<sup>f</sup> CLK(I/O) ≤ 525 kHz			100	ne	
	" -	f <sub>CLK(I/O)</sub> > 525 kHz			40	ns	
Operating free-air	***************************************	TLC1540M, TLC1541M	- 55		125	°C	
temperature, TA		TLC1540I, TLC1541I	-40		85		

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all "1"s (11111111), while input voltages less than that applied to REF- convert as all "0"s (0000000). For proper operation, REF+ voltage must be at least 1 volt higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
  - 3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.
  - 4. This is the time required for the clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

electrical characteristics over recommended operating temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted), fCLK(I/O) = 1.1 MHz, fCLK(SYS) = 2.1 MHz

					,		
	PARAMETER		TEST CO	NDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output volt	age (pin 16)	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = 360 μA	2.4		V
V <sub>OL</sub>	Low-level output volt	age	$V_{CC} = 4.75 V,$	I <sub>OL</sub> = 3.2 mA		0.4	V
loz	Off-state (high-imped	ance state)	$V_O = V_{CC}$	CS at V <sub>CC</sub>		10	μΑ
.02	output current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>	·	0.4	] "
lн	High-level input curre	nt	V <sub>I</sub> = V <sub>CC</sub>		0.005	2.5	μΑ
IIL	Low-level input currer	out current $V_{\parallel}=0$		-	-0.005	- 2.5	μΑ
lcc	Operating supply curr	ent	CS at 0 V		1.2	2.5	mA
			Selected channel at V <sub>CC</sub> ,		0.4	1	
	Selected channel leak	aga aurrant	Unselected channe	0.4			
	Selected Chairner leak	age current	Selected channel a	t 0 V,	-0.4	_ 1	μΑ
			Unselected channe	l at V <sub>CC</sub>	-0.4	- 1	
ICC + IR	ICC + IREF Supply and reference current		V <sub>REF+</sub> = V <sub>CC</sub> ,	CS at 0 V	1.3	3	mA
Ci	Input capacitance	Analog inputs			7	55	pF
٧,	mput capacitance	Control inputs			5	15	] PF

operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V, fCLK(I/O) = 1.1 MHz, fCLK(SYS) = 2.1 MHz

	PARAMETER	TER TEST CONDITIONS		TLC1540			
	PARAMETER	TEST CONDITIONS	MIN	# 0.5 ± 0.5 ± 0.5 ± 0.5 ± 0.5	UNIT		
	Linearity error	See Note 5		±0.5	LSB		
	Zero error	See Notes 2 and 6		±0.5	LSB		
	Full-scale error	See Notes 2 and 6		±0.5.	LSB		
	Total unadjusted error	See Note 7		±0.5	LSB		
	Self-test output code	Input A11 address = 1011 (See Note 8)	0111110100 (500)	1000001100 (524)			
t <sub>conv</sub>	Conversion time	See Operating Sequence			μS		
	Total access and conversion time	See Operating Sequence		31	μS		
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence		6	I/O clock cycles		
t <sub>V</sub>	Time output data remains valid after I/O clock↓		10		ns		
t <sub>d</sub>	Delay time, I/O clock↓ to data output valid		,	400	ns		
ten	Output enable time	See Parameter		150	ns		
tdis	Output disable time	Measurement		150	ns		
t <sub>r</sub> (bus)	Data bus rise time	Information		300	ns		
tf(bus)	Data bus fall time	1		300	ns		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

- NOTES: 2. Analog input voltages greater than that applied to REF + convert to all "1"s (111111111), while input voltages less than that applied to REF - convert to all"0"s (0000000). For proper operation, REF + voltage must be at least 1 volt higher than REF - voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
  - 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
  - 6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
    - 7. Total unadjusted error comprises linearity, zero, and full-scale errors.
  - 8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.



# electrical characteristics over recommended operating temperature range, $V_{CC} = V_{REF+} = 4.75 \text{ V}$ to 5.5 V (unless otherwise noted), $f_{CLK(I/O)} = 1.1 \text{ MHz}$ , $f_{CLK(SYS)} = 2.1 \text{ MHz}$

	PARAMETER		TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output volta	age (pin 16)	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = 360 μA	2.4			V
VOL	Low-level output volta	ige	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 3.2 mA			0.4	٧
Off-state (high-impedance state)			$V_O = V_{CC}$	CS at V <sub>CC</sub>			10	μА
loz	output current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>			0.4	μΑ.
ΊΗ	High-level input currer	nt	V <sub>I</sub> = V <sub>CC</sub>		1	0.005	2.5	μΑ
ΊL	IL Low-level input current		V <sub>I</sub> = 0			-0.005	-2.5	μΑ
Icc	Operating supply current		CS at 0 V			1.2	2.5	mA
			Selected channel at VCC,		0.4		1	
	Selected channel leak	age current	Unselected channe	l at 0 V	1	0.4	'	μА
	Selected Charmer leak	age current	Selected channel a	t 0 V,		-0.4	- 1	μΑ
			Unselected channe	at V <sub>CC</sub>		0.4		
ICC + IR	EF Supply and reference	current	VREF + = VCC,	CS at 0 V		1.3	3	mA
Ci	Input capacitance	Analog inputs				7	55	pF
	par capacitance	Control inputs				5	0.4 10 -10 2.5 -2.5 2.5 1 -1 3	Ρ'

# operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V, fCLK(I/O) = 1.1 MHz, fCLK(SYS) = 2.1 MHz

PARAMETER		TEST COMPLETIONS	TLC	1541	
	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Linearity error	See Note 5		±1	LSB
	Zero error	See Notes 2 and 6		±1	LSB
	Full-scale error	See Notes 2 and 6		±1	LSB
	Total unadjusted error	See Note 7		±1	LSB
	Self-test output code	Input A11 address = 1011 (See Note 8)	0111110100 (500)	1000001100 (524)	
tconv	Conversion time	See Operating Sequence		21	μS
	Total access and conversion time	See Operating Sequence		31	μS
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence		6	I/O clock cycles
t <sub>V</sub>	Time output data remains valid after I/O clock↓		10		ns
t <sub>d</sub>	Delay time, I/O clock↓ to data output valid	0. 0.		400	ns
t <sub>en</sub>	Output enable time	See Parameter		150	ns
tdis	Output disable time	Measurement		150	ns
t <sub>r</sub> (bus)	Data bus rise time	Information		300	ns
tf(bus)	Data bus fall time	1		300	ns


 $^{\dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ}\text{C}$ .


- NOTES: 2. Analog input voltages greater than that applied to REF + convert to all "1"s (11111111), while input voltages less than that applied to REF convert to all "0"s (00000000). For proper operation, REF + voltage must be at least 1 volt higher than REF voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.
  - 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
  - Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
  - 7. Total unadjusted error comprises linearity, zero, and full-scale errors.
  - 8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.






### PARAMETER MEASUREMENT INFORMATION







NOTES: A.  $C_1 = 50 pF$ 

B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

### principles of operation

The TLC1540 and TLC1541 are both complete data acquisition systems on single chips. Each includes such functions as sample-and-hold, 10-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; Chip Select (CS), Address Input, I/O Clock, and System Clock. These control inputs and a TTL-compatible three-state output are intended for serial communications with a microprocessor or microcomputer. The TLC1540 and TLC1541 can complete conversions in a maximum of 21 microseconds, while complete input-conversion-output cycles can be repeated at a maximum of 31 microseconds.

The System and I/O Clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System Clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O Clock. The System Clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the Data Output pin is in a three-state condition and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{\text{CS}}$  pin, to share a control logic point with their counterpart pins on additional A/D devices when additional TLC1540/1541 devices are used. In this way, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1. \(\overline{\overline{\sigma}}\) is brought low. To minimize errors caused by noise at the \(\overline{\sigma}\) input, the internal circuitry waits for two rising edges and then a falling edge of the System Clock after a low \(\overline{\sigma}\) transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result will automatically appear on the Data Out pin.
- 2. A new positive-logic multiplexer address is shifted in on the first four rising edges of the I/O Clock. The MSB of the address is shifted in first. The negative edges of these four I/O Clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Five clock cycles are then applied to the I/O pin and the sixth, seventh, eighth, ninth, and tenth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final tenth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 44 System Clock cycles. After this final I/O Clock cycle, CS must go high or the I/O Clock must remain low for at least 44 System Clock cycles to allow for the conversion function.

 $\overline{\text{CS}}$  can be kept low during periods of multiple conversion. When keeping  $\overline{\text{CS}}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{\text{CS}}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{\text{CS}}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 44 System Clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

### principles of operation (continued)

It is possible to connect the System and I/O Clock pins together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. When CS is recognized by the device to be at a low level, the common clock signal is used as an I/O Clock. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
- 2. The device will recognize a  $\overline{CS}$  low transition only when the  $\overline{CS}$  input changes and subsequently the System Clock pin receives two positive edges and then a negative edge. For this reason, after a  $\overline{\text{CS}}$  negative edge, the first two clock cycles will not shift in the address because a low  $\overline{\text{CS}}$  must be recognized before the I/O Clock can shift in an analog channel address. Also, upon shifting in the address, CS must be raised after the eighth I/O Clock that has been recognized by the device, so that a CS low level will be recognized upon the lowering of the tenth I/O Clock signal that is recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O Clock pulses and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth I/O Clock cycle, the hold function is not initiated until the negative edge of the tenth I/O Clock cycle. Thus, the control circuitry can leave the I/O Clock signal in its high state during the tenth I/O Clock cycle until the moment at which the analog signal must be converted. The TLC1540/TLC1541 will continue sampling the analog input until the tenth falling edge of the I/O Clock. The control circuitry or software will then immediately lower the I/O Clock signal and hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.



### TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

D2922, JANUARY 1986

- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance of 50 Ohms Typ at V<sub>CC</sub> = 9 V
- Individual Switch Controls
- Extremely Low Input Current

### description

The TLC4016 is a silicon-gate CMOS quadruple analog switch integrated circuit designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 volts peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.


Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The TLC4016M is characterized for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ , and the TLC4016I is characterized from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

### TLC4016M . . . J OR N PACKAGE TLC4016I . . . D OR N PACKAGE (TOP VIEW)




### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range (see Note 1)
Control-input diode current (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )
I/O port diode current ( $V_1 < 0$ or $V_{1/O} > V_{CC}$ )
On-state switch current $(V_{I/O} = 0 \text{ to } V_{CC})$
Continuous current through VCC or GND pins
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature, TA: TLC4016M
TLC4016I40°C to 85°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and N packages 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

### **DISSIPATION DERATING TABLE**

D1	Maximu	ım Power Dissi	Derating	
Package	25°C	85°C	125°C	Factor
D	950 mW	494 mW		7.6 mW/°C
J	1025 mW	533 mW	205 mW	8.2 mW/°C
N	875 mW	455 mW	175 mW	7.0 mW/°C

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		2†	5	12	V
I/O port voltage, V <sub>I/O</sub>		0		Vcc	V
	V <sub>CC</sub> = 2 V	1.5		Vcc	
High-level input voltage, VIH	V <sub>CC</sub> = 4.5 V	3.15		Vcc	] v
riigii-level liiput voltage, VIH	V <sub>CC</sub> = 9 V	6.3		Vcc	]
	V <sub>CC</sub> = 12 V	8.4		Vcc	]
	V <sub>CC</sub> = 2 V	0			
Low lovel input voltage. Viv	V <sub>CC</sub> = 4.5 V	0		0.9	] ,
ow-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 9 V	0		1.8	7 °
	V <sub>CC</sub> = 12 V	. 0	5 12  VCC  VCC  VCC  VCC  0.3  0.9  1.8  2.4  1000  500  400  1000  500  400  125		
	V <sub>CC</sub> = 2 V			1000	
Input rise time, t <sub>r</sub>	$V_{CC} = 4.5 \text{ V}$			500	ns
	V <sub>CC</sub> = 9 V			400	
	V <sub>CC</sub> = 2 V			1000	
Input fall time, tf	V <sub>CC</sub> = 4.5 V			500	ns
	V <sub>CC</sub> = 9 V			400	1
Operation from air temperature T	TLC4016M	-55	-55 125		00
Operating free-air temperature, TA	TLC4016I	-40		85	°C

<sup>†</sup>With supply voltages at or near 2 volts, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.



### TLC4016M, TLC4016I SILICON GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS		T	LC4016	M	TLC4016I			UNIT	
	PANAMETER	`	TEST CONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	JUNIT
			I <sub>S</sub> = 1 mA,	4.5 V		100	220		100	200	
	On-state switch		$V_A = 0$ to $V_{CC}$ ,	9 V		50	120		50	105	]
			See Figure 1	12 V		30	100		30	85	1
rSon resistance			Is = 1 mA,	2 V		120	240		120	215	Ω
	resistance		$V_A = 0$ or $V_{CC}$ ,	4.5 V		50	120		50	100	
		See Figure 1	9 V		35	80		35	75		
			See rigule r	12 V		20	70		20	MAX 200 105 85 215 100 75 60 20 115 ±1 ±0.1 ±600 ±1000 ±1500 ±200 600 160	
	On-state switch		$V_A = 0$ to $V_{CC}$ ,	4.5 V		10	20		10	20	
	resistance matchin	~	See Figure 1	9 V		5	15		5	15	Ω
	resistance matchin	9	See rigure r	12 V		5	15		5	15	
			V <sub>I</sub> = 0 or V <sub>CC</sub>	2 V			± 1			± 1	
l <sub>l</sub>	I Control input current	nt	$V_I = 0$ or $V_{CC}$ ,	to							μΑ
			$T_A = 25$ °C	6 V			±0.1			± 0.1	ĺ
	Off-state switch		V <sub>S</sub> = ±V <sub>CC</sub> ,	5.5 V		±10	± 600		±10	± 600	
Soff	leakage current		See Figure 2	9 V		±15	±800		± 15	± 800	nΑ
	leakage current		See rigure 2	12 V		± 20	± 1000		± 20	± 1000	
	On-state switch		V <sub>A</sub> = 0 or V <sub>CC</sub> ,	5.5 V		± 10	± 150		±10	± 150	
Ison	leakage current		See Figure 3	9 V		± 15	± 200		±15	± 200	nA
	leakage current	•	See Figure 3	12 V		± 20	±300		± 20	MAX 200 105 85 215 100 75 60 20 115 115 ±1 ±0.1 ±600 ±1000 ±150 ±200 ±300 20 80 160	1
			V <sub>I</sub> = 0 or V <sub>CC</sub> ,	5.5 V		2	40		2	20	
Icc	Supply current		$I_0 = 0$	9 V		8	160		8	80	μΑ
			10 = 0	12 V		16	320		16	160	1
Ci	Input capacitance	A or B		2 V to		15			15		pF
9	input capacitance	С	<b>一</b> :	12 V		5	10		5	10	] pr
٠.	Feedthrough	A·to B	V <sub>1</sub> = 0	2 V to		5			5		ρF
Cf	capacitance	A-10 B	VI - 0	12 V	ĺ	5			5		PF

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{A} = 25 \, ^{\circ}$ C.

### TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted)

PARAMETER		TEGT CONDITIONS		Т	LC4016	M	TLC4016I			
	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
,			2 V		25	75		25	62	
t <sub>pd</sub>	Propagation delay time,	See Figure 4	4.5 V		- 5	15		5	13	ns
	A to B or B to A		9 V		4	14		4	12	] 115
			12 V		3	13		3	11	l
			2 V		32	150		32	125	
t <sub>on</sub>	Switch turn-on time	$R_L = 1 k\Omega$ ,	4.5 V		8	30		8	25	
	Switch turn-on time	See Figures 5 and 6	9 V		6	18		6	15	ns
			12 V		5	15		5	13	
	Switch turn-off time	$R_L = 1 k\Omega$ , See Figures 5 and 6	2 V		45	252		45	210	ns
•			4.5 V		15	54		15	45	
Lott			9 V		10	48		10	40	
-011			12 V		8	45		8	38	
	Switch cutoff frequency		4.5 V		100			100		MHz
f <sub>co</sub>	(channel loss = 3 dB)		9 V		120	* "		120		IVITZ
V	Control feedthrough voltage	See Figure 7	4.5 V			180			180	mV
VOCF(PP)	to any switch, peak to peak	See Figure 7	4.5 V			180	İ		160	'''V
	Frequency at which crosstalk									
	attenuation between any two	See Figure 8	4.5 V		1			1		MHz
	switches equals 50 dB	,					'			[

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. ON-STATE RESISTANCE TEST CIRCUIT



VS = VA - VB

CONDITION 1:  $V_A = 0$ ,  $V_B = V_{CC}$ CONDITION 2:  $V_A = V_{CC}$ ,  $V_B = 0$ 

FIGURE 2. OFF-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT



### PARAMETER MEASUREMENT INFORMATION





FIGURE 3. ON-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT

0 V

90%

٧o

# PARAMETER MEASUREMENT INFORMATION VCC VI TEST SWITCH 1 ENT SWITCH 1 TEST CIRCUIT TEST CIRCUIT 50%

VOLTAGE WAVEFORMS

FIGURE 5. SWITCHING TIME (tpzl, tplz), CONTROL TO SIGNAL OUTPUT

### TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH





FIGURE 6. SWITCHING TIME (tPZH, tPHZ), CONTROL TO SIGNAL OUTPUT



VOLTAGE WAVEFORMS
FIGURE 7. CONTROL FEEDTHROUGH VOLTAGE




FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT

### TLC4066M, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

D2922, JANUARY 1986

- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance . . . Typically 30 Ohms at V<sub>CC</sub> = 12 V
- Individual Switch Controls
- Extremely Low Input Current
- Functionally Interchangeable with National Semiconductor MM54/74HC4066, Motorola MC54/74HC4066, and RCA CD4066A

### description

The TLC4066 is a silicon-gate CMOS quadruple analog switch integrated circuit designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 volts peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.


Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The TLC4066M is characterized for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The TLC4066l is characterized from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

### TLC4066M . . . J OR N PACKAGE TLC4066I . . . D OR N PACKAGE (TOP VIEW)


•	٠٠.	****	
1 A 🗌	1 (	J14 0 V	20
1B 🗌	2	13 10	:
2B 🗌	3	12 40	;
2A 🗌	4	11 44	٩
2C [	5	10 4B	š
3C [	6	9 🗍 3E	3
GND [	7	8 3A	٩

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range (see Note 1)
Control-input diode current (V <sub>1</sub> < 0 or V <sub>1</sub> > V <sub>CC</sub> )
I/O port diode current (V <sub>I</sub> < 0 or V <sub>I/O</sub> > V <sub>CC</sub> )
On-state switch current $(V_{I/O} = 0 \text{ to } V_{CC})$
Continuous current through VCC or GND pins
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature, TA: TLC4066M
TLC4066I40°C to 85°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and N packages 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

### DISSIPATION DERATING TABLE

Basksas	Maximu	ım Power Dissi	ipation	Derating
Package	25°C	85°C	125°C	Factor
D ·	950 mW	494 mW	,	7.6 mW/°C
J	1025 mW	533 mW	205 mW	8.2 mW/°C
N	875 mW	455 mW	175 mW	7.0 mW/°C

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		2†	5	12	٧
I/O port voltage, V <sub>I/O</sub>		0		Vcc	V
	V <sub>CC</sub> = 2 V	1.5		Vcc	
High-level input voltage, VIH	V <sub>CC</sub> = 4.5 V	3.15		VCC	] <sub>v</sub>
riigii-level iliput voltage, VIH	V <sub>CC</sub> = 9 V	6.3		Vcc	] ້
	V <sub>CC</sub> = 12 V	8.4		VCC	
	V <sub>CC</sub> = 2 V	0		0.3	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 4.5 V	0		0.9	] <sub>v</sub>
Low-level input voltage, VIL	V <sub>CC</sub> = 9 V	0		1.8	1 *
	V <sub>CC</sub> = 12 V	0		2.4	1
	V <sub>CC</sub> = 2 V			1000	
Input rise time, t <sub>r</sub>	V <sub>CC</sub> = 4.5 V			500	ns
	V <sub>CC</sub> = 9 V			400	1
	V <sub>CC</sub> = 2 V			1000	
Input fall time, tf	V <sub>CC</sub> = 4.5 V			500	ns
	V <sub>CC</sub> = 9 V			400	
O	TLC4066M	- 55		125	°C
Operating free-air temperature, TA	TLC4066I	-40		85	1

<sup>†</sup>With supply voltages at or near 2 volts, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.



### TLC4066M, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TECT COMPUTIONS	W.	TLC	1066	М	Т	LC4066	1	UNIT		
		TEST CONDITIONS	Vcc	MIN T	YP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII		
			I <sub>S</sub> = 1 mA,			100	220		100	200		
			$V_A = 0$ to $V_{CC}$ ,	9 V		50	110		50	105		
	On-state switch		See Figure 1	12 V		30	90		30	85		
<sup>r</sup> Son			I <sub>S</sub> = 1 mA,	2 V		120	240		120	215	Ω	
	resistance		$V_A = 0 \text{ or } V_{CC}$	4.5 V		50	120		50	100		
			See Figure 1	9 V		35	80		35	75		
			See rigure r	12 V		20	70		20	60		
	On-state switch		$V_A = 0$ to $V_{CC}$ ,	4.5 V		10	20		10	20		
	resistance matchin	(		See Figure 1	9 V		5	15		5	15	Ω
	resistance matering	See rigure r	12 V		5	15		5	15			
				2 V								
l <sub>l</sub>	Control input curre	nt	$V_I = 0 \text{ or } V_{CC}$	or			± 1	İ		± 1	μΑ	
				6 V								
	Off-state switch		$V_S = \pm V_{CC}$	5.5 V	1	10	±600		±10	±600	nA	
ISoff	leakage current		See Figure 2	9 V	1	15	±800		±15	±800		
	leakage current		See Figure 2	12 V	±	20	± 1000		± 20 :	± 1000		
	On-state switch		V <sub>A</sub> = 0 or V <sub>CC</sub> ,	5.5 V	±	10	± 150		±10	±150		
Ison	leakage current		See Figure 3	9 V	±	: 15	± 200		±15	±200	nA	
	leakage current		See Figure 3	12 V	±	20	±300		±20	±300		
			$V_1 = 0$ or $V_{CC}$	5.5 V		2	40		2	20		
Icc	Supply current		$I_0 = 0$	9 V		8	160		8	80	μΑ	
			10 = 0	12 V		16	320		16	160		
Ci	Input capacitance	A or B		2 V to		15			15		pF	
۷,	input capacitance	С		12 V		5	10		5	10	PF	
Cf	Feedthrough	A to B	V <sub>1</sub> = 0	2 V to		5			5		pF	
٠ı	capacitance	7 10 5	VI - 0	12 V		5			5		٢	

 $<sup>^{\</sup>dagger}$ All typical values are at T<sub>A</sub> = 25 °C.

## SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

### switching characteristics over recommended operating free-air temperature range, C<sub>I</sub> = 50 pF (unless otherwise noted)

	242445772	TEST CONDITIONS	.,	T	LC4066	М	Т	LC4066		
	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
	·		2 V		25	75		15	30	
	Propagation delay time,	See Figure 4	4.5 V		5	15		5	13	
<sup>t</sup> pd	A to B or B to A	See Figure 4	9 V		4	12		4	10	ns
			12 V		3	13		3	11	
			2 V		32	150		32	125	
١.	Switch turn on time	$R_L = 1 k\Omega$ ,	4.5 V		8	30		8	25	
t <sub>on</sub> Switch turn-on time	See Figures 5 and 6	9 V		6	18		6	15	ns	
			12 V		5	15		5	13	
		R <sub>L</sub> = 1 kΩ,	2 V		45	252		45	210	
l	Switch turn-off time		$R_L = 1 k\Omega$ ,	4.5 V		15	54		15	45
toff	Switch turn-on time	See Figures 5 and 6	9 V		10	48		10	40	ns
			12 V		8	45		8	38	
	Switch cutoff frequency		4.5 V		100			100		MHz
fco	(channel loss = 3 dB)		9 V		120			120		IVIFIZ
V	Control feedthrough voltage	Can Figure 7	4.5 V			180			180	mV
VOCF(PP)	to any switch, peak to peak	See Figure 7	4.5 V			180	i		180	mv
	Frequency at which crosstalk									
	attenuation between any two	See Figure 8	4.5 V		1			1		MHz
	switches equals 50 dB									

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25 \,^{\circ}$ C.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. ON-STATE RESISTANCE TEST CIRCUIT



VS - VA - VB

CONDITION 1:  $V_A = 0$ ,  $V_B = V_{CC}$ CONDITION 2:  $V_A = V_{CC}$ ,  $V_B = 0$ 

FIGURE 2. OFF-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT







FIGURE 3. ON-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT






FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT




FIGURE 5. SWITCHING TIME (tpzl, tplz), CONTROL TO SIGNAL OUTPUT

### TLC4066M, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH





FIGURE 6. SWITCHING TIME (tpzH, tpHz), CONTROL TO SIGNAL OUTPUT



VOLTAGE WAVEFORMS
FIGURE 7. CONTROL FEEDTHROUGH VOLTAGE





FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT

### TLC7135 Advanced LinCMOS™ 4 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTER

D2851, DECEMBER 1986

•	ADVA	ANCED	LinCMOS™	Technology

- Zero Reading for 0-V Input
- Precision Null Detection with True Polarity at Zero
- 1-pA Typical Input Current
- True Differential Input
- Multiplexed Binary-Coded-Decimal Output
- Low Rollover Error: ±1 Count Maximum
- Control Signals Allow Interfacing with UARTs or Microprocessors
- Autoranging Capability with Over- and Under-Range Signals
- TTL-Compatible Outputs
- Direct Replacement for Teledyne TSC7135, Intersil ICL7135, Maxim ICL7135, and Siliconix Si7135





Caution. This device has limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage.

### description

The TLC7135 converter is manufactured with Texas Instruments highly efficient ADVANCED LinCMOS™ technology. This 4 1/2-digit dual-slope-integrating analog-to-digital converter is designed to provide interfaces to both a microprocessor and a visual display. The digit-drive outputs D1 through D4 and multiplexed binary-coded-decimal outputs, B1 through B4, provide an interface for LED or LCD decoder/drivers as well as microprocessors.

The TLC7135 offers 50-ppm (one part in 20,000) resolution with a maximum linearity error of one count. The zero error is less than 10  $\mu$ V and zero drift is less than 0.5  $\mu$ V/°C. Source-impedance errors are minimized by low input current (less than 10 pA). Rollover error is limited to  $\pm$ 1 count.


The TLC7135 BUSY, STROBE, RUN/HOLD, OVER-RANGE, and UNDER-RANGE control signals support microprocessor-based measurement systems. The control signals also can support remote data acquisition systems with data transfer via universal asynchronous receiver transmitters (UARTs).


The TLC7135 is characterized for operation from 0°C to 70°C.

ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated.



2-221





### 

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>	4	5	6	٧
Supply voltage, V <sub>CC</sub> _	-3	- 5	-8	>
Reference voltage, V <sub>ref</sub>		1		<b>V</b>
High-level input voltage, CLK, RUN/HOLD, VIH	2.8			>
Low-level input voltage, CLK, RUN/HOLD, VIL			0.8	٧
Differential input voltage, V <sub>ID</sub>	V <sub>CC</sub> _ +1		V <sub>CC+</sub> -0.5	٧
Maximum operating frequency, f <sub>clock</sub> (see Note 1)	1.2	2		MHz
Operating free-air temperature range, TA	0		70	°C

NOTE 1: Clock frequency range extends down to 0 Hz.

# electrical characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_{ref} = 1 \text{ V}$ , $f_{clock} = 120 \text{ kHz}$ , $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAM	ETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	High-level	D1-D5,B1,B2,B4,B8	IO = -1 mA		2.4		5	V
VOH	output voltage	Other outputs	$I_0 = -10  \mu$	<b>A</b>	4.9		5	ľ
Vol	Low-level output	voltage	IO = 1.6 mA				0.4	V
	Peak-to-peak out (see Note 2)	put noise voltage	V <sub>ID</sub> = 0,	Full Scale = 2 V		15		μV
αVO	Zero-reading tem of output voltage	perature coefficient	V <sub>ID</sub> = 0,	0°C ≤ T <sub>A</sub> ≤ 70°C		0.5	2	μV/°C
ΊΗ	High-level input	current	$V_I = 5 V$ ,	0°C ≤ T <sub>A</sub> ≤ 70°C		0.1	10	μΑ
ήL	Low-level input of	current	$V_1 = 0 V$	0°C ≤ T <sub>A</sub> ≤ 70°C		-0.02	-0.1	mA
1.	Innut lookage ou	rrent, pins 9 and 10	V <sub>ID</sub> = 0	T <sub>A</sub> = 25°C		1	10	рA
lį	input leakage cu	irent, pins 3 and 10	VID - 0	0°C ≤ T <sub>A</sub> ≤ 70°C			250	PA.
laa	Positive supply of	urront	4	T <sub>A</sub> = 25°C		1	2	mA
ICC+	rositive supply t	urrent	f <sub>clock</sub> = 0	0°C ≤ T <sub>A</sub> ≤ 70°C			3	IIIA
	Nonetice sumple		4	T <sub>A</sub> = 25°C		-0.8	-2	mA
ICC -	Negative supply	Current	f <sub>clock</sub> = 0	0°C ≤ T <sub>A</sub> ≤ 70°C			-3	IIIA
Cpd	Power dissipation	n capacitance	See Note 3	,		40		pF

NOTES: 2. This is the peak-to-peak value that is not exceeded 95% of the time.

3. Factor relating clock-frequency to increase in supply current. At  $V_{CC+} = 5 \text{ V}$ 

 $I_{CC+} = I_{CC+(fclock = 0)} + C_{pd} \times 5 V \times f_{clock}$ 



### TLC7135 Advanced LinCMOS™ 4 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTER


operating characteristics,  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $V_{ref} = 1$  V,  $f_{clock} = 120$  kHz,  $T_A = 25$  °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
αFS	Full-scale temperature coefficient (see Note 4)	$V_{ID} = 2 \text{ V},  0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}$		,	- 5	ppm/°C
	Linearity error	-2 V ≤ V <sub>ID</sub> ≤ 2 V		0.5	1	count
	Differential linearity error (see Note 5)	-2 V ≤ V <sub>ID</sub> ≤ 2 V		0.01		LSB
	± Full-scale symmetry error (see Note 6) (rollover error)	V <sub>ID</sub> = ±2 V		0.5	1	count
	Display reading with 0-V input	$V_{\text{ID}} = 0$ , $0^{\circ}\text{C} \leq T_{\text{A}} \leq 70^{\circ}\text{C}$	0000	±.0000	+.0000	Digital Reading
	Display reading in actiomatric encustion	V <sub>ID</sub> = V <sub>ref</sub> , T <sub>A</sub> = 25°C	+.9998	+.9999	+1.0000	Digital
	Display reading in ratiometric operation	0°C ≤ T <sub>A</sub> ≤ 70°C	+.9995	+.9999	+1.0005	Reading

NOTES: 4. This parameter is measured with an external reference having a temperature coefficient of less than 0.01 ppm/°C.

5. The magnitude of the difference between the worst case step of adjacent counts and the ideal step.

6. Rollover error is the difference between the absolute values of the conversion for 2 V and -2 V.




† Delay between BUSY going low and the first STROBE pulse is dependent upon the analog input.

D2




200 .

200 COUNTS









<sup>†</sup>First D5 of AUTO ZERO and DE-INTEGRATE is one count longer.

FIGURE 4

Data Acquisition Circuits

### PRINCIPLES OF OPERATION

A measurement cycle for the TLC7135 consists of the following four phases.

- Auto-Zero Phase. The internal IN + and IN inputs are disconnected from the pins and internally connected to ANLG COMMON. The reference capacitor is charged to the reference voltage. The system is configured in a closed loop and the auto-zero capacitor is charged to compensate for offset voltages in the buffer amplifier, integrator, and comparator. The auto-zero accuracy is limited only by the system noise, and the overall offset, as referred to the input, is less than 10  $\mu$ V.
- 2. Signal Integrate Phase. The auto-zero loop is opened and the internal IN+ and IN- inputs are connected to the external pins. The differential voltage between these inputs is integrated for a fixed period of time. If the input signal has no return with respect to the converter power supply, IN can be tied to ANLG COMMON to establish the correct common-mode voltage. Upon completion of this phase, the polarity of the input signal is recorded.
- 3. De-integrate Phase. The reference is used to perform the de-integrate task. The internal IN - is internally connected to ANLG COMMON and IN + is connected across the previously charged reference capacitor. The recorded polarity of the input signal is used to ensure that the capacitor will be connected with the correct polarity so that the integrator output polarity will return to zero. The time, which is required for the output to return to zero, is proportional to the amplitude of the input signal. The return time is displayed as a digital reading and is determined by the equation 10,000 x (V<sub>ID</sub>/V<sub>ref</sub>). The maximum or full-scale conversion occurs when VID is two times Vref.
- Zero Integrator Phase. The internal IN is connected to ANLG COMMON. The system is configured in a closed loop to cause the integrator output to return to zero. Typically this phase requires 100 to 200 clock pulses. However, after an over-range conversion, 6200 pulses are required.

### description of analog circuits

### input signal range

The common mode range of the input amplifier extends from 1 V above the negative supply to 1 V below the positive supply. Within this range, the common mode rejection ratio (CMRR) is typically 86 dB. Both differential and common mode voltages cause the integrator output to swing. Therefore, care must be exercised to assure the integrator output does not saturate.

### analog common

Analog common (ANLG COMMON) is connected to the internal IN - during the auto-zero, de-integrate, and zero integrator phases. If IN - is connected to a voltage which is different than analog common during the signal integrate phase, the resulting common mode voltage will be rejected by the amplifier. However, in most applications, IN LO will be set at a known fixed voltage (power supply common for instance). In this application, analog common should be tied to the same point, thus removing the common mode voltage from the converter. Removing the common mode voltage in this manner will slightly increase conversion accuracy.

### reference

The reference voltage is positive with respect to analog common. The accuracy of the conversion result is dependent upon the quality of the reference. Therefore, to obtain a high accuracy conversion, a high quality reference should be used.



# description of digital circuits

# RUN/HOLD input

When the RUN/HOLD input is high or open, the device will continuously perform measurement cycles every 40,002 clock pulses. If this input is taken low, the IC will continue to perform the ongoing measurement cycle and then hold the conversion reading for as long as the pin is held low. If the pin is held low after completion of a measurement cycle, a short positive pulse (greater than 300 ns) will initiate a new measurement cycle. If this positive pulse occurs before the completion of a measurement cycle, it will not be recognized. The first STROBE pulse, which occurs 101 counts after the end of a measurement cycle, is an indication of the completion of a measurement cycle. Thus, the positive pulse could be used to trigger the start of a new measurement after the first STROBE pulse.

### **STROBE** input

Negative going pulses from this input are used to transfer the BCD conversion data to external latches, UARTS, or microprocesors. At the end of the measurement cycle, the digit-drive (D5) input goes high and remains high for 201 counts. The most significant digit (MSD) BCD bits are placed on the BCD pins. After the first 101 counts, halfway through the duration of output D1-D5 going high, the \$\overline{STROBE}\$ pin goes low for 1/2 clock pulse width. The placement of the \$\overline{STROBE}\$ pulse at the midpoint of the D5 high pulse allows the information to be latched into an external device on either a low-level or an edge. Such placement of the \$\overline{STROBE}\$ pulse also ensures that the BCD bits for the second MSD will not yet be competing for the BCD lines and latching of the correct bits is assured. The above process is repeated for the second MSD and the D4 output. Similarly, the process is repeated through the least significant digit (LSD). Subsequently, inputs D5 through D1 and the BCD lines will continue scanning without the inclusion of \$\overline{STROBE}\$ pulses. This subsequent continuous scanning causes the conversion results to be continuously displayed. Such subsequent scanning does not occur when an over-range condition occurs.

# **BUSY** output

The BUSY output goes high at the beginning of the signal integrate phase and remains high until the first clock pulse after zero-crossing or at the end of the measurement cycle if an over-range condition occurs. It is possible to use the BUSY pin to serially transmit the conversion result. Serial transmission can be accomplished by ANDing the BUSY and CLOCK signals and transmitting the ANDed output. The transmitted output consists of 10,001 clock pulses, which occur during the signal integrate phase, and the number of clock pulses, which occur during the de-integrate phase. The conversion result can be obtained by subtracting 10,001 from the total number of clock pulses.

# **OVER-RANGE** output

When an over-range condition occurs, this pin goes high after the BUSY signal goes low at the end of the measurement cycle. As previously noted, the BUSY signal remains high until the end of the measurement cycle when an over-range condition occurs. The OVER-RANGE output goes high at end of BUSY and goes low at the beginning of the de-integrate phase in the next measurement cycle.

### **UNDER-RANGE** output

At the end of the BUSY signal, this pin goes high if the conversion result is less than or equal to 9% (count of 1800) of the full-scale range. The UNDER-RANGE output is brought low at the beginning of the signal integrate phase of the next measurement cycle.



TLC7135

# Advanced LinCMOS™ 4 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTER

# PRINCIPLES OF OPERATION

### **POLARITY** output

The POLARITY output is high for a positive input signal and is updated at the beginning of each de-integrate phase. The polarity output is valid for all inputs including  $\pm 0$  and over-range signals.

# digit-drive (D5, D4, D2 and D1) outputs

Each digit-drive output (D1 through D5) sequentially goes high for 200 clock pulses. This sequential process is continuous unless an over-range occurs. When an over-range occurs, all of the digit drive outputs are blanked from the end of the strobe sequence until the beginning of the de-integrate phase (when the sequential digit drive activation begins again). The blanking activity, during an over-range condition, may be used to cause the display to flash and indicate the over-range condition.

### **BCD** outputs

The BCD bits (B8, B4, B2 and B1) for a given digit are sequentially activated on these outputs. Simultaneously, the appropriate Digit-drive line for the given digit is activated.

### system aspects

### integrating resistor

The value of the integrating resistor (R<sub>INT</sub>) is determined by the full scale input voltage and the output current of the integrating amplifier. The integrating amplifier can supply 20  $\mu$ A of current with negligible non-linearity. The equation for determining the value of this resistor is as follows:

$$R_{INT} = \frac{FULL\text{-SCALE VOLTAGE}}{I_{INT}}$$

Integrating amplifier current, I<sub>INT</sub>, from 5 to 40  $\mu$ A will yield good results. However, the nominal and recommended current is 20  $\mu$ A.

### integrating capacitor

The product of the integrating resistor and capacitor should be selected to give the maximum voltage swing without causing the integrating amplifier output to saturate and get too close to the power supply voltages. If the amplifier output is within 0.3 V of either supply, saturation will occur. With  $\pm$ 5-V supplies and ANLG COMMON connected to ground, the designer should design for a  $\pm$ 3.5-V to  $\pm$ 4-V integrating amplifier swing. A nominal capacitor value is 0.47  $\mu$ F. The equation for determining the value of the integrating capacitor (CINT) is as follows:

$$c_{INT} = \frac{10,000 \text{ x Clock Period x I}_{INT}}{INTEGRATOR OUTPUT VOLTAGE SWING}$$

where: I<sub>INT</sub> is nominally 20  $\mu$ A.

Capacitors with large tolerances and high dielectric absorption can induce conversion inaccuracies. A capacitor, which is too small could cause the integrating amplifier to saturate. High dielectric absorption causes the effective capacitor value to be different during the signal integrate and de-integrate phases. Polypropylene capacitors have very low dielectric absorption. Polystyrene and Polycarbonate capacitors have higher dielectric absorption, but also work well.



**Data Acquisition Circuits** 

### PRINCIPLES OF OPERATION

### auto-zero and reference capacitor

Large capacitors will tend to reduce noise in the system. Dielectric absorption is unimportant except during power-up or overload recovery. Typical values are 1  $\mu$ F.

### reference voltage

For high-accuracy absolute measurements, a high quality reference should be used.

### rollover resistor and diode

The TLC7135 has a small rollover error, however it can be corrected. The correction is to connect the cathode of any silicon diode to the INT OUT pin and the anode to a resistor. The other end of the resistor is connected to ANLG COMMON or ground. For the recommended operating conditions the resistor value is  $100 \ k\Omega$ . This value may be changed to correct any rollover error which has not been corrected. In many non-critical applications, the resistor and diode are not needed.

## maximum clock frequency

For most dual-slope A/D converters, the maximum conversion rate is limited by the frequency response of the comparator. In this circuit, the comparator follows the integrator ramp with a 3  $\mu$ s delay. Therefore, with a 160 kHz clock frequency (6  $\mu$ s period), half of the first reference integrate clock period is lost in delay. Hence, the meter reading will change from 0 to 1 with a 50  $\mu$ V input, 1 to 2 with a 150  $\mu$ V input, 2 to 3 with a 250  $\mu$ V input, etc. This transition at midpoint is desirable; however, if the clock frequency is increased appreciably above 160 kHz, the instrument will flash "1" on noise peaks even when the input is shorted. The above transition points assume a 2-V input range is equivalent to 20,000 clock cycles.

If the input signal is always of one polarity, comparator delay need not be a limitation. Clock rates of 1 MHz are possible since non-linearity and noise do not increase substantially with frequency. For a fixed clock frequency, the extra count or counts caused by comparator delay will be a constant and can be subtracted out digitally.

For signals with both polarities, the clock frequency can be extended above 160 kHz without error by using a low value resistor in series with the integrating capacitor. This resistor causes the integrator to jump slightly towards the zero-crossing level at the beginning of the de-integrate phase and thus, compensates for the comparator delay. This series resistor should be 10 to 50 ohms. This approach allows clock frequencies up to 480 kHz.

### minimum clock frequency

The minimum clock frequency limitations result from capacitor leakage from the auto-zero and reference capacitors. Measurement cycles as high as 10 seconds are not influenced by leakage error.

# rejection of 50 Hz or 60 Hz pickup

To maximize the rejection of 50 Hz or 60 Hz pickup, the clock frequency should be chosen so that an integral multiple of 50 Hz or 60 Hz periods occur during the signal integrate phase. To achieve rejection of these signals, some clock frequencies which could be used are as follows:

50 Hz: 250, 166.66, 125, 100 kHz, etc.

60 Hz: 300, 200, 150, 120, 100, 40, 33.33 kHz, etc.



TLC7135

# Advanced LinCMOS™ 4 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTER

### PRINCIPLES OF OPERATION

### zero-crossing flip-flop

This flip-flop interrogates the comparator's zero-crossing status. The interrogation is performed after the previous clock cycle and the positive half of the ongoing clock cycle have occurred so that any comparator transients which result from the clock pulses do not affect the detection of a zero-crossing. This procedure delays the zero-crossing detection by one clock cycle. To eliminate the inaccuracy, which is caused by this delay, the counter is disabled for one clock cycle at the beginning of the de-integrate phase. Therefore, when the zero-crossing is detected one clock cycle later than the zero-crossing actually occurs, the correct number of counts is displayed.

### noise

The peak-to-peak noise around zero is approximately 15  $\mu$ V (peak-to-peak value not exceeded 95% of the time). Near full scale, this value increases to approximately 30  $\mu$ V. Much of the noise originates in the auto-zero loop, and is proportional to the ratio of the input signal to the reference.

# analog and digital grounds


For high-accuracy applications, ground loops must be avoided. Return currents from digital circuits must not be sent to the analog ground line.

# power supplies

The TLC7135 is designed to work with  $\pm 5$ -V power supplies. However, 5-V operation is possible if the input signal does not vary more than  $\pm 1.5$  V from mid-supply.

# TLC7136C Advanced LinCMOS™ 3 1/2-DIGIT PRECISION ANALOG TO DIGITAL CONVERTER AND LCD DRIVER

D2849, OCTOBER 1986





Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

3E 🛮 18

(1000's) 4AB 119

POL (MINUS)

23 🗖 3A

22 3GJ

21 BP

100's

### description

The TLC7136C is a high-performance, very low-power 3 1/2-digit analog-to-digital converter (ADC). The TLC7136C contains seven-segment decoders, display drivers, a clock, and a reference. This device is designed to interface with liquid crystal displays and incorporates a backplane drive. The device can easily be powered with a 9-volt battery because the supply current is less than 100 microamperes.

The TLC7136C provides high accuracy and versatility and such features as auto-zeroing to less than 10 microvolts, zero drift of less than 1 µV/°C, maximum input bias current of 10 picoamperes, and rollover error of less than 1 count.

The differential input and on-chip reference are particularly useful when measuring load cells, strain gauges, and other bridge-type transducers. Single-supply operation provides economy in that a high-performance panel meter can be built with only seven passive components and a display. The TLC7136C is an improved version of the Intersil ICL7126 in that overrange hangover and hysteresis effects are eliminated.

The TLC7136C is characterized for operation from 0°C to 70°C.


ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated.

Pin Compatible with Intersil ICL7106;

ICL7126 and Teledyne TSC7106, TSC7136



functional block diagram (with external components)



NOTE: Letters beside switches indicate state of conversion during switch closure.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (VCC+ with respect to VCC-), VCC	15 V
Voltage range for any input except clock (see Note 1)	VCC - to VCC+
Clock input voltage range	. V <sub>test</sub> to V <sub>CC+</sub>
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	260°C

NOTE 1: Input voltages may exceed the supply voltages provided the input current is limited to ±100 µA.

# recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage			9		٧
$V_{ref}$	Reference input voltage	FS (full scale) V <sub>ID</sub> = 200 mV, See Note 2		100		mV
vret	FS V <sub>ID</sub> = 2 V			1		V
	Full-scale input voltage			2 V <sub>ref</sub>		٧
VI	Input voltage at IN HI or IN LO		V <sub>CC</sub> - +1		V <sub>CC+</sub> -0.5	V
C <sub>ref</sub>	f Reference capacitor		0.1		1	μF
Cz	Auto-zero capacitor		0.033		0.47	μF
C <sub>x</sub>	Integrator capacitor		0.047		0.15	μF
Rs	Integrator resistor	FS = 200 mV		180		kΩ
n <sub>s</sub> integrator resistor		FS = 2 V		1.8		MΩ
TA	Operating free-air temperatu	re	0		70	°C

# electrical characteristics, V<sub>CC</sub> = 9 V, f<sub>clock</sub> = 16 kHz, T<sub>A</sub> = 25 °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common-mode rejection ratio	$V_{IC} = \pm 1 \text{ V}, \qquad V_{ID} = 0,$ FS = 200 mV		50		μV/V
Noise voltage (peak-to-peak value not exceeded 95% of time)	V <sub>ID</sub> = 0, FS = 200 mV		15		μ∨
Input leakage current	V <sub>ID</sub> = 0		1	10	pΑ
Scale factor temperature coefficient	$V_{ID} = 199 \text{ mV},  T_A = 0 \text{ to } 70 ^{\circ}\text{C},$ See Note 3	-	1	5	ppm/°C
Analog common voltage (with respect to V <sub>CC+</sub> )	250 kΩ between COMMON and V <sub>CC+</sub>	-2.6	-3	-3.2	V
Temperature coefficient of analog common voltage (with respect to V <sub>CC+</sub> )	250 kΩ between COMMON and V <sub>CC+</sub>		150		ppm/°C
Peak-to-peak segment drive voltage (see Note 4)		4	5	6	V
Peak-to-peak backplane drive voltage (see Note 4)		4	5	6	V
Supply current (see Note 5)	V <sub>ID</sub> = 0		-50	100	μА
Power dissipation capacitance	See Note 6		40		pF

- NOTES: 2.  $V_{\mbox{\scriptsize ID}}$  is the voltage at IN HI with respect to IN LO.
  - 3. This is measured using a fixed external reference voltage with 0-ppm/°C temperature coefficient.
  - Backplane drive is in phase with segment drive for a turned-off segment, 180° out of phase for a turned-on segment. Backplane
    frequency is 20 times the conversion rate. The average dc component is less than 50 mV.
  - This does not include current through the common terminal. During the auto-zero phase, current is 10 to 20 μA higher. Use
    of a 48-kHz oscillator increases current by typically 8 μA.
  - 6. This can be used to determine the no-load dynamic power dissipation.  $P_D = C_{pd} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$



# TLC7136C Advanced Lincmos™ 3 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTER AND LCD DRIVER

operating characteristics over recommended operating free-air temperature range, VCC = 9 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Zero-input digital reading	V <sub>ID</sub> = 0, FS = 200 mV	-0.000	±0.000	+0.000	
Ratiometric digital reading	V <sub>ID</sub> = V <sub>ref</sub> = 100 mV	999	999/1000	1000	
Rollover error (see Note 7)	$V_{ID-} = V_{ID+} \approx 200 \text{ mV or } 2 \text{ V}$		±0.2	± 1	Count
Linearity error	FS = 200 mV or 2 V		±0.2	± 1	Count
Zero-reading temperature coefficient	V <sub>ID</sub> = 0,		0.2	1	μV/°C
	$T_A = 0$ °C to 70 °C		3.2		" " "

NOTE 7: Rollover error is the difference between the magnitudes of the conversion results for equal positive and negative inputs near full scale.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TEST CIRCUIT (CLOCK FREQUENCY = 16 kHz, 1 READING PER SECOND)





PARAMETER MEASUREMENT INFORMATION

FIGURE 2. TEST CIRCUIT (CLOCK FREQUENCY = 48 kHz, 3 READINGS PER SECOND)

**Data Acquisition Circuits** 

# PRINCIPLES OF OPERATION

A measurement cycle, for the TLC7136C, consists of four phases. The four phases are as follows:

- Auto-Zero Phase. The internal IN HI and IN LO inputs are disconnected from the pins and are internally
  connected to analog COMMON. The reference capacitor is charged to the reference voltage. The system
  is configured in a closed loop and the auto-zero capacitor is charged to compensate for offset voltages
  in the buffer amplifier, integrator, and comparator. The auto-zero accuracy is limited only by the system
  noise, and the overall offset, as referred to the input, is less than 10 microvolts.
- 2. Signal Integrate Phase. The auto-zero loop is opened and the internal IN HI and IN LO inputs are connected to the external pins. The differential voltage between these inputs is integrated for a fixed period of time. If the input signal has no return with respect to the converter power supply, IN LO can be tied to analog COMMON to establish the correct common-mode voltage. Upon completion of this phase, the polarity of the input signal is recorded.
- 3. Deintegrate (reference-integrate) Phase. The reference is used to perform the deintegrating task, which is performed in the following manner. The IN LO is internally connected to analog COMMON and IN HI is connected across the previously charged reference capacitor. The recorded polarity of the input signal is used to ensure that the capacitor will be connected with the correct polarity so that the integrator output will return to zero. The time that is required for the output to return to zero is proportional to the amplitude of the input signal. The return time is displayed as a digital reading and is determined by the equation 1000 VID/V<sub>ref</sub>.
- 4. Zero Integrator Phase. The internal IN LO is connected to analog COMMON. The system is configured in a closed loop to cause the integrator output to return to zero. Typically this phase requires 11 to 140 clock pulses. However, after an overrange conversion, 740 pulses are required.

### description of analog circuits

# input signal range

The common-mode range of the input amplifier extends from 1 volt above the negative supply to 0.5 volt below the positive supply. Within this range, the common mode rejection ratio (CMRR) is typically 86 dB.

The common-mode signal also causes the integrator output to swing and there is a possibility that the integrator output could saturate. This saturation, which causes an incorrect conversion, is most likely with the combination of a large positive common mode voltage and a large negative differential voltage. The negative differential voltage causes the integrator output to go positive when most of the integrator's positive output swing capability has been used up by the large positive common mode voltage. In such situations, the integrator swing can be reduced to less than the recommended 2-volt swing with a minimal reduction in accuracy. The linear range of the integrator output is within 0.3 volts of either supply.

### differential reference

The reference voltage must lie within the device power supply range. The major source of common-mode error is caused by the loss or gain of charge from the reference capacitor due to stray capacitances. With large common-mode voltages, the reference capacitor will gain charge or voltage while deintegrating a positive signal and, conversely, lose charge or voltage while deintegrating a negative signal. This gain or loss of reference capacitor voltage will cause a rollover error. The selection of a reference capacitor that is large in comparison to the stray capacitance will reduce the rollover error to less than 0.5 counts (see Component Value Selection).

# analog common

For battery operation or when the inputs are floating with respect to the TLC7136C power supply, the analog COMMON pin is used to set the common mode voltage. The COMMON pin is preset by internal circuits to a voltage that is approximately 3 volts less than the TLC7136C positive supply. This preset voltage will give a 6-volt end-of-battery life.



# PRODUCT PREVIEW

When the power supply voltage is greater than 7 volts, the TLC7136C zener will be in a regulating mode and the preset voltage at the COMMON pin will have reference-like qualities. The preset voltage will then have a low 0.001%-per-volt voltage coefficient, a low output impedance of approximately 35 ohms, and a temperature coefficient of less than 80 ppm/°C. Therefore, the preset voltage could be used for an on-chip reference, however, there are some limitations. For 2°C to 8°C temperature changes, a scale factor of one count or more can result. Also, if the power supply voltage drops below 7 volts, the voltage coefficient

will be poor since the zener will no longer be in a regulating mode.

PRINCIPLES OF OPERATION

Analog COMMON is connected to the internal IN LO during the auto-zero, deintegrate, and zero integrator phases. If IN LO is connected to a voltage that is different from analog common during the signal-integrate phase, the resulting common-mode voltage will be rejected by the amplifier. However, in certain applications, IN LO is set at a fixed known voltage, for example the power supply common voltage. For these applications, the COMMON pin should be tied to IN LO to eliminate the common-mode rejection error. The same consideration applies to the reference voltage. Referring the reference voltage to analog COMMON eliminates another common-mode error source. Referring the reference voltage to an analog common is accomplished by connecting COMMON to either REF LO or REF HI.

### test

The TEST pin performs two functions. First, it is connected to the internally generated digital supply (negative side) through a 500-ohm resistor. This connection allows the TEST pin to be used as the negative supply for external segment drivers, such as decimal points or any LCD segment that requires up to 1-milliampere load current. Second, the pin performs a test function. When the TEST pin is pulled up to  $V_{CC++}$ , all segments will turn on and the display will read -1888. In this test mode, a constant DC voltage is applied to the segments, rather than a square wave, and the segments may be damaged if the test is prolonged.

# description of digital circuits

An internal digital ground is generated with a 6-volt zener diode and a large P-channel source follower. This generated supply can handle the large capacitive currents that result when the backplane (BP) voltage is switched. Dividing the clock frequency by 800 gives the BP frequency. For 3 readings per second, the BP signal is a 5-volt, 60-Hz squarewave. The segments that are driven at the same frequency and amplitude are in phase with BP when onf, and out of phase with BP when on. Except in the test mode, a negligible amount of DC voltage is placed across the segments. For negative-polarity inputs, the polarity indication will become active. Also, if the placement of IN LO and IN HI is switched, the polarity indication can be switched accordingly.

### system timing

The TLC7136C clock circuit is shown in Figure 3. The three possible clock setups are pin 40 connected to an external oscillator, a crystal between pins 39 and 40, or an RC oscillator with connections to pins 38, 39, and 40.

The frequency of the clock oscillator is first divided by four and then the resulting clock signal is used to clock the decade counters. The divide-by-four clock signal is then further divided to form the four convert-cycle phases, which are as follows:


- 1. 1,000 counts for signal integration.
- 2. 0 to 2,000 counts for reference deintegration.

**Data Acquisition Circuits** 

# PRINCIPLES OF OPERATION

- 3. 11 to 140 counts for zero integration (with an overranged conversion of greater than 2,060 counts, the zero integrator phase will require 740 counts, and auto-zero will require 260 counts).
- 4. 910 to 2900 counts for auto-zero (for signals less than full-scale, auto-zero gets the unused portion of reference deintegration and zero integration).

The total measurement cycle requires 4,000 counts or 16,000 clock pulses. A 48-kilohertz oscillator would be required for three readings per second.



NOTE: This figure shows all three external control circuits connected; however, only one external circuit (crystal, RC network or external oscillator) is connected for proper operation.

# FIGURE 3. CLOCK CIRCUITS

# component value selection

### integrating resistor

The buffer amplifier and integrator class A output stages require approximately 6 microamperes of quiescent current and can source -1 microampere of current without inducing any significant nonlinearity. The integrating resistor should be sufficiently large that the buffer amplifier and integrator will remain in this linear region. However, the resistor must also be small enough that PC board leakage remains insignificant. Values of 180 kilohms and 1.8 megohms are recommended for the respective 200-millivolt and 2-volt full-scale voltages.

# integrating capacitor

The integrating capacitor should be chosen to give the maximum voltage swing, yet not allow the combined tolerances of the integrating resistor and capacitor to cause the integrator to saturate. The linear range of the integrator extends to within 0.3 volt of  $V_{CC}$  – or  $V_{CC}$ +. A +2-volt full-scale integrator swing works fine when analog common is used as the reference. Capacitor values of 0.047 microfarad and 0.15 microfarad are recommended for 3 (48-kilohertz oscillator) and 1 (16-kilohertz oscillator) readings per second respectively. As the oscillator frequency is increased, the capacitor value must be decreased to maintain the same output swing. Polypropylene capacitors are recommended because of their reasonable cost and low dielectric absorption, which produces low roll-over errors.



# TLC7136C Advanced LinCMOS™ 3 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTER AND LCD DRIVER




FIGURE 4. TIMING DIAGRAM

### auto-zero capacitor

The size of this capacitor has an effect upon the noise of the system. For 200-millivolt full-scale applications, in which noise must be kept to a minimum, a 0.47-microfarad capacitor is recommended. The zero-integrator phase allows the use of a large auto-zero capacitor without the accompanying hysteresis or overrange hangover problems that can occur with the ICL7126 or ICL7106.

# reference capacitor

A 0.1-microfarad capacitor is fine for most applications. However, with large common-mode signals, if the REF LO pin is not connected to analog COMMON and the full-scale voltage is 200 millivolts, a larger capacitor is required to prevent rollover error. A 1-microfarad capacitor will hold this rollover error to 0.5 counts.

### oscillator components

A 50-pF capacitor is recommended for all frequency ranges. The resistor can be selected from the equation:

f = 0.45/RC

where: R = 180 kilohms for 48-kilohertz oscillator (3 readings per second) and 560 kilohms for 16-kilohertz oscillator (1 reading per second).

### reference voltage

An input voltage of 2  $V_{ref}$  is required to obtain a full-scale reading of 2,000 counts. Therefore, for a full-scale of 200 millivolts and 2 volts,  $V_{ref}$  should be 100 millivolts and 1 volt respectively. In many situations, the designer might like to have a full-scale voltage other than 200 millivolts or 2 volts. In situations where the designer desires a full-scale voltage of X volts, the designer can select a  $V_{ref}$  of X/2 volts. The value of the integrating resistor can be determined by the following equation:

 $\frac{\text{X volts (desired full-scale)}}{200 \text{ mV}}$  =  $\frac{\text{Value of Integrating Resistor for X volts full-scale}}{180 \text{ kΩ (integrating resistor for 200 mV full-scale)}}$ 

If X volts is greater than 200 millivolts, it is better to work with an X/2 volts reference, since dividing the X volts down to 200 millivolts will cause the input signal to be more susceptible to noise.

Sometimes a designer will want a digital reading of zero when V<sub>I</sub> does not equal zero. This desire can be met by connecting V<sub>I</sub> between IN HI and COMMON and the zero-reading V<sub>I</sub> between COMMON and IN LO.



# Advanced LinCMOS™ Silicon-Gate Technology

- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- **Guaranteed Monotonicity**
- Segmented High-Order Bits Ensure Low-Glitch Output
- Designed to be Interchangeable with Analog Devices AD7524, PMI PM-7524, and Micro Power Systems MP7524
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

KEY PERFORMANCE SPECIFICATIONS						
Resolution	8 Bits					
Linearity error	½ LSB Max					
Power dissipation	5 mW Max					
at V <sub>DD</sub> = 5 V	5 IIIVV IVIAX					
Settling time	100 ns Max					
Propagation delay	80 ns Max					

(TOP VIEW)				
υт1 [[	1	J <sub>16</sub>	RFB	
UT2 🛚	2	15	REF	
GND 🗍	3	14		

D OR N PACKAGE

OUT1 🔲 1	U <sub>16</sub> ∏R <sub>FB</sub>
OUT2 🛮 2	15 REF
GND ☐3	14 🗖 ∨ <sub>DD</sub>
DB7 <b>∏</b> 4	13 🔲 WR
DB6 <b>∏</b> 5	12 🗌 CS
DB5 <b>∏</b> 6	11 DB0
DB4 🔲 7	10 DB1
DB3 🛮 8	9 DB2

# description

The TLC7524 is an Advanced LinCMOS™ 8-bit digital-to-analog converter (DAC) designed for easy interface to most popular microprocessors.

The TLC7524 is an 8-bit multiplying DAC with input latches and with a load cycle similar to the "write" cycle of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most-significant bits, which produce the highest glitch impulse. The TLC7524 provides accuracy to ½ LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5 milliwatts typically.


Featuring operation from a 5-V to 15-V single supply, the TLC7524 interfaces easily to most microprocessor buses or output ports. Excellent multiplying (2 or 4 quadrant) makes the TLC7524 an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7524I is characterized for operation from -25°C to 85°C, and the TLC7524C is characterized for operation from 0°C to 70°C.


Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



# functional block diagram



# operating sequence



# TLC7524 Advanced LinCMOS™ 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>DD</sub> 0.3 V to 16.5 V
Digital input voltage, V <sub>1</sub>
Reference voltage, V <sub>ref</sub> ± 25 V
Peak digital input current, I <sub>1</sub>
Operating free-air temperature range: TLC7524I25°C to 85°C
TLC7524C 0°C to 70°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

# recommended operating conditions

		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 15 V			LIMIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>		4.75	5	5.25	14.5	15	15.5	V	
Reference voltage, V <sub>ref</sub>			± 10			± 10		V	
High-level input voltage, VIH		2.4			13.5			V	
Low-level input voltage, V <sub>IL</sub>				0.8			1.5	V	
CS setup time, t <sub>SU</sub> (CS)		40			40			ns	
CS hold time, th(CS)		0			0			ns	
Data bus input setup time, t <sub>su(D)</sub>		25			25			ns	
Data bus input hold time, th(D)		10			10			ns	
Pulse duration, WR low, tw(WR)		40			40			ns	
Operating free-air temperature, TA	TLC7524I	- 25		85	- 25		85	°C	
	TLC7524C	 0		70	0		70	] '	

# electrical characteristics over recommended operating free-air temperature range, $V_{ref} = \pm 10 \text{ V}$ , OUT1 and OUT2 at GND (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	٧ <sub>t</sub>	D = 5	٧	V <sub>DD</sub> = 15 V			UNIT
	PANAIVIE I EN		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONI
ЧН	High-level input current		$V_I = V_{DD}$			10			10	μΑ
կլ	Low-level input curre	ent	V <sub>I</sub> = 0			- 10			- 10	μΑ
	Output leakage curre	nt,	DBO-DB7 at 0 V, WR, CS at 0 V,			± 400			± 200	nA
	OUT1 (Pin 1)		$V_{ref} = \pm 10 V$			±400			1200	IIA.
	Output leakage curre	nt,	DB0-DB7 at V <sub>DD</sub> , WR, CS at 0 V,			± 400			± 200	nA
	OUT2 (Pin 2)		$V_{ref} = \pm 10 V$			1400			1200	"
IDD	Supply current (quies	scent)	DB0-DB7 at V <sub>IH(min)</sub> or V <sub>IL(max)</sub>			1			2	mA
1 <sub>DD</sub>	Supply current (standby)		DB0-DB7 at 0 V or V <sub>DD</sub>			500			500	μΑ
kovo	Supply voltage sensi	tivity,	$\Delta V_{DD} = \pm 10\%$		0.01	0.16		0.005	0.04	%FSR
ksvs	$\Delta gain/\Delta V_{DD}$		AVDD = ±10%		0.01	0.10		0.000	0.04	701 311
Ci	Input capacitance,		V <sub>I</sub> = 0			5			5	pF
9	DB0-DB7, WR, CS		VI = 0			J			3	Pi
C <sub>o</sub>	Output capacitance,	OUT1	DB0-DB7 at 0 V,			30			30	pF
	Output capacitance,	OUT2	WR and CS at 0 V			120			120	, pi
C	Output capacitance	OUT1	DB0-DB7 at V <sub>DD</sub> ,			120			120	pF
Co		OUT2	WR and CS at 0 V			30			30	Pr
	Reference input impe	edance		5		20	5		20	kΩ
	(Pin 15 to GND)					20			20	141

operating characteristics over recommended operating free-air temperature range,  $V_{ref} = \pm 10 \text{ V}$ , OUT1 and OUT2 at GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	DD = 5	V	V <sub>D</sub>	D = 15	٧	UNIT
PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup> MA		MAX	MIN	TYP <sup>†</sup>	MAX	UNII
Linearity error				±0.5			±0.5	LSB
Gain error	See Note 1			± 2.5			± 2.5	LSB
Settling time (to ½ LSB)	See Note 2			100			100	ns
Propagation delay (from		1						
digital input to 90% of	See Note 2	1		80			80	ns
final analog output current)		1			l			
Feedthrough at OUT1 or OUT2	$V_{ref} = \pm 10 \text{ V } (100\text{-kHz sinewave})$ $\overline{\text{WR}}$ and $\overline{\text{CS}}$ at 0 V, DB0-DB7 at 0 V			0.5			0.5	%FSR
Temperature coefficient of gain	T <sub>A</sub> = 25°C to MAX		±0.004			±0.001		%FSR/°C

 $^{\dagger}$ Typical values at  $T_A = 25$  °C.

NOTES: 1. Gain error is measured using the internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> - 1 LSB.

2. OUT1 load = 100  $\Omega$ ,  $C_{ext}$  = 13 pF,  $\overline{WR}$  at 0 V,  $\overline{CS}$  at 0 V, DB0-DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.

# principles of operation

The TLC7524 is an 8-bit multiplying D/A converter consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded and these decoded bits, through a modification in the R-2R ladder, control three equally weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 1. With all digital inputs low, the entire reference current, I<sub>ref</sub>, is switched to OUT2. The current source I/256 represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source I<sub>Ikg</sub> represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30 pF maximum) appears at OUT2 and the on-state switch capacitance (120 pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 1. Analysis of the circuit for all digital inputs high is similar to Figure 1; however, in this case, I<sub>ref</sub> would be switched to OUT1.

Interfacing the TLC7524 D/A converter to a microprocessor is accomplished via the data bus and the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  control signals. When  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are both low, the TLC7524 analog output responds to the data activity on the DBO-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{\text{CS}}$  signal or  $\overline{\text{WR}}$  signal goes high, the data on the DBO-DB7 inputs are latched until the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  signals go low again. When  $\overline{\text{CS}}$  is high, the data inputs are disabled regardless of the state of the  $\overline{\text{WR}}$  signal.

The TLC7524 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.

principles of operation (continued)




FIGURE 1. TLC7524 EQUIVALENT CIRCUIT WITH ALL DIGITAL INPUTS LOW




FIGURE 2. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)




FIGURE 3. BIPOLAR OPERATION (4-QUADRANT OPERATION)

NOTES: 3. RA and RB used only if gain adjustment is required.

4. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.



# principles of operation (continued)

TABLE 1. UNIPOLAR BINARY CODE

DIGITAL INPUT (SEE NOTE 5) MSB LSB	ANALOG OUTPUT
11111111	-V <sub>ref</sub> (255/256)
10000001	-V <sub>ref</sub> (129/256)
10000000	$-V_{ref}$ (128/256) = $-V_{ref}/2$
01111111	-V <sub>ref</sub> (127/256)
00000001	-V <sub>ref</sub> (1/256)
00000000	0

NOTES: 5. LSB =  $1/256 (V_{ref})$ . 6. LSB =  $1/128 (V_{ref})$ .

TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DIGITAL INPUT (SEE NOTE 6) MSB LSB	ANALOG OUTPUT
11111111	V <sub>ref</sub> (127/128)
10000001	V <sub>ref</sub> (1/128)
10000000	0
01111111	-V <sub>ref</sub> (1/128)
00000001	-V <sub>ref</sub> (127/128)
00000000	-V <sub>ref</sub>

# microprocessor interfaces




FIGURE 4. TLC7524-Z-80A INTERFACE




FIGURE 5. TLC7524-6800 INTERFACE






FIGURE 6. TLC7524-8051 INTERFACE

# TLC7528 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

N DUAL-IN-LINE PACKAGE

D2979, JANUARY 1987

•	ADVANCED	LinCMOS™	Silicon-Gate
	Technology	·	

- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Guaranteed Monotonicity

Propagation Delay at VDD = 5 V

- Designed to be Interchangeable with Analog Devices ADC7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

with TMS320	adding interra
KEY PERFORMANCE SPECIFIC	CATIONS
Resolution	8 bits
Linearity Error	1/2 LSB
Power Dissipation at V <sub>DD</sub> = 5 V	5 mW
Settling Time at VDD = 5 V	100 ns

80 ns

### (TOP VIEW) AGND T1 U20 OUTB OUTA $\Pi_2$ 19 RFBB 18 REFB RFBA ☐3 REFA 14 17 VDD DGND [5 16 WR DACA/DACB 6 15 \( \overline{CS} 14 DBO (LSB) (MSB) DB7 □7 DB6 ∏8 13 DB1 DB5 []9 12 DB2 DB4 ∏10 11 □ DB3

# description

The TLC7528 is a dual 8-bit digital-to-analog converter designed with separate on-chip data latches and featuring excellent DAC-to-DAC matching. Data is transferred to either of the two DAC data latches via a common 8-bit input port. Control input DACA/DACB determines which DAC is to be loaded. The "load" cycle of the TLC7528 is similar to the "write" cycle of a random-access memory, allowing easy interface to most popular microprocessor busses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.


The TLC7528 operates from a 5-volt to 15-volt power supply and dissipates less than 15 mW (typical). Excellent 2- or 4-quadrant multiplying makes the TLC7528 a sound choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7528I is characterized for operation from -25 to  $85\,^{\circ}$ C. The TLC7528C is characterized for operation from  $0\,^{\circ}$ C to  $70\,^{\circ}$ C.


ADVANCED LinCMOS is a trademark of Texas Instruments Incorporated



# functional block diagram



# operating sequence



# ADVANCE INFORMATION

# TLC7528 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VDD (to AGND or DGND)
Voltage between AGND and DGND ±VDD
Input voltage, V <sub>I</sub> (to DGND)
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub> (to AGND)±25 V
Output voltage, VOA or VOB (to AGND) ±25 V
Peak input current
Operating free-air temperature range: TLC7528I – 25°C to 85°C
TLC7528C 0°C to 70°C
Storage temperature range65 °C to 150 °C

# recommended operating conditions

		V <sub>DD</sub> =	4.75 V to	5.25 V	V <sub>DD</sub> =	14.5 V to	15.5 V	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub>			±10			±10		V
High-level input voltage, VIH		2.4			13.5			٧
Low-level input voltage, VIL				0.8			1.5	V
CS setup time, t <sub>Su(CS)</sub>		50			50			ns
CS hold time, th(CS)		0			0			ns
DAC select setup time, t <sub>su(DAC)</sub>		50			50			ns
DAC select hold time, th(DAC)		10			10			ns
Data bus input setup time t <sub>su(D)</sub>		25			25			ns
Data bus input hold time th(D)		0			0			ns
Pulse duration, WR low, tw(WR)		50			50			ns
Operating free-air temperature, TA	TLC7528I	- 25		85	- 25		85	°C
	TLC7528C	0		70	0		70	٠

# TLC7528 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

electrical characteristics over recommended operating free-air temperature range,  $V_{refA} = V_{refB} = 10 \text{ V}$ ,  $V_{OA}$  and  $V_{OB}$  at 0 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V	V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 15 V			UNIT
	PARAMET	:R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
Ιн	H High-level input current		$V_I = V_{DD}$			10			10	μΑ
IIL	Low-level input of	current	V <sub>i</sub> = 0 V			-10			- 10	μΑ
	Reference input (Pin 15 to GND)	impedance		8	11	15	8	11	15	kΩ
1	OUTA		DACA data latch loaded with 00000000, V <sub>refA</sub> = ±10 V			±400			± 200	nA
likg	current	оитв	DACB data latch loaded with 00000000, V <sub>refB</sub> = ±10 V			± 400			± 200	пА
	Input resistance match (REFA to REFB)					±1%			±1%	
	DC supply sensitivity, Δ gain/Δ V <sub>DD</sub>		ΔV <sub>DD</sub> = ±10%			0.04			0.02	%/%
IDD	Supply current (d	quiescent)	DB0-DB7 at V <sub>IH</sub> min or V <sub>IL</sub> max			1			1	mA
lDD	Supply current (s	standby)	DB0-DB7 at 0 V or VDD			0.5			0.5	mA
	Input	DB0-DB7				10			10	
Ci	capacitance	WR, CS DACA/DACB				15			15	pF
_	Output capacitance,		DAC data latches loaded with 00000000			50			50	-F
co	(OUTA, OUTB)		DAC data latches loaded with 11111111			120			120	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

# Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

operating characteristics over recommended operating free-air temperature range.  $V_{refA} = V_{refB} = 10 \text{ V}$ ,  $V_{OA}$  and  $V_{OB}$  at 0 V (unless otherwise noted)

PARAMETER TEST CONDITIONS		TEST COMPLETIONS	V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 15 V			UNIT	
		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONII
Linearity error					± 1/2			±1/2	LSB
Settling time (to 1	/2 LSB)	See Note 1			100			100	ns
Gain error		See Note 2			2.5			2.5	LSB
AC foodsbuowsh	REFA to OUTA	San Nata 2			-65			-65	dB
AC feedthrough	REFB to OUTB	See Note 3			-65			- 65	1 ° 1
Temperature coef	ficient of gain	See Note 4			0.007		(	0.0035	%FSR/°C
Propagation delay (from digital input to 90% of final analog output current)		See Note 5			80			80	ns
Channel-to-	REFA to OUTB	See Note 6		77			77		dB
channel isolation	REFB to OUTA	See Note 7		77			77		1 "
Digital-to-analog glitch impulse area		Measured for code transition from 00000000 to 111111111, $T_A = 25$ °C		160			440		nVs
Digital crosstalk glitch impulse area		Measured for code transition from 00000000 to 111111111, $T_A = 25$ °C		30			60		nVs
Harmonic distortion	on	$V_i = 6 \text{ V rms},  f = 1 \text{ kHz},$ $T_A = 25 ^{\circ}\text{C}$		-85			-85		dB

- NOTES: 1. OUTA, OUTB load = 100 Ω, Cext = 13 pF; WR and CS at 0 V; DB0-DB7 at 0 V to VDD or VDD to 0 V.
  - 2. Gain error is measured using an internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> 1 LSB.
    - 3. Vref = 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 00000000.
  - 4. Temperature coefficient of gain measured from 0°C to 25°C or from 25°C to 70°C.
  - 5. VrefA = VrefB = 10 V; OUTA/OUTB load = 100 Ω, C<sub>ext</sub> = 13 pF; WR and CS at 0 V; DBo-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.
    6. Both DAC latches loaded with 111111111; V<sub>refA</sub> = 20 V peak-to-peak, 100-kHz sine wave; V<sub>refB</sub> = 0; T<sub>A</sub> = 25 °C.
    7. Both DAC latches loaded with 111111111; V<sub>refB</sub> = 20 V peak-to-peak, 100-kHz sine wave; V<sub>refA</sub> = 0; T<sub>A</sub> = 25 °C.

# principles of operation

The TLC7528 contains two identical 8-bit multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground pin 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current (Ilkg) flows across internal junctions, and as with most semiconductor devices, doubles every 10 °C. Co is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of Co is 50 pF to 120 pF maximum. The equivalent output resistance ro varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

Interfacing the TLC7528 to a microprocessor is accomplished via the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$ control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the TLC7528 analog output, specified by the  $\overline{DACA}/DACB$ control line, responds to the activity on the DBO-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the CS signal or WR signal goes high, the data on the DB0-DB7 inputs is latched until the CS and WR signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

The digital inputs of the TLC7528 provide TTL compatibility when operated from a supply voltage of 5 V. The TLC7528 may be operated with any supply voltage in the range from 5 V to 15 V, however, input logic levels are not TTL compatible above 5 V.






FIGURE 1. SIMPLIFIED FUNCTIONAL CIRCUIT FOR DACA





FIGURE 2. TLC7528 EQUIVALENT CIRCUIT, DACA LATCH LOADED WITH 11111111.

# MODE SELECTION TABLE

DACA/ DACB	CS	WR	DACA	DACB
L	L	L	WRITE	HOLD
н	L	L	HOLD	WRITE
x	н	х	HOLD	HOLD
Х	х	Н	HOLD	HOLD


L = low level, H = high level, X = don't care

The TLC7528 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - 2. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

FIGURE 3. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 5 for recommended values. Adjust R1 for VOA = 0 V with code 10000000 in DACA latch. Adjust R3 for VOB = 0 V with 10000000 in DACB latch.
  - 2. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
  - 3. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

### FIGURE 4. BIPOLAR OPERATION (4-QUADRANT OPERATION)

TABLE 1. UNIPOLAR BINARY CODE

DAC LATCH CONTENTS  MSB LSB <sup>†</sup>	ANALOG OUTPUT
11111111	- V <sub>i</sub> (255/256)
10000001	~V <sub>i</sub> (129/256)
10000000	$-V_i$ (128/256) = $-V_i/2$
01111111	– V <sub>i</sub> (127/256)
0000001	– V <sub>i</sub> (1/256)
00000000	$-V_i(0/256) = 0$


† 1 LSB = 
$$(2-8)V_i$$

TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC LATCH CONTENTS MSB LSB <sup>‡</sup>	ANALOG OUTPUT
11111111	V <sub>i</sub> (127/128)
10000001	V <sub>i</sub> (1/128)
10000000	0 V
01111111	−V <sub>i</sub> (1/128)
00000001	-V <sub>i</sub> (127/128)
00000000	-V <sub>i</sub> (128/128)


$$^{\ddagger}$$
 1 LSB =  $(2^{-7})V_i$ 

# microprocessor interface information



NOTE: A = decoded address for TLC7528 DACA. A+1 = decoded address for TLC7528 DACB.


FIGURE 5. TLC7528 - INTEL 8051 INTERFACE



NOTE: A = decoded address for TLC7528 DACA. A+1 = decoded address for TLC7528 DACB.

FIGURE 6. TLC7528 - 6800 INTERFACE





NOTE: A = decoded address for TLC7528 DACA. A+1 = decoded address for TLC7528 DACB.

FIGURE 7. TLC7528 TO Z80-A INTERFACE

# programmable window detector

The programmable window comparator shown in Figure 8 will determine if voltage applied to the DAC feedback resistors are within the limits programmed into the TLC7528 data latches. Input signal range depends on the reference and polarity, that is, the test input range is 0 to  $-V_{\text{ref}}$ . The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits will drive the output high.




FIGURE 8. DIGITALLY PROGRAMMABLE WINDOW COMPARATOR (UPPER- AND LOWER-LIMIT TESTER)



# digitally controlled signal attenuator

Figure 9 shows the TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.

Attentuation db =  $-20 \log_{10} D/256$ , D = digital input code




FIGURE 9. DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR

TABLE 3. ATTENUATION vs DACA, DACB CODE

ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN(dB)	DAC INPUT CODE	CODE IN
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43


# programmable state-variable filter

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications in which microprocessor control of filter parameters is required.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this is easily achieved.

$$f_C = \frac{1}{2\pi R1 C1}$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5. This defines the limits of the component values.



- B. C3 compensates for the op-amp gain-bandwidth limitations.
- 256 × (DAC ladder resistance) C. DAC equivalent resistance equals DAC digital code

FIGURE 10. DIGITALLY CONTROLLED STATE-VARIABLE FILTER

•	ADVANCED LinCMOS™ Silicon-Gate Technology	N DUAL-IN-LINE PACKAGE (TOP VIEW)			
•	Guaranteed Monotonicity	OUT1 ☐1 ☐16☐ RFB			
•	Fast Settling Time	OUT2			
•	CMOS/TTL Compatible	(MSB) BIT 1 4 13 BIT 10 (LSB)			
•	Four-Quadrant Multiplication	BIT 2 ☐ 5 12 ☐ BIT 9 BIT 3 ☐ 6 11 ☐ BIT 8			
•	Designed to be Interchangeable with Analog Devices AD7533, AD7520, and PMI	BIT 4 ☐ 7 10 ☐ BIT 7 BIT 5 ☐ 8 9 ☐ BIT 6			

	KEY PERFORMANCE	
SPECIFICATIONS		ONS
	Resolution	10 Bits
	Linearity Error	1/2 LSB
	Power Dissipation	30 mW
	Settling Time	150 ns

PM-7533

# description

The TLC7533 is an ADVANCED LinCMOS™ 10-bit digital-to-analog converter featuring two- and fourquadrant multiplication.

The TLC7533 is pin and functionally equivalent to the AD7520 and AD7533. Texas Instruments advanced thin-film-on-monolithic-CMOS fabrication process provides 10-bit linearity without laser trimming.

The TLC7533 features TTL or CMOS compatibility with low input leakage currents from 5-V to 15-V power supplies. Output scaling is provided by an internal feedback resistor and an external operational amplifier. Both positive and negative reference voltages can be utilized.

The TLC7533I is characterized for operation from -25°C to 85°C. The TLC7533C is characterized for operation from 0°C to 70°C.

ADVANCED LinCMOS is a trademark of Texas Instruments Incorporated



## TLC7533I, TLC7533C Advanced Lincmos™ 10-bit multiplying Digital-to-analog converters

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	0.3 V to 16.5 V
Digital input voltage, V <sub>I</sub>	$-0.3$ to $V_{DD} + 0.3$ V
Reference voltage, V <sub>ref</sub>	
Operating free-air temperature range: TLC7533I	25°C to 85°C
TLC7533C	0°C to 70°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to the network ground terminal.

#### recommended operating conditions

	-	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>						
Reference voltage, V <sub>ref</sub>		±10		٧		
High-level input voltage, VIH	2.4			V		
Low-level input voltage, VIL	,			0.8	V	
O	TLC7533I	- 25		85		
Operating free-air temperature, TA	TLC7533C	0		70	٥C	

# electrical characteristics over recommended operating temperature range, $V_{DD} = 15 \text{ V}$ , $V_{ref} = \pm 10 \text{ V}$ , OUT1 and OUT2 at 0 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
11	Input leakage current, digital input		V <sub>I</sub> = 0 or V <sub>DD</sub>		± 1	μΑ
rı	Input resistance (pin 15) (see Note 2)			5	20	kΩ
1	Outrust lealings assument	OUT1	Digital inputs at VIL		± 200	
llkg	Output leakage current	OUT2	Digital inputs at VIH		± 200	nΑ
1.	Supply voltage sensitivity		$V_{DD} = 14 \text{ V to } 16.5 \text{ V},$		0.008	%/%
k <sub>svs</sub>	(ΔA <sub>V</sub> /ΔV <sub>DD</sub> ) (see Note 3)		Digital inputs at VIH	,	0.008	
lDD	Supply current				2	mA
Ci	Input capacitance, digital input		VI = VIL		10	pF
		OUT1	Digital inputs at VIH	100		
_	Output consitence	OUT2	Digital inputs at VIH		35	
co	Output capacitance	OUT1	Digital innuits at V		35	pF
		OUT2	Digital inputs at V <sub>IL</sub>		100	]

NOTES: 2. Temperature coefficient is approximately -300 ppm/°C.

Ay is the ratio of the DAC's external operational amplifier output voltage to the REF input voltage when using the internal feedback resistor.

# operating characteristics over recommended operating free-air temperature range, $V_{DD} = 15 \text{ V}$ , $V_{ref} = 10 \text{ V}$ , OUT1 and OUT2 at 0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Relative accuracy	See Note 4		±0.05	%FSR
Gain error	Digital inputs at VIH, See Notes 4 and 5		±1.5	%FS
Output current settling time	To $\pm 0.05\%$ FSR, R <sub>L</sub> = 100 $\Omega$ ,		150	ns
Output current settling time	Digital inputs changing from VIH to VIL, or VIL to VIH		150	115
Feedthrough error	Digital inputs at VIL,		± 0.1	%FSR
reedinough enoi	$V_{ref} = \pm 10 \text{ V}$ sine wave at 100 kHz		, 10.1	701 SN

NOTES: 4. Practical Full Scale Range (FSR) =  $V_{ref}$  - 1 LSB.

 Gain error is measured using the internal feedback resistor. Full-Scale (FS) = -V<sub>ref</sub> (1023/1024). Maximum gain change from T<sub>A</sub> = 25 °C to minimum or maximum temperature is 0.1% FSR.



#### PRINCIPLES OF OPERATION

The TLC7533 is a 10-bit multiplying D/A converter consisting of an inverted R-2R ladder and analog switches. Binary-weighted currents are switched between the OUT1 and OUT2 bus lines by NMOS current switches. The on-state resistances of these switches are binarily scaled so that the voltage drop across every switch is the same. The OUT1 and OUT2 bus lines should be maintained at the same potential so that the current in each ladder leg remains constant and is independent of the switch state. Most applications require only the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is shown in Figure 1. With all of the digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2 as shown in Figure 2. The current source  $I_{ref}/1024$  represents the constant current flowing through the termination resistor of the R-2R ladder; while the current source  $I_{lkg}$  represents leakage currents to the substrate. The output capacitances,  $C_{O(1)}$  and  $C_{O(2)}$ , are due to the capacitance of the NMOS current switches and vary with the switch state. With all digital inputs low, all of the current switches and the entire resistor ladder are switched to the OUT2 bus line. The capacitance appearing at OUT2 is a maximum of 100 pF; at OUT1 there is a maximum of 35 pF. With all digital inputs high, all of the current switches are switched to OUT1, and 100 pF maximum appears at OUT1. A maximum of 35 pF appears at OUT2 as shown in Figure 3.




FIGURE 1. SIMPLIFIED DAC CIRCUIT - ALL DIGITAL INPUTS LOW




FIGURE 2. DAC EQUIVALENT CIRCUIT — ALL DIGITAL INPUTS LOW




FIGURE 3. DAC EQUIVALENT CIRCUIT —
ALL DIGITAL INPUTS HIGH

**Data Acquisition Circuits** 

#### TYPICAL APPLICATION DATA

The TLC7533 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 4 and 5. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.




FIGURE 4: UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)




FIGURE 5. BIPOLAR OPERATION (4-QUADRANT OPERATION)

NOTES: 6. RA and RB are used only if gain adjustment is required.

7. C<sub>1</sub> (10-33 pF) may be required for phase compensation when using high-speed op-amps.

TABLE 1. UNIPOLAR BINARY CODE

DAC DIGITAL INPUT MSB LSB <sup>†</sup>	ANALOG OUTPUT
1111111111	-V <sub>I</sub> (1023/1024)
100000001	-V <sub>I</sub> (513/1024)
1000000000	$-V_{I}$ (512/1024) = $-V_{ref}/2$
0111111111	-V <sub>I</sub> (511/1024)
000000001	-V <sub>I</sub> (1/1024)
0000000000	$-V_{I}(0/1024) = 0$

$$^{\dagger}$$
 1 LSB =  $(2^{-10}) V_{I}$   
 $^{\ddagger}$  1 LSB =  $(2^{-9}) V_{I}$ 

TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC DIGITAL INPUT MSB LSB <sup>‡</sup>	ANALOG OUTPUT					
1111111111	+V <sub>I</sub> (511/512)					
1000000001	+V <sub>I</sub> (1/512)					
1000000000	0					
0111111111	– V <sub>I</sub> (1/512)					
000000001	– V <sub>I</sub> (511/512)					
000000000	$-V_{  }(512/512) = -V_{  }$					

#### TYPICAL APPLICATION DATA

The TLC7533 may be used in voltage output operation as shown in Figure 6. In this configuration, the input voltage is applied to the OUT1 terminal and the output voltage is taken from the REF terminal. The output voltage varies with the digital input code according to the equation shown. The output should be buffered to prevent loading errors due to the high output resistance of this circuit (typically 10 kilohms). The input voltage should not exceed 1.5 volts to ensure nonlinearity errors less than 1 LSB.





FIGURE 6. VOLTAGE OUTPUT OPERATION

By connecting the DAC in the feedback of an op-amp as shown in Figure 7, the circuit behaves as a programmable gain amplifier with the transfer function:

$$V_O = -V_I \left( \frac{1024}{D} \right)$$

where D = Digital Input Code (expressed as a decimal number)



GAIN TABLE									
D	V <sub>O</sub> /V <sub>I</sub>								
1023	- 1.00097								
512	-2								
256	-4								
128	-8								
2	-512								
1	- 1024								
0	open loop								

FIGURE 7. PROGRAMMABLE GAIN AMPLIFIER

#### TYPICAL APPLICATION DATA

The programmable function generator shown in Figure 8 produces both square and triangular wave output at a frequency determined by the digital input code. The digital input of the digitally programmable limit detector shown in Figure 9 determines the trip point of the PASS/FAIL output. For a digital input of 00000 00000, the threshold is 0 V, for 11111 11111, the threshold is  $-V_{ref}$ .




FIGURE 8. PROGRAMMABLE FUNCTION GENERATOR




FIGURE 9. PROGRAMMABLE LIMIT DETECTOR

## TYPICAL APPLICATION DATA




FIGURE 10. MODIFIED SCALE-FACTOR AND OFFSET





FIGURE 11. 10-BIT AND SIGN MULTIPLYING DAC

ANALOG INTERFACE CIRCUIT

D2964, FEBRUARY 1987

ADVANCED LinCMOS™ Silicon Gate Process Technology

- 14-Bit Dynamic Range ADC and DAC
- 10-Bit ADC and DAC Linearity Over Any 10-Bit Range
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS32020, and TMS32025 Digital Processors
- Synchronous or Asynchronous ADC and **DAC Conversion Rates with Programmable** Incremental ADC and DAC Conversion **Timing Adjustments**
- Serial Port Interface to SN54299 or SN74299 Serial-to-Parallel Shift Registers for Parallel Interface to TMS32010 or Other **Digital Processors**



NU-Nonusable; no external connection should be made to these pins

#### description

The TLC32040 is a complete analog-to-digital and digital-to-analog input/output system on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit resolution D/A converter, and a low-pass switched-capacitor output-reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Typical applications for this IC include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors, speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS32020, and TMS32025 digital signal processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN54299 or SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete, or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

ADVANCED LinCMOS™ is a trademark of Texas Instruments Incorporated




#### description (continued)

The A/D and D/A converters each have 14 bits of resolution with 10 bits of integral linearity guaranteed over any 10-bit range. The A/D and D/A architectures guarantee no missing codes and monotonic operation. An internal voltage reference is provided to ease the design task and to provide complete control over the performance of the IC. The internal voltage is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040M is characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125  $^{\circ}$ C, and the TLC32040I is characterized for operation from  $-40\,^{\circ}$ C to 85  $^{\circ}$ C.

#### functional block diagram



#### PRINCIPLES OF OPERATION

## analog input

Two sets of analog inputs, IN +, IN -, and AUX IN +, AUX IN -, are provided. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. Normally, the IN + and IN - inputs are used; however, the auxiliary inputs, AUX IN + and AUX IN -, can be used if a second input is required. The gain for the IN +, IN -, and auxiliary AUX IN + and AUX IN - inputs can be programmed to either 1, 2, or 4 (see the Gain Control Table). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

#### A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion rate timing

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 kHz. However, the high-pass section low-frequency roll-off can be changed to 200 kHz with a metal mask option.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass-switched capacitor filter clock for several Master Clock input frequencies.

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion rate timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.



**Data Acquisition Circuits** 

#### **PRINCIPLES OF OPERATION (continued)**

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and band-pass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion rate timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

Sin x/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm$  0.1 dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the sin x/x Correction Section for more details).

## serial port

The serial port has four possible modes that are described in detail in the pin description section. These modes are briefly described below.

- The transmit and receive sections of the AIC are operated asynchronously, and the AIC serial port interfaces directly with the TMS32011.
- The transmit and receive sections of the AIC are operated asynchronously, and the AIC serial port interfaces directly with the TMS32020 and the TMS32025.
- The transmit and receive sections of the AIC are operated synchronously, and the AIC serial port interfaces directly with the TMS32011.
- 4. The transmit and receive sections of the AIC are operated synchronously, and the AIC serial port interfaces directly with the TMS32020, TMS32025, or two SN54299 or SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, to any other digital signal processor, or to external FIFO circuitry.

#### testing

An addendum accompanying this data sheet fully describes the test capabilities of the IC, provided by the design.

#### internal voltage reference

The internal reference eliminates the need for an external voltage reference, and thus provides overall circuit cost reduction. Additionally, the internal reference makes the performance of the IC less susceptible to noise. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.



#### PRINCIPLES OF OPERATION (continued)

#### reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. The reset pin has an internal pull-up resistor. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).

#### loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT - pins are internally connected to the IN+ and IN- pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN			
NAME	NO.	1/0	DESCRIPTION
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.
AUX IN+	24	I	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace
			the IN+ and IN- inputs. If the bit is a 0, the IN+ and IN- inputs will be used (see the AIC DX Data Word
			Format section).
AUX IN-	23	1	Inverting auxiliary analog input (see the above AUX IN+ pin description).
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.
DX	12	1	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.
EODR	2	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications
			between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low
			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the
			second byte has been transmitted. The TMS32011 can use this low-going signal to differentiate between
			the two bytes as to which is first and which is second.

510			
PIN	NO.		DESCRIPTION
NAME	NO.	1/0	
EODX	11	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control
			or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used
			to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate
			parallel, data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-
			mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to
			the AIC and is kept low until the second byte has been transmitted. The TMS32011 can use this low-going
			signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held
1.5	•		low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from
			the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes
			low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the
			DX pin AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description, the FSX
			pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration Diagrams).
IN+	26	1	Noninverting input to analog input amplifier stage
IN -	25	1	Inverting input to analog input amplifier stage
MSTR CLK	6		The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the
			switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram
			shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples
			of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred
			between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT+	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads
OUT -	21	0	directly in either a differential or a single-ended configuration.  Inverting output of analog output power amplifier; functionally identical with and complementary to OUT + .
REF	8	۳	The internal voltage reference is brought out to this pin.
RESET	2		
RESET	2	'	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function will initialize all
			AIC registers including the control register. After a negative-going pulse on the RESET
		]	pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock
· ·		1	input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits
			will be reset as follows (see AIC DX Data Word Format section).
			d7 = 1, $d6 = 1$ , $d5 = 1$ , $d4 = 0$ , $d3 = 0$ , $d2 = 1$
			This initialization allows normal serial-port communication to occur between AIC and DSP. This pin has an
			internal pull-up resistor and is set to a high logic level unless it is pulled to ground.
SHIFT CLK	10	0	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used
			to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description
			below (see the Serial Port Timing and Internal Timing Configuration diagram).
V <sub>DD</sub>	7	L	Digital supply voltage, 5 V ±5%
V <sub>CC+</sub>	20	-	Positive analog supply voltage, 5 V ±5%
VCC-	19	L	Negative analog supply voltage -5 V ±5%




•	\$
Ĺ	Ц
	>
Ĺ	L
Ç	۲
C	
1	_
-	5
2	≾
C	۷
	C
C	r
C	7

PIN			DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
WORD/BYTE	13	1	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
			modes. These four serial modes are described below. This pin has an internal pull-up resistor and is set to
			a logic high unless it is pulled to ground.,
ĺ			AIC transmit and receive sections are operated asynchronously.
			The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
ĺ			If the appropriate data bit in the Control register is a 0 (see the AIC DX Data Word Format), the transmit and
1			receive sections will be asynchronous.
			L Serial port will directly interface with the serial port of the TMS32011 and communicates in two
			8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).  1. The FSX or FSR pin is brought low.
`			One 8-bit byte is transmitted or one 8-bit byte is received.
			3. The EODX or EODR pin is brought low.
			4. The FSX or FSR pin emits a positive frame-sync pulse that is
			four Shift Clock cycles wide.
		İ	5. One 8-bit byte is transmitted or one 8-bit byte is received.
			6. The EODX or EODR pin is brought high.
			7. The FSX or FSR pin is brought high.
			H Serial port will directly interface with the serial port of the TMS32020 and communicates in one
			16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):
			1. The FSX or FSR pin is brought low.
			2. One 16-bit word is transmitted or one 16-bit word is received.
			3. The FSX or FSR pin is brought high.
			4. The EODX or EODR pin emits a low-going pulse.
			AIC transmit and receive sections are operated synchronously.
		ļ	If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
			to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
			be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
		İ	A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC FSX and FSR timing will be identical, as will the FODX and FODR timing. The synchronous operation sequences are as follows (see Serial Port Timing)
			diagrams).
			L Serial port will directly interface with the serial port of the TMS32011 and communicates in two
			8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):
			1. The FSX and FSR pins are brought low.
			2. One 8-bit byte is transmitted and one 8-bit byte is received.
			3. The EODX and EODR pins are brought low.
		]	4. The FSX and FSR pins emit positive frame-sync pulses that are
			four Shift Clock cycles wide.
			5. One 8-bit byte is transmitted and one 8-bit byte is received.
			6. The EODX and EODR pins are brought high.
			7. The FSX and FSR pins are brought high.
			H Serial port will directly interface with the serial port of the TMS32020 and communicates in one
			16-bit word. The operation sequence is as follows (see Serial Port Timing diagrams):
			The FSX and FSR pins are brought low.     One 16 his word is experienced and are 16 his word is experienced.
			One 16-bit word is transmitted and one 16-bit word is received.      The ESY and ESP pine are brought high.
			The FSX and FSR pins are brought high.     The EODX or EODR pins emit low-going pulses.
			Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional
1			NOR and AND gates, will interface to two SN54299 or SN74299 serial-to-parallel shift registers. Interfacing
			the AIC to the SN54299 or SN74299 shift register allows the AIC to interface to an external FIFO RAM and
			facilitates parallel, data bus communications between the AIC and the digital signal processor. The operation
			2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -

sequence is the same as the above sequence (see Serial Port Timing diagrams).

#### INTERNAL TIMING CONFIGURATION



NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

†Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>&</sup>lt;sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.

#### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion period timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion period timing. In order for the switched-capacitor low-pass and band-pass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filter must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of Master Clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX Counter B and RX Counter B to establish the D/A and A/D conversion period timings.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion period timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register plus the TA' Register option, the upcoming conversion period timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The above feature is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.

## AIC DR or DX word bit pattern

#### A/D or D/A MSB

l	1st bit	sent				1st	bit se	ent of	2nd by	te		A/D or D/A				
•	<b>.</b>						<b>↓</b>					<b>↓</b> .				
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO

## AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4	d2	d1	d0	COMMENTS
primary DX serial communication protocol				
← d15 (MSB) through d2 go to the D/A	->	0	0	The TX and RX Counter A's are loaded with the TA and RA register
converter register				values. The TX and RX Counter B's are loaded with TB and RB
				register values.
← d15 (MSB) through d2 go to the D/A	-	0	1	The TX and RX Counter A's are loaded with the TA+TA' and
converter register				RA + RA' register values. The TX and RX Counter B's are loaded
•				with the TB and RB register values. NOTE: d1 = 0, d0 = 1 will cause
				the next D/A and A/D conversion periods to be changed by the
				addition of TA' and RA' Master Clock cycles, in which TA' and
•				RA' can be positive or negative or zero. Please refer to the
				Conversion Period Adjustment Error Detection Table.
← d15 (MSB) through d2 go to the D/A	->	1	0	The TX and RX Counter A's are loaded with the TA-TA' and
converter register				RA – RA' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: d1 = 1, d0 = 0 will cause
				the next D/A and A/D conversion periods to be changed by the
				subtraction of TA' and RA' Master Clock cycles, in which TA' and
				RA' can be positive or negative or zero. Please refer to the
	-			Conversion Period Adjustment Error Detection Table.
← d15 (MSB) through d2 go to the D/A	<b>→</b>	1	1	The TX and RX Counter A's are loaded with the TA and RA register
converter register				values. The TX and RX Counter B's are loaded with the TB and
				RB register values. After a delay of four Shift Clock cycles, a
				secondary transmission will immediately follow to program the AIC
				to operate in the desired configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output.



secondary	DΧ	seriai	comm	unication	protocoi

$ x \times   \leftarrow \text{to TA register} \rightarrow  x \times   \leftarrow \text{to RA register} \rightarrow   0 0$	d13 and d6 are MSBs			
$x \leftarrow to TA' register \rightarrow x \leftarrow to RA' register \rightarrow 0 1$	d14 and d7 are 2's complement sign bits			
$x \leftarrow to TB register \rightarrow  x  \leftarrow to RB register \rightarrow  1  0$	d14 and d7 are MSBs			
x x x x x x x x d7 d6 d5 d4 d3 d2 1 1				
CONTROL → d2 = 0/1 deletes/inserts the bandpass filter				
REGISTER d3 = 0/1 disables/enables the loopback function				
d4 = 0/1 disables/enables the AUX IN+ and AUX IN- pins				
	d5 = 0/1 asynchronous/synchronous transmit and receive sections			
•	d6 = 0/1 gain control bits (see Gain Control Section)			
	d7 = 0/1 gain control bits (see Gain Control Section)			

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC registers will be initialized to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

REGISTER	INITIALIZED REGISTER VALUE (HEX)
TA	9
TA'	1
TB	24
RA	9
RA′	1
RR	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

$$d7 = 1$$
,  $d6 = 1$ ,  $d5 = 1$ ,  $d4 = 0$ ,  $d3 = 0$ ,  $d2 = 1$ 

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the pin descriptions and AIC DX Word Format sections).

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below:

#### AIC register constraints

The following constraints are placed on the contents of the AIC registers:


- 1. TA register must be > 1.
- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.
- 5. (TA register  $\pm$  TA' register) must be > 1.
- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MOD 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MOD 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A, i.e.,
	RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### improper operation due to conversion times being too close together


If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).






asynchronous operation - more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).




asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period B. If RA, RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)	-0.3 V to 15 V
Supply voltage, V <sub>DD</sub>	-0.3~V to 15 $V$
Output voltage, VO	-0.3 V to 15 V
Input voltage, V <sub>I</sub>	-0.3 V to 15 V
Digital ground voltage	-0.3~V to 15 $V$
Operating free-air temperature range: TLC32040M	-55°C to 125°C
TLC32040I	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values for maximum ratings are with respect to VCC -.

## recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub> (see Note 2)		4.75	5	5.25	V
Supply voltage, V <sub>CC</sub> (see Note 2)		-4.75	- 5	-5.25	V
Digital supply voltage, V <sub>DD</sub> (see Note 2)		4.75	5 5.25 \		V
Digital ground voltage with respect to ANLG GND, DGTL 0	AND		0		V
High-level input voltage, VIH		2	\	/ <sub>DD</sub> + 0.3	V
Low-level input voltage, VIL (see Note 3)		-0.3 0.8 V		V	
Load resistance at OUT + and/or OUT - , RL		300			Ω
Load capacitance at OUT + and/or OUT - , CL				100	pF
MSTR CLK frequency (see Note 4)		0.075	0.075 5 10.368		MHz
Analog input amplifier common mode input voltage (see Note 5)				±1.5	V
A/D or D/A conversion rate				19.2	kHz
Operating free-air temperature, TA	TLC32040M	- 55		125	°C
Operating free-air temperature, TA	TLC32040I	-40		85	1

- NOTES: 2. Voltages at analog inputs and outputs, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>CC+</sub>(DIG) are with respect to the DGTL GND terminal.
  - 3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.
  - 4. The bandpass and low-pass switched-capacitor filter responses are only guaranteed when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.
  - 5. This range applies when (IN + IN -) or (AUX + AUX -) equals  $\pm 6 \text{ V}$ .

## TLC32040M, TLC32040I ANALOG INTERFACE CIRCUIT

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$  (unless otherwise noted)

total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	$V_{DD} = 4.75 \text{ V}, I_{OH} = -300 \mu\text{A}$	2.4		٧.
VOL	Low-level output voltage	$V_{DD} = 4.75 \text{ V}, I_{OL} = 2 \text{ mA}$		0.4	٧
ICC+	Supply current from V <sub>CC+</sub>			25	mA
Icc-	Supply current from V <sub>CC</sub> -			- 25	mA
	Standby current (MSTR CLK, SHIFT CLK,				A
ICC(stdby)	or FSR SYNC in static state)			5	mA

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	A/D converter offset error (filters bypassed)			5	20	mV
	A/D converter offset error (filters in)			50	140	mV
CMRR	Common-mode rejection ratio at IN+, IN-,	0 - N 0				
	or AUX+, AUX-	See Note 6		55		
	Input resistance at IN+, IN-			100		1.0
η	or AUX IN+, AUX IN-			100		kΩ

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
	Output offset voltage at OUT + or OUT -		50	mV
Voo	(single-ended relative to ANLG GND)		50	mv .
.,	Maximum peak output voltage swing across	R <sub>L</sub> ≥ 300 Ω,		V
VOM	R <sub>L</sub> at OUT + or OUT - (single-ended)	Offset voltage = 0	±3	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
.,	Maximum peak output voltage swing between	D. > 600.0		,,
Vом	OUT + and OUT - (differential output)	R <sub>L</sub> ≥ 600 Ω	±6	\ \

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

NOTE 6: The test condition is a 0 dBm, 1-kHz input signal with an 8-kHz conversion rate.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$  (unless otherwise noted)

specific modem specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	See Note 7	60	65		dB
transmitted analog signal	differential		60	65		ub
Attenuation of third and higher	single-ended	See Note 7	60	65		dB
harmonics of transmitted analog signal	differential	See Note 7	60	65		ub

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Absolute transmit gain tracking error while transmitting into $600~\Omega$ (see Note 8)	– 50 to 0 dBm signal range	± 1.0	dB
Absolute receive gain tracking error (see Note 8)	- 50 to 0 dBm signal range	±1.0	dB

#### power supply rejection and crosstalk attenuation

PARAMET	ER	TEST CONDITIONS	MIN TYPT	MAX	UNIT
V <sub>CC+</sub> or V <sub>CC-</sub> supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30		dB
rejection ratio, receive channel	f = 30 kHz to 50 kHz	at 200 mV p-p measured at DR (ADC output)			uв
V <sub>CC+</sub> or V <sub>CC-</sub> supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30		
rejection ratio, transmit channel (single-ended)	f = 30 kHz to 50 kHz	at 200 mV p-p measured at OUT+	45		dB
Crosstalk attenuation, transmit-to-r	eceive (single-ended)		80		dB

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

NOTES: 7. The test condition is a 0 dBm, 1-kHz input signal into 600 Ω with an 8-kHz conversion rate.

8. Gain tracking is relative to the absolute gain at 1-kHz.

**Data Acquisition Circuits** 

delay distortion, SCF clock frequency = 288 kHz, input (IN + - IN -) is  $\pm 3$ -V sinewave

Please refer to filter response graphs for delay distortion specifications.

bandpass filter transfer function with 300-Hz high-pass roll-off (see curves), SCF clock frequency = 288 kHz, input (IN + - IN -) is a  $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		f = 100 Hz		-45	
		f = 150 Hz		- 33	
Gain relative to gain at 1 kHz	Input signal reference is 0 dB	300 Hz ≤ f ≤ 3.4 kHz	-0.5	0.5	dB
		f = 4 kHz		-16	
		f ≥ 4.6 kHz		-60	

bandpass filter transfer function with 200-Hz high-pass roll-off (see curves), SCF clock frequency = 288 kHz, input (IN + - IN -) is a  $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		f = 100 Hz		-37	
		f = 150 Hz		-12	
Gain relative to gain at 1 kHz	Input signal reference is 0 dB	300 Hz ≤ f ≤ 3.4 kHz	-0.5	0.5	dB
		f = 4 kHz		-16	
		f ≥ 4.6 kHz		-60	

## low-pass filter transfer function, SCF clock frequency = 288 kHz (see Note 9)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		f ≤ 3.4 kHz	-0.5	0.5	
Cain		f = 3.6 kHz		-6	dB
Gain relative to gain at 1 kHz	Output signal reference is 0 dB	f = 4 kHz		– 30	ав
		f ≥ 4.4 kHz		-60	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -300  \mu A$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4	V
4	Input current	•			±10	μΑ
CI	Input capacitance			15		pF
CO	Output capacitance			15		pF

<sup>†</sup> All typical values are at T<sub>A</sub> = 25 °C.

NOTE 9: The above filter specifications are guaranteed for a switched-capacitor filter clock range of 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.



# operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $V_{DD} = 5 \text{ V}$

#### A/D converter (2's complement output, 14-bit resolution)

PARAMETER		TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
	bit 1 thru bit 10	Sixteenth full scale	± 1/2		bit 1
Integral linearity, f = 4.5 kHz to 19.2 kHz	bit 2 thru bit 11	Eighth full scale	± 1/2		bit 2
	bit 3 thru bit 12	Quarter full scale	± 1/2		bit 3
(See Note 10)	bit 4 thru bit 13	Half full scale	± 1/2		bit 4
	bit 5 thru bit 14	Full scale	± ½		bit 5
Conversion rate			1	20	kHz
Signal-to-quantization distortion ratio (for input in the 300 Hz to 3400 Hz band)	signals > -15 dBm		60		dB
Equivalent input noise (relative to 600 $\Omega$ ) at the ADC input		Inputs grounded	75		μV rms

#### D/A converter (2's complement input, 14-bit resolution)

PARAMETER		TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
·	bit 1 thru bit 10	Sixteenth full scale	± ½		bit 1
Internal Processor & A.F. Idlanta 40.0 Idla	bit 2 thru bit 11	Eighth full scale	± ½		bit 2
Integral linearity, $f = 4.5 \text{ kHz}$ to 19.2 kHz (See Note 10)	bit 3 thru bit 12	Quarter full scale	± 1/2		bit 3
	bit 4 thru bit 13	Half full scale	± ½		bit 4
	bit 5 thru bit 14	Full scale	± 1/2		bit 5
Settling time			10		μS
Conversion time			1	20	kHz

#### noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT
Transmit noises	single-ended differential	DX input = 0000000000000, constant input code		125 250	μV rms
Receive noise (see Note 11)		Inputs grounded, gain = 1		150	μV rms

#### timing requirements

#### serial port - AIC input signals

	PARAMETER	MIN MAX	UNIT
t <sub>c</sub> (MCLK)	Master clock cycle time	95	ns
tr(MCLK)	Master clock rise time	10	ns
tf(MCLK)	Master clock fall time	10	ns
	Master clock duty cycle	42% 58%	
t <sub>su(DX)</sub>	DX setup time before SCLK↓	20	ns
th(DX)	DX hold time after SCLK↓	t <sub>C</sub> (SCLK)/2	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25 \,^{\circ}$ C.



NOTES: 10. Integral linearity for the A/D and D/A converters is guaranteed over the conversion frequency range of 4.5 kHz to 19.2 kHz.

Over this range the slew rates of the A/D and D/A converters' sample-and-hold circuits are adequate to guarantee the above integral linearity specifications.

<sup>11.</sup> This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.


operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$  (continued)

serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (SCLK)	Shift clock (SCLK) cycle time	38		ns
tf(SCLK)	Shift clock (SCLK) fall time		- 50	ns
tr(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
td(CH-FH)	Delay from SCLK↑ to FSR/FSK)↑		90	ns
td(CH-DR)	DR valid after SCLK↑		90	ns
tdw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
tdw(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in word mode		90	ns
t <sub>f</sub> (EODX)	EODX fall time		15	ns
t <sub>f</sub> (EODR)	EODR fall time		15	ns
tdb(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
tdb(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in byte mode		100	ns

## analog input signal required for full-scale A/D conversion

INPUT CONFIGURATIONS	CONTROL R	EGISTER BITS	ANALOG INPUT	A/D CONVERSION
INPOT CONFIGURATIONS	d6	d7 ANALOG INPOT		RESULT
Differential configuration	1	1	±6 V	full-scale
Analog input = IN+ - IN-	0	·o		
= AUX + - AUX -	1	0	+3 V	full-scale
	0	1	±1.5 V	full-scale
Single-ended configuration	1	1	±3 V	half-scale
Analog input = IN + - ANLG GND	О	0		:
= AUX + - ANLG GND	1	0	±3 V	full-scale
	0	1	±1.5 V	full-scale



 $R_{fb} = R \text{ for } d6 = 1, d7 = 1$ d6 = 0, d7 = 0

 $R_{fb} = 2R \text{ for } d6 = 1, d7 = 0$  $R_{fb} = 4R \text{ for } d6 = 0, d7 = 1$ 

FIGURE 1. IN + AND IN - GAIN CONTROL CIRCUITRY




FIGURE 2. AUXILIARY INPUT CIRCUITRY

#### sin x/x correction section

The AIC does not have sin x/x correction circuitry after the digital-to-analog converter. Sin x/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300—3000-Hz band.

#### sin x/x roll-off for a zero-order hold function

The  $\sin x/x$  roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.


TABLE 2. sin x/x ROLL-OFF

f <sub>S</sub> (Hz)	$20 \log \frac{\sin \pi f/f_S}{\pi f/f_S}$ $(f = 3000 \text{ Hz})$ $(dB)$
7200	-2.64
8000	- 2.11
9600	-1.44
14400	-0.63
19200	-0.35

Note that the actual AIC  $\sin x/x$  roll-off will be slightly less than the above figures, because the AIC has less than a 100 percent duty cycle hold interval.

#### correction filter

To compensate for the  $\sin x/x$  roll-off of the AIC, the first-order correction filter, which is shown below, is recommended.



The difference equation for this correction filter is:

$$y_{i+1} = p2(1-p1)(u_{i+1})+p1 y1$$

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_S) + p1^2}$$

#### correction results

Table 3 below shows the optimum p values and the corresponding correction results for 8000 Hz and 9600 Hz sampling rates.

TABLE 3

f (Hz)	ERROR (dB) $f_S = 8000 \text{ Hz}$ p1 = -0.14813 p2 = 0.9888	ERROR (dB) f <sub>S</sub> = 9600 Hz p1 = -0.1307 p2 = 0.9951
300	-0.099	-0.043
600	-0.089	-0.043
900	-0.054	0
1200	-0.002	0
1500	0.041	0
1800	0.079	0.043
2100	0.100	0.043
2400	0.091	0.043
2700	-0.043	0
3000	-0.102	-0.043

## TMS320 software requirements


The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where Y is the filter state and U is the next I/O sample. With the assumption that TMS processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTD K1 MPY Y APAC SACH (dma)





word-mode timing

EODR, EODX




FIGURE 3. SERIAL PORT TIMING







FIGURE 4. TLC32010-TLC32040 INTERFACE CIRCUIT





- NOTES: A. Maximum relative delay ( 0 Hz to 600 Hz) = 125  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$ 50  $\mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) = 700  $\mu$ s.
  - D.  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ , SCF clock f = 288 kHz, input  $= \pm 3\text{-V}$  sinewave,  $T_A = 25 \,^{\circ}\text{C}$ .


#### FIGURE 6



- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$  50  $\mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) = 1230  $\mu$ s.
  - D.  $V_{CC+} = -5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ , SCF clock f = 288 kHz, input  $= \pm 3\text{-V}$  sinewave,  $T_A = 25 \,^{\circ}\text{C}$ .

FIGURE 7





NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.

- B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \mu s$ .
- C. Absolute delay (600 Hz to 3000 Hz) = 1080  $\mu$ s.
- D.  $V_{CC+} = -5$  V,  $V_{CC-} = -5$  V, SCF clock f = 288 kHz, input =  $\pm 3$ -V sinewave,  $T_A = 25$  °C.

FIGURE 8

General Information	1
Alphanumeric Index Selection Guide	
Data Acquisition Circuits	2
Cross-Reference Guide Data Sheets	
Display Drivers	3
Data Sheets	
Line Drivers and Receivers	4
Cross-Reference Guide Data Sheets	
Peripheral Drivers/Actuators	5
Cross-Reference Guide Data Sheets	
Memory Interface Circuits	6
Data Sheets	
Speech Synthesis Circuits	7
Data Sheets	
Appendix A Power Derating Curves	A
Ordering Instructions Appendix B Mechanical Data IC Sockets	В
Appendix C Explanation of Logic Symbols	С

# SN55426B, SN55427B AC PLASMA DISPLAY DRIVERS

D2520, MARCH 1979-REVISED OCTOBER 1986

- 90-V Output Swing
- CMOS-Compatible Inputs
- Quad Drivers with Independent Addressing of Each Gate for Serial or Parallel Applications
- High Data Input Impedance . . . 1 MΩ Typ
- 30-mA Clamp Diodes on Output

#### description

The SN55426B and SN55427B are monolithic integrated-circuit plasma display drivers. The logic of the two drivers is complementary to permit controlled writing or erasing at a specified point on the display. The '426B noninverting pulser is normally near ground potential and is pulsed near VCC2; the '427B inverting pulser is normally near VCC2 potential and is pulsed near ground potential. The devices are designed to accept CMOS logic input signals and drive one display line per output.

There are four gates per package with individual data inputs. Additionally, each device has a strobe and a multiplex input controlling all four gates. The devices require two power supplies: the logic section power supply V<sub>CC1</sub>, and the high-voltage bias supply V<sub>CC2</sub>. V<sub>CC2</sub> controls the magnitude of the output swing.

Each output is designed to sustain 20-milliampere switching transients on the output. Each output is also protected by source and sink clamp diodes with 30-milliampere current capability. Each device is designed to be operated at 50 kilohertz but may be operated as high as 85 kilohertz.

The multiplex and strobe inputs (inputs M and S, respectively) act on all four gates simultaneously and aid in plasma panel design.

The SN55426B and SN55427B are characterized for operation over the full military temperature range of -55 °C to 125 °C.

#### SN55426B ... J DUAL-IN-LINE PACKAGE (TOP VIEW)

1A	ਰਜ਼ਾਹ	J14	] 3A
2A	2	13	4A
M	Дз _	12	VCC1
S	□4	11	] GND
NC	<b>□</b> 5	10	VCC2
2Y	□6	9	] 4Y
1Y	7_	8	] 3Y

#### SN55427B . . . J DUAL-IN-LINE PACKAGE (TOP VIEW)

1A 🛮 1	U14	3A
2A 🛮 2	13	4A
М 🛮 з	12	VCC1
S	11	GND
NC 🛮 5	10	VCC2
2Y 🛮 6	9	4Y
1Y 🔲 7	8	3Y

NC-No internal connection


#### **FUNCTION TABLE**

lf lf	NPUT	S	OUTPUTS			
Α	М	S	'426B	'427B		
L	Х	Х	L	Н		
X	L	X	L	н		
×	Х	L	L	н		
Н	Н	Н	н	L		

H = high level, L = low level,


X = irrelevant

# logic symbols†



'427B


# logic diagrams (positive logic)



POSITIVE LOGIC: Y = A·M·S

# 

#### schematics of inputs and outputs



CMOS/PLASMA DISP M (3) EN (4) s (7) 1Y (1) D (6) 2Y (2) 2A (8) 3Y (14)зА 4A (13) (9) 4Y

<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# 

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55426B and SN55427B chips are alloy mounted.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage for logic section, V <sub>CC1</sub>	10	12	14	V
Supply voltage for output section, V <sub>CC2</sub>	40	70	90	V
High-level input voltage, V <sub>IH</sub>	7			V
Low-level input voltage, V <sub>IL</sub>			3	V
Strobe frequency	0		85	kHz
Data input frequency	0	50	85	kHz
Duration of strobe pulse	1.5	5		μs
Operating free-air temperature, T <sub>A</sub>	- 55		125	°C

# electrical characteristics, $V_{CC1} = 12 \text{ V}$ , $V_{CC2} = 70 \text{ V}$ , $T_A = -55 \,^{\circ}\text{C}$ to $125 \,^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage		V <sub>IH</sub> = 7 V,	$I_0 = -1 \text{ mA}$	V <sub>CC2</sub> -4	V <sub>CC2</sub> -1		V
VOR	mgm-level output voltage		V <sub>IL</sub> = 3 V	$I_0 = -15 \text{ mA}$	V <sub>CC2</sub> -8	V <sub>CC2</sub> -1.8		· ·
VOL	Low-level output voltage		V <sub>IH</sub> = 7 V,	I <sub>O</sub> = 1 mA		2	4	V
*OL	Low level output voltage		V <sub>IL</sub> = 3 V	I <sub>O</sub> = 15 mA		3.5	8	
Voк	Output clamp voltage		Output high,	$I_0 = 30 \text{ mA}$		V <sub>CC2</sub> +0.8	V <sub>CC2</sub> +2	V
V	Output Clamp Voltage		Output low,	$I_0 = -30 \text{ mA}$		-0.9	-2	
ΉΗ	High-level input current	Α	V <sub>IH</sub> = 12 V			12	60	μΑ
'IH	riigii-level ilipat carrent	M, S	VIH - 12 V			50	200	μΑ
ICC1	Supply current, logic section		V <sub>CC1</sub> = 12 V,	All inputs at 12 V		10	15	mA
lcc2	Supply current, output section	<b></b>	V <sub>CC2</sub> = 90 V,	All outputs high		1.1	1.9	mA
ICC2 Supply current, output section		No load	All outputs low		0.1	0.6	IIIA	
ICC1(av	Average supply current, logi	c section	$t_W = 5 \mu s$ ,	f = 50 kHz,		10		mA
ICC2(av	Average supply current, out	out section	No load			1.3		mA


<sup>&</sup>lt;sup>†</sup> All typical values are at 25 °C.

# switching characteristics, VCC1 = 12 V, VCC2 = 70 V, TA = 25 °C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	C <sub>L</sub> = 20 pF,	$R_L = 100 k\Omega$ ,		0.7	1.2	μS
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See Figure 1			0.3	0.8	μS



# PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , PRR  $\leq 50 \ kHz$ ,  $t_W = 5 \ \mu s$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES

# SN75491, SN75491A, SN75492, SN75492A MOS-TO-LED DRIVERS

D2355, OCTOBER 1972-REVISED SEPTEMBER 1986

# QUAD SEGMENT DRIVER AND HEX DIGIT DRIVER FOR INTERFACING BETWEEN MOS AND LIGHT-EMITTING-DIODE (LED) DISPLAYS

- 50-mA Source or Sink Capability ('491, '491A)
- 250-mA Sink Capability ('492, '492A)
- Rated for 10-V Operation ('491, '492)
- Rated for 20-V Operation ('491A, '492A)
- Low Input Current for MOS Compatability
- Low Standby Power
- High-Gain Darlington Circuits


# description


The SN75491, SN75491A, SN75492, and SN75492A are monolithic integrated circuits designed to be used together with MOS integrated circuits and common-cathode LED's in serially addressed multi-digit displays. This time-multiplexed system, which uses a segment-address-and-digit-scan method of LED drive, minimizes the number of drivers required.

The SN75491 and SN75491A are quadruple segment drivers. The SN75492 and SN75492A are hex digit drivers. The SN75491 and SN75492 are characterized for operation to 10 volts. The SN75491A and SN75492A are characterized for operation to 20 volts.

The SN75491, SN75491A, SN75492, and SN75492A are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### logic diagram (each driver)






#### SN75491, SN75491A N DUAL-IN-LINE PACKAGE

(TC	(TOP VIEW)						
1A 🛮 1	U14	] 4A					
1E 🛮 2	13	] 4E					
1C 🛚 3	12	] 4C					
GND 4	11	□vss					
2C 🛮 5	10	] 3C					
2E 🛮 6	9	] 3E					
2A 🛮 7	8	] 3A					


#### SN75492, SN75492A N DUAL-IN-LINE PACKAGE

	(TO	P VIEW	<b>(</b> )
1 Y		<b>U</b> 14	] 1A
2Y		13	] 6Y
2A	<b>□</b> 3	12	] 6A
GND	Д₄	11	□∨ss
3A	[]₅	10	] 5A
3Y	□6	9	□ 5Y
4Y	Q٦	8	] 4A

#### logic symbols†




# SN75492, SN75492A



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### schematics



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN75491	SN75491A	SN75492	SN75492A	UNIT
Input voltage range (see Note	es 1 and 2)	-5 V to VSS	-5 V to VSS	- 5 V to V <sub>SS</sub>	-5 V to VSS	
Collector (output) voltage, Vo	2	10	20	10	20	V
Collector (output)-to-input vo	ltage	10	20	10	20	V
Emitter-to-ground voltage (V <sub>1</sub>	≥ 5 V)	10	20			V
Emitter-to-input voltage		5	5			V
Voltage at VSS terminal with	respect to any other device terminal	10	20	10	20	٧
Collector (output) current, IC	Each collector (output)	50	50	250	250	^
	All collectors (outputs)	200	200	600	600	mA
Continuous total dissipation a free-air temperature (see Note		875	875	875	875	mW
Operating free-air temperature	e range	0 to 70	0 to 70	0 to 70	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	-65 to 150	-65 to 150	°C
Lead temperature 1,6 mm (1, from case for 10 seconds	(16 inch)	260	260	260	260	°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. The input is the only device terminal that may be negative with respect to ground.

3. For operation at 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. For these devices in the N package, use the 7-mW/°C curve.

'491, '491A electrical characteristics, VSS = 10 V for SN75491, VSS = 20 V for SN75491A,  $T_A = 0$  °C to 70 °C (unless otherwise noted)

	PARAMETER	TEST CONDITION	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
		Input = $8.5 \text{ V}$ through $1 \text{ k}\Omega$ ,	V <sub>E</sub> = 5 V,		0.9	1.2	
\/	On-State collector-emitter voltage	$I_{C} = 50 \text{ mA}, T_{A} = 25 ^{\circ}\text{C}$		1	0.9	1.2	v
VCE(on)		Input = $8.5 \text{ V}$ through $1 \text{ k}\Omega$ ,	V <sub>E</sub> = 5 V,			1 5	· '
		I <sub>C</sub> = 50 mA				1.5	
lov m	Off-state collector current	$V_C = V_{SS}, V_E = 0,$	Ι <sub>Ι</sub> = 40 μΑ			100	
<sup>I</sup> C(off)	On-state collector current	$V_C = V_{SS}, V_E = 0,$	V <sub>I</sub> = 0.7 V			100	μΑ
1.	Input current at maximum input voltage	$V_1 = V_{SS}, V_E = 0,$	′491		2.2	3.3	mΑ
11	input current at maximum input voltage	I <sub>C</sub> = 20 mA	'491A		4.7	6.5	IIIA
ΙE	Emitter reverse current	$V_I = 0$ , $V_E = 5 V$ ,	IC = 0			100	μΑ
Iss	Current into VSS terminal					1	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{A} = 25 \,^{\circ}$ C.



# '492, '492A electrical characteristics, VSS = 10 V for SN75492, VSS = 20 V for SN75492A, $T_A = 0$ °C to 70 °C (unless otherwise noted)

	PARAMETER		TEST CONDITION	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOL	Low-level output voltage	Input = 6.5 V T <sub>A</sub> = 25°C	through 1 k $\Omega$ ,	I <sub>OL</sub> = 250 mA,		0.9	1.2	V
		Input = 6.5 V	through 1 kΩ,	I <sub>OL</sub> = 250 mA,			1.5	
la	High lovel output ourrent	V <sub>OH</sub> = V <sub>SS</sub> ,	$V_I = 40 \mu A$				200	
ЮН	High-level output current	V <sub>OH</sub> = V <sub>SS</sub> ,	V <sub>I</sub> = 0.5 V				200	μΑ
1.	Input current at maximum input voltage	V1 = V55.	1 20 m A	'492		2.2	3.3	mA
ij		$V_I = V_{SS}$ , $I_{OL} = 20 \text{ m}$		'492A		4.7	6.5	l '''A
Iss	Current into V <sub>SS</sub> terminal						1	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.


# SN75491, SN75491A switching characteristics, VSS = 7.5 V, TA = 25 °C

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
tpLH Propagation delay time, low-to-high-level output (collector)	$V_{IH} = 4.5 \text{ V},  V_E = 0,$	100	ns
tpHL Propagation delay time, high-to-low-level output (collector)	$R_L = 200 \Omega,  C_L = 15 pF$	20	ns

# SN75492, SN75492A switching characteristics, $V_{SS} = 7.5 \text{ V}$ , $T_{A} = 25 \,^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	$V_{IH} = 7.5 \text{ V}, R_L = 39 \Omega,$	300	ns
tPHL Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF	30	ns

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 100 \text{ kHz}$ ,  $t_W = 1 \mu s$ .


B. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 1. PROPAGATION DELAY TIMES




#### TYPICAL CHARACTERISITCS








# SN75491, SN75491A COLLECTOR CURRENT vs





SN75491, SN75491A






#### TYPICAL CHARACTERISTICS





#### SN75492, SN75492A LOW-LEVEL OUTPUT VOLTAGE





#### TYPICAL APPLICATION DATA

Figure 9 is an example of time multiplexing the individual digits in a display to minimize circuitry. Up to twelve digits, each of which use a seven-segment display with decimal point, may be displayed using only two SN75491 and two SN75492 drivers.




FIGURE 9. INTERFACING BETWEEN MOS CALCULATOR CIRCUIT
AND LED MULTI-DIGIT DISPLAY

#### TYPICAL APPLICATION DATA




FIGURE 10. QUAD OR HEX RELAY DRIVER





FIGURE 12. MOS-TO-TTL LEVEL SHIFTER



NOTE A: This circuit may be used as a digit driver for common-mode LED displays.

FIGURE 14. QUAD OR HEX HIGH-CURRENT P-N-P TRANSISTOR DRIVER




FIGURE 11. QUAD OR HEX LAMP DRIVER




FIGURE 13. QUAD HIGH-CURRENT N-P-N
TRANSISTOR DRIVER




FIGURE 15. BASE/EMITTER SELECT N-P-N
TRANSISTOR DRIVER



# TYPICAL APPLICATION DATA LAMP OR RELAY SN75491 OR SN75491A INPUT 2 SN75491, SN75491A SN75492 OR SN75492A STROBE INPUT '491, '491A 492, 492A

FIGURE 16. STROBED "NOR" DRIVER




FIGURE 17. SN75491/SN75491A USED AS AN INTERFACE CIRCUIT BETWEEN THE BALANCED 30-MHz OUTPUT OF AN RF AMPLIFIER AND A COAXIAL CABLE



# SN75494 HEX MOS-TO-LED DIGIT DRIVERS

D1932, MARCH 1983-REVISED JANUARY 1987


- Low Input Current for MOS Compatibility
- Low Voltage Operation
- Low Standby Power
- Display Blanking Capability
- 250-mA Sink Capability
- Low-Voltage Saturating Outputs
- High-Gain Circuits

#### N **DUAL-IN-LINE PACKAGE** (TOP VIEW) VSS □1 U16∏ Vcc 15 🗀 6Ā 1A □2 1Y 🛮 3 ☐ 6Y 14 2Y 4 13 □ 5Y 2A 🛮 5 12 5A 37 ∏6 11 T 4Y 3A 🛮 7 10 T 4A VDD □8 9 TE

#### description


The SN75494 is designed to be used as an interface between MOS integrated circuits and LEDs in serially addressed multidigit displays. This device is similar in operation to the SN75492, but has several advantages over the earlier circuit. The SN75494 can be operated at lower supply voltages therefore, reducing power consumption. The enable  $(\overline{E})$  input is used as a blanking input.

# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



#### schematic



NOTES: A. The V<sub>SS</sub> terminal must be connected to the most positive voltage that is applied to the device.

B. Resistor values shown are nominal and in ohms.

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Supply voltage, VSS (see Note 2)
Input voltage
Off-state output voltage
Continuous output current (each driver)
Continuous Vpp current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3) 800 mW
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3.2	8.8	V
Supply voltage, VSS	6.5	8.8	V
Operating free-air temperature, TA	0	70	°C

# electrical characteristics, $V_{CC} = 8.8 \text{ V}$ , $V_{SS} = 8.8 \text{ V}$ , $T_{A} = 0 \, ^{\circ}\text{C}$ to $70 \, ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER			TEST CONDITION	NS	MIN	TYP <sup>†</sup>	MAX	UNIT
		A input	A at 8.8 V,	Ē at 8.8 V			2	3	
l <sub>l</sub>	Input current	Amput	$V_{CC} = 3.2 \text{ V},$	A at 8.8 V,	Ē to 8.8 V thru 100 kΩ		1.8	2.5	mA
		E input	$V_{CC} = 3.2 \text{ V},$	Ē at 8.8 V			1.6	2.5	
	Off-state outp	out	A to 8.8 V thru 10 Y at 10 V	00 kΩ,	Ē at O V,		1	200	
I <sub>O(off)</sub> current (from Y to V <sub>DD</sub> )			A at 8.8 V, Y at 10 V	Ē to 6.5 V thru	1 kΩ,		1	100	μΑ
V <sub>O(on)</sub>	On-state output voltage	е	V <sub>CC</sub> = 3.2 V, E to 8.8 V thru 10		A to 6.5 V thru 1 k $\Omega$ , $I_{OL} = 250 \text{ mA}$		0.25	0.4	<b>V</b>
			One A input to 8.8 All other A inputs	•	Ē at O V,		10	500	^
Icc	Current into VCC terminal		One A input at 8.8 All other A inputs		$\overline{E}$ to 6.5 V thru 1 k $\Omega$ ,		60	500	μΑ
			One A input at 8.8 All other A inputs		Ē at O V,		11	20	mA
ISS	Current into V terminal	'ss	V <sub>CC</sub> = 3.2 V,	Ē at 0 V,	All A inputs at 0 V		10	500	μΑ

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25 \,^{\circ}$ C.

- NOTES: 1. Voltage values are with respect to the most negative device terminal, VDD, unless otherwise noted.
  - 2. No other terminal on the device may be more positive than VSS.
  - 3. For operation above 25 °C free-air temperature, derate linearly from 800 mW at 63 °C to 736 mW at 70 °C at the rate of 9.2 mW/ °C.



# ADVANCE INFORMATION

D2471, DECEMBER 1984-REVISED NOVEMBER 1986


- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Dependable Texas Instruments Quality and Reliability
- Direct Replacement for SN55500D

#### description

The SN55500E is a monolithic BIDFET† integrated circuit designed to perform the line select operation of a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.


The outputs of the driver are normally low and can be selectively switched high when the strobe input is low. Selection of the outputs is achieved through the data, SO, and S1 inputs. The 8-bit data stored internally in the serial register is inverted and sent to one of four output sections by the 2-line to 4-line decoder. All other outputs remain low. Internal circuits provide a high-current pulse to the level-shifting circuit during positive output transitions. When the output transition is complete, the low steady-state current reduces the circuits stand-by power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN55500E is characterized for operation over the full military temperature range of -55 °C to 125 °C.



JD PACKAGE

#### FD PACKAGE (TOP VIEW)





NC-No internal connection

<sup>&</sup>lt;sup>†</sup> BIDFET – Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip – patented process.



# logic symbol<sup>†</sup> functional block diagram (positive logic)





 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.

#### **FUNCTION TABLE**


,		1	NPUT	s		OUTPUTS							
FUNCTION	DATA	CLK	SEL	.ECT	STRB		SHIFT RE	GISTER					
	DAIA	CLK	S1	S0	SIND	R1	R2	R3 R8	1Q1 1Q8	201 208	3Q1 3Q8	4Q1 4Q8	
LOAD	Н	1	Х	Х	Н	L	R1 <sub>n</sub>	R2 <sub>n</sub> R7 <sub>n</sub>	L L	L L	L L	L L	
LOAD	L	1	Х	Х	Н	н	R1 <sub>n</sub>	R2 <sub>n</sub> R7 <sub>n</sub>	L L	L L	L L	L L	
	X	Х	Х	Х	Н	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R8 <sub>n</sub>	L L	L L	L L	L L	
	Х	н	L	L	L	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R8 <sub>n</sub>	R1 R8	L L	L L	L L	
STROBE	X	н	L	Н	L	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R8 <sub>n</sub>	L L	R1 R8	L L	L L	
	X	н	н	L	L	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R8 <sub>n</sub>	L L	L L	R1 R8	L L	
	X	н	H	H	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R8 <sub>n</sub>	L L	L L	L L	R1 R8	

 $H = high level, L = low level, X = irrelevant, \uparrow = low-to-high transition.$ 

R1 . . . R8 = levels currently at internal outputs of shift registers one through eight, respectively.


R1<sub>n</sub> . . . R8<sub>n</sub> = levels at outputs R1 through R8 respectively, before the most recent ↑ transition of the clock.

#### typical operating sequence





#### schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 1825 mW
Operating free-air temperature range
Storage temperature range –65 °C to 150 °C
Case temperature for 60 seconds: FD package
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JD package 300 °C

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>		
FD	1825 mW	14.6 mW/°C	25°C		
JD	1825 mW	22 mW/°C	67°C		

**Display Drivers** 

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC1	,	10.8	12	13.2	٧
Supply voltage, VCC2	0		100	V	
High-level input voltage,	V <sub>IH</sub> , as a percentage of V <sub>CC1</sub>	75%			
Low-level input voltage,	V <sub>IL</sub> , as a percentage of V <sub>CC1</sub>			25%	
High-level output clamp of			20	mA	
Low-level output clamp of			- 20	mA	
Clock frequency, fclock (	0		8	MHz	
Duration of high or low clock pulse, tw					ns
C-4 4! 4	Data inputs before clock1	20			
Setup time, t <sub>su</sub>	Select inputs before strobe↓	50			ns
	Data inputs after clock1 (see Note 3)	50			
Hold time, th	Strobe input high after clock1	50			ns
Select inputs after strobe↑		50			
Operating free-air temper	-55			°C	
Operating case temperate	Operating case temperature, T <sub>C</sub>				°C

NOTE 3: For operation above 25 °C junction temperature, refer to Figure 2.

# electrical characteristics over recommended operating temperature range (unless otherwise noted)


	PARAMETER	PARAMETER TEST CONDITIONS						
VIK	Input clamp voltage	V <sub>CC1</sub> = 12 V,	I <sub>I</sub> = -12 mA		- 1	-1.5	٧	
		V 12 2 V	IOH = -1 mA	94	97.5			
۷он	High-level output voltage	$V_{CC1} = 13.2 \text{ V},$	I <sub>OH</sub> = -10 mA	92	94.5		V	
		$V_{CC2} = 100 \text{ V}$	I <sub>OH</sub> = -15 mA	90	93.5			
VOL		V 12.2.V	I <sub>OL</sub> = 1 mA		0.85	2		
	Low-level output voltage	$V_{CC1} = 13.2 \text{ V},$	I <sub>OL</sub> = 10 mA		2	4	V	
		$V_{CC2} = 100 \text{ V}$	IOL = 15 mA		2.75	5		
V	Outnut slama valtara	V 0	I <sub>O</sub> = 20 mA		1	2.5	T.,	
VOK	Output clamp voltage	$V_{CC2} = 0$	I <sub>O</sub> = -20 mA		-1.2	-2.5	V	
۱н	High-level input current	$V_{CC1} = 13.2 V,$	VI = VIH min		,	1	μΑ	
IIL	Low-level input current	$V_{CC1} = 13.2 \text{ V},$	V <sub>I</sub> = V <sub>IL</sub> max			-1	μΑ	
ICC1	Supply current	V <sub>CC1</sub> = 13.2 V,	V <sub>CC2</sub> = 100 V		0.05	1	mA	
ICC2	Supply current	V <sub>CC2</sub> = 100 V			1	5	mA	

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 12 V, T<sub>A</sub> = 25 °C.


# switching characteristics, V<sub>CC1</sub> = 12 V, V<sub>CC2</sub> = 100 V, T<sub>A</sub> = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> DHL	Delay time, high-to-low-level output from strobe input			250	ns
†DLH	Delay time, low-to-high-level output from strobe input	$C_L = 30 pF$		450	ns
<sup>t</sup> THL	Transition time, high-to-low-level output	See Figure 1		200	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output			300	ns

# PARAMETER MEASUREMENT INFORMATION



LOAD TEST CIRCUIT




NOTE A. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

#### TYPICAL CHARACTERISTICS

MAXIMUM CLOCK FREQUENCY





NOTE 4: This curve assumes a symmetrical clock pulse.

FIGURE 2

#### THERMAL INFORMATION

#### junction temperature formula

$$T_J = T_A + P_D R_{\theta J A}$$

$$T_J = T_C + P_D R_{\theta J C}$$

where

T<sub>J</sub> = virtual junction temperature

TA = free-air temperature

PD = average device power dissipation

 $R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta}JA$ , or junction-to-case,  $R_{\theta}JC$ )

PACKAGE TYPE	$R_{\theta J A}$	$R_{\theta JC}$
FD 44-pin ceramic	68 °C/W	20 °C/W
JD 40-pin ceramic	45 °C/W	1,2 °C/W



#### Controls 32 Electrodes


- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN75500A

#### description


The SN65500E and SN75500E are monolithic BIDFET<sup>†</sup> integrated circuits designed to perform the line select operation of a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.

The outputs of these drivers are normally low and can be selectively switched high when the strobe input is low. Selection of the outputs is achieved through the data, SO, and S1 inputs. The 8-bit data stored internally in the serial register is inverted and sent to one of four output sections by the 2-line to 4-line decoder. All other outputs remain low. Internal circuits provide a high-current pulse to the level-shifting circuit during positive output transitions. When the output transition is complete, the low steady-state current reduces the circuit's standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN65500E is characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The SN75500E is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .




#### FN PACKAGE (TOP VIEW)




NC-No internal connection

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

# logic symbol†



# functional block diagram (positive logic)



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

#### **FUNCTION TABLE**


		ı	NPUT	S					OUTP	PUTS				
FUNCTION	DATA	CLK	SEL	.ECT	STRB		SHIFT RE	GISTER						
	DATA	CLK	S1	SO	SIND	R1	R2	R3 R8	101 108	2Q1 2Q8	301 308	4Q1 4Q8		
LOAD	Н	1	Х	Х	Н	L	, R1 <sub>n</sub>	R2 <sub>n</sub> R7 <sub>n</sub>	L L	L L	L L	L L		
LOAD	L	1	Х	Х	н	н	R1 <sub>n</sub>	R2 <sub>n</sub> R7 <sub>n</sub>	L L	L L	L L	L L		
	Х	Х	X	Х	Н	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R8 <sub>n</sub>	L L	L L	L L	L L		
1	Х	н	L.	L	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R8 <sub>n</sub>	R1 R8	L L	LL	L L		
STROBE	Х	Н	L	Н	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R8 <sub>n</sub>	L L	R1 R8	L L	L L		
	х	н	н	L	L	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R8 <sub>n</sub>	L L	L L	R1 R8	L L		
	×	Н	Н	Н	L	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R8 <sub>n</sub>	L L	L L	L L	R1 R8		

 $H = high level, L = low level, X = irrelevant, \uparrow = low-to-high transition.$ 


R1 . . . R8 = levels currently at internal outputs of shift registers one through eight, respectively.

R1<sub>n</sub> . . . R8<sub>n</sub> = levels at shift-register outputs R1 through R8, respectively, before the most recent ↑ transition of the clock.

### typical operating sequence



# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage V <sub>CC1</sub> +0.3 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
FN package 1775 mW
N package
Operating free-air temperature range: SN65500E
SN75500E 0°C to 70°C
Storage temperature
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package
Case temperature for 10 seconds: FN package

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

#### **DISSIPATION DERATING TABLE**

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
FN	1775	14.2	25 °C
N	1275	10.2	25°C



Display Drivers

# recommended operating conditions

		S	SN65500E			SN75500E			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCO	Supply voltage, V <sub>CC1</sub>			13.2	10.8	12	13.2	V	
Supply voltage, VC(	C2	0		100	0		100	V	
High-level input volt	age, V <sub>IH</sub> , as a percentage of V <sub>CC1</sub>	75%			75%				
Low-level input volt	age, V <sub>IL</sub> , as a percentage of V <sub>CC1</sub>			25%			25%		
High-level output cla	amp current			20			20	mA	
Low-level output cla	amp current			- 20			- 20	mA-	
Clock frequency, fcl	lock (see Figure 2)	0		8	0		8	MHz	
Duration of high or	low clock pulse, t <sub>W</sub>	62			62			ns	
Cotun time t	Data inputs before clock↑	. 20			20				
Setup time, t <sub>su</sub>	Select inputs before strobe↓	50			50			ns	
	Data inputs after clock1 (see Note 3)	50			50				
Hold time, th	Strobe input high after clock↑	50			50			ns	
	Select inputs after strobe?	50			50				
Operating free-air te	Operating free-air temperature, T <sub>A</sub>			85	0		70	°C	

NOTE 3: For operation above 25 °C junction temperature, refer to Figure 2.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TECT COL	TEST CONDITIONS		N65500	)E	SI	N75500	E		
	FANAIVIETEN	1231 001			TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp voltage	$V_{CC1} = 12 V$ ,	I <sub>I</sub> = -12 mA		- 1	-1.5		-1	-1.5	V	
		V <sub>CC1</sub> = 13.2 V,	$I_{OH} = -1 \text{ mA}$	94	97.5		95	97.5			
Vон	High-level output voltage		$I_{OH} = -10 \text{ mA}$	92	94.5		93	94.5		V	
		V <sub>CC2</sub> = 100 V	IOH = -15 mA	90	93.5		91	93.5			
	Low-level output voltage		V <sub>CC1</sub> = 13.2 V,	I <sub>OL</sub> = 1 mA		0.85	2		0.85	2	
VOL		V <sub>CC2</sub> = 100 V	1 <sub>OL</sub> = 10 mA		2	4		2	4	V	
			IOL = 15 mA		2.75	5		2.75	5		
Vov	Output clamp voltage	V <sub>CC2</sub> = 0	I <sub>O</sub> = 20 mA		1	2.5		1	2.5	V	
VUK	Catput clamp voltage	VCC2 = 0	$I_0 = -20 \text{ mA}$		-1.2	-2.5		-1.2	-2.5	v	
ΉΗ	High-level input current	$V_{CC1} = 13.2 \text{ V},$	$V_I = V_{IH} \min$			1			1	μΑ	
IIL	Low-level input current	$V_{CC1} = 13.2 \text{ V},$	V <sub>I</sub> = V <sub>IL</sub> max			- 1			-1	μΑ	
I <sub>CC1</sub>	Supply current	$V_{CC1} = 13.2 \text{ V},$	V <sub>CC2</sub> = 100 V		0.05	1		0.05	1	mA	
ICC2	Supply current	V <sub>CC2</sub> = 100 V			1	5		1	3	mA	

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC1</sub> = 12 V, T<sub>A</sub> = 25 °C.

# switching characteristics, $V_{CC1} = 12 \text{ V}$ , $V_{CC2} = 100 \text{ V}$ , $T_A = 25 ^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tDHL Delay time, high-to-low-level output from strobe input			250	ns
tDLH Delay time, low-to-high-level output from strobe input	$C_L = 30 pF$ ,		450	ns
t <sub>THL</sub> Transition time, high-to-low-level output	See Figure 1		200	ns
t <sub>TLH</sub> Transition time, low-to-high-level output			300	ns

<u>0%</u> v<sub>OL</sub>




**VOLTAGE WAVEFORMS** 

NOTE A. C<sub>I</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

#### TYPICAL CHARACTERISTICS

MAXIMUM CLOCK FREQUENCY



TJ-Junction Temperature - °C

105

125

NOTE 4: This curve assumes a symmetrical clock pulse.

25

45

#### FIGURE 2

# THERMAL INFORMATION

#### junction temperature formula

$$T_J = T_A + P_D R_{\theta J A}$$

 $T_{J} = T_{C} + P_{D}R_{\theta,J}C$ 

where

T<sub>J</sub> = virtual junction temperature

TA = free-air temperature

PD = average device power dissipation

 $R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta}JA$ , or junction-to-case,  $R_{\theta}JC$ )

PACKAGE TYPE	$R_{\theta JA}$	R <sub>Ø</sub> JC
FN 44-pin plastic	70°C/W	22°C/W
N 40-pin plastic	97°C/W	27 °C/W



# SN55501E AC PLASMA DISPLAY DRIVER

D2472, APRIL 1986

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN55501C, SN55501D

#### description

The SN55501E is a monolithic BIDFET<sup>†</sup> integrated circuit designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. This device has diode-clamped CMOS inputs.

The Q outputs of these drivers are normally high and can be switched either selectively or together. Any output whose associated register bit (in the internal 32-bit serial register) contains a low will switch low when the strobe input is switched low if the sustain input is high. All other outputs remain high. When the sustain input is switched low, all outputs switch low independently of the data or strobe inputs. This feature can be used to generate a portion of the sustain pulse required in the operation of an AC plasma display. The internal level-shift circuits provide additional drive during the times that the outputs switch high to facilitate fast rise times while maintaining low standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN55501E is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ .

#### CLOCK 1 U40 VCC1 SUSTAIN 12 39 DATA IN STROBE 13 38 SERIAL OUT Q1 [ 4 37 🗖 032 5 36 Q31 Q2 [ Q3 🗖 6 35 7 030 Q4 🗖 7 34 🗖 029 Q5 🗖 8 33 1 028 Q6**П**9 32 1 027 Q7 **[**] 10 31 1 026 Q8 711 30 1 025 09 7 12 29 7 024 Q10 13 Q11 14 28 023 27 022 Q12 15 26 1 021 Q13**1**16 25 020 014 7 24 019 Q15 23 Q18 18

JD PACKAGE

(TOP VIEW)


#### FD PACKAGE (TOP VIEW)

22 017

21 VCC2

Q16 19


GND 120



NC-No internal connection

<sup>†</sup> BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.


# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.

# functional block diagram (positive logic)



#### **FUNCTION TABLE**


	INPUTS				OUTPUTS						
FUNCTION	DATA	CLOCK	STROBE	SUSTAIN		SHIFT R	EGISTER	SERIAL	01	0.2	Q3Q32
	DATA	DATA	CLUCK	SINUBE	SUSTAIN	R1	R2	R3R32	DATA	u,	uz
LOAD	Н	1	Н	Н	Н	R1 <sub>n</sub>	R2 <sub>n</sub> R31 <sub>n</sub>	R32 <sub>n</sub>	Н	Н	нн
LOAD	L	†	н	н	L	R1 <sub>n</sub>	R2 <sub>n</sub> R31 <sub>n</sub>	R32 <sub>n</sub>	н	Н	нн
CTRORE	Х	X	Н	Н	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R32 <sub>n</sub>	R32 <sub>n</sub>	Н	Н	нн
STROBE	X	Н	L	н	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R32 <sub>n</sub>	R32 <sub>n</sub>	R1	R2	R3 R32
SUSTAIN	Х	X	Х	L	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R32 <sub>n</sub>	R32 <sub>n</sub>	L	L	LL

H = high level, L = low level, X = irrelevant,  $\uparrow = low-to-high-level transition$ .


R1...R32 = levels currently at internal outputs of shift registers one through thirty-two, respectively.

R1n...R32n = levels at shift-register outputs R1 through R32 respectively, before the most recent 1 transition at the Clock input.

#### typical operating sequence



# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage
Continuous total dissipation at (or below) 25 °C free-air (see Note 2)
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Case temperature for 60 seconds: FD package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JD package 300 °C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

PACKAGE	POWER	DERATING	ABOVE
	RATING	FACTOR	TA
FD	1825 mW	14.6 mW/°C	25°C
JD	1825 mW	22 mW/°C	67°C



# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V	CC1	10.8	12	13.2	٧
Supply voltage, V	CC2	0		100	٧
High-level input v	oltage, V <sub>IH</sub>	0.75 V <sub>CC1</sub>			
Low-level input vo	oltage, V <sub>IL</sub>			0.25 V <sub>CC1</sub>	
Peak high-level Q	output current, IOH			- 20	mA
Peak low-level Q	output current, IOL			20	mΑ
High-level Q outpo	ut clamp current, IOKH			20	mA
Low-level Q outpo	it clamp current, IOKL			-20	mΑ
Clock frequency,	f <sub>clock</sub> , at or below, 25 °C junction temperature (see Note 3)	0		8	MHz
Duration of high of	or low clock pulse, t <sub>W</sub>	62			ns
Setup time, t <sub>su</sub>	Data inputs before clock1	20			ns
	Data hold time after clock↑	50			
Hold time, th	Strobe high after clock1	150			ns
	Strobe high after sustain↑	250			'
Operating free-air	temperature, T <sub>A</sub>	- 55			°C
Operating case te	mperature, T <sub>C</sub>			125	٦٠٠

NOTE 3: See Figure 3 for maximum clock frequency when devices are operated in cascade or for operation above  $T_{J}=25\,^{\circ}C$ .

# electrical characteristics over recommended operating temperature range


	PARAMETER		TEST CONI	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp volt	age	V <sub>CC1</sub> = 12 V,	I <sub>1</sub> = 12 mA		- 1	-1.5	V	
			V <sub>CC1</sub> = 13.2 V,	I <sub>OH</sub> = -1 mA	94	97.5			
Va	High-level	Q outputs	$V_{CC2} = 100 \text{ V}$	I <sub>OH</sub> = -10 mA	92	94.5		] v [	
Vон	output voltage		VCC2 = 100 V	I <sub>OH</sub> = -15 mA	90	93.5		]	
		Serial out	$V_{CC1} = 10.8 V,$	$I_{OH} = -100  \mu A$	9	10			
Vai			V <sub>CC1</sub> = 13.2 V,	I <sub>OL</sub> = 1 mA		0.85	2		
	Low-level output voltage	Q outputs	$V_{CC2} = 100 \text{ V}$	$I_{OL} = 10 \text{ mA}$		2	4	] v [	
VOL		output voltage		VCC2 = 100 V	I <sub>OL</sub> = 15 mA		2.75	5	] '
			Serial out	$V_{CC1} = 10.8 V,$	I <sub>OL</sub> = 100 μA		0.1	1	
Voк	Output clamp	Q output	V <sub>CC2</sub> = 0	IOK = 20 mA		1	2.5	V	
VOK	voltage	Q output	VCC2 = 0	$I_{OK} = -20 \text{ mA}$		- 1.2	-2.5	1 ' 1	
lee .	High-level		$V_{CC1} = 13.2 V,$	V <sub>IH</sub> = V <sub>IH</sub> min,			1	μА	
ЧН	input current		$V_{CC2} = 100 V$				•	μΑ	
1	Low-level		$V_{CC1} = 13.2 \text{ V},$	V <sub>I</sub> L = V <sub>I</sub> Lmax,			- 1	μА	
'IL	input current		$V_{CC2} = 100 V$				- 1	μΑ	
ICC1	1 Supply current from V <sub>CC1</sub>		$V_{CC1} = 13.2 \text{ V},$	V <sub>CC2</sub> = 100 V		0.05	1	mA	
loos	Supply ourront f	rom Voca	Vaca = 100 V	Outputs low		0.1	1	mA	
ICC2	Supply current I	rent from VCC2 VCC2 = 100 V Outputs high		Outputs high		1	5	] ''' <b>^</b>	

 $<sup>^{\</sup>dagger}\,\text{Typical}$  values are at VCC1 = 12 V, TA = 25 °C.


# switching characteristics, VCC1 = 12 V, VCC2 = 100 V, TA = 25 °C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Delay time,	Strobe to Q outputs	C <sub>L</sub> = 30 pF			250	
tDHL	high-to-low-	Sustain to Q outputs	C <sub>L</sub> = 30 pF			250	ns
	level outputs	Clock to serial data output	C <sub>L</sub> = 20 pF			147	
	Delay time,	Strobe to Q outputs	C <sub>L</sub> = 30 pF			450	
†DLH	low-to-high-	Sustain to Q outputs	$C_L = 30 pF$			450	ns
	level outputs	Clock to serial data output	C <sub>L</sub> = 20 pF			147	
tTHL	Transition time, h	nigh-to-low-level Q output	$C_L = 30 pF$			200	ns
<sup>†</sup> TLH	Transition time, le	ow-to-high-level Q output	$C_L = 30 pF$			300	ns

#### PARAMETER MEASUREMENT INFORMATION



#### LOAD TEST CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. Serial out waveform for internal conditions such that a low is registered in R32.
- C. Serial out waveform for internal conditions such that a high is registered in R32.
- D.  $Q_n$  output with a low stored in associated register  $R_n$ .
- E.  $\mathbf{Q}_n$  output with a high stored in associated register  $\mathbf{R}_n$ .


#### **VOLTAGE WAVEFORMS**

FIGURE 1. SWITCHING CHARACTERISTICS



#### RECOMMENDED OPERATING CONDITIONS





THERMAL CHARACTERISTICS

#### junction temperature formula

$$T_J = T_A + P_D R_\theta$$

where

T<sub>J</sub> = virtual junction temperature

T<sub>A</sub> = free-air temperature

Pp = average device power dissipation

 $R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta}JA$ , or junction-to-case,  $R_{\theta}JC$ )

PACKAGE	R <sub>OJA</sub>	R <sub>O</sub> JC
FD	68 °C/W	20 °C/W
. JD	45 °C/W	12°C/W

# SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

D2472, MARCH 1983-REVISED DECEMBER 1985

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15 mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN75501C


#### description

The SN65501E and SN75501E are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.


The Q outputs of these drivers are normally high and can be switched either selectively or together. Any output whose associated register bit (in the internal 32-bit serial register) contains a low will switch low when the strobe input is switched low if the sustain input is high. All other outputs remain high. When the sustain input is switched low, all outputs switch low independently of the data or strobe inputs. This feature can be used to generate a portion of the sustain pulse required in the operation of an AC plasma display. The internal level-shift circuits provide additional drive during the times that the outputs switch high to facilitate fast rise times while maintaining low standby power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN65501E is characterized for operation over the temperature range of  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The SN75501E is characterized for operation over the temperature range of  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

#### N PACKAGE (TOP VIEW)



#### FN PACKAGE (TOP VIEW)




NC-No internal connection




<sup>†</sup> BIDFET – Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip – patented process.

# logic symbol†

# functional block diagram (positive logic)





<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

#### **FUNCTION TABLE**


	INPUTS			OUTPUTS							
FUNCTION	DATA	CLOCK	CK STROBE	SUSTAIN	SHIFT REGISTER			SERIAL	Q1	02	Q3Q32
J.A	DATA	DATA   CLOCK			R1	R2	R3R32	DATA	u'	uz	u3u32
LOAD	Н	1	Н	Н	Н	R1 <sub>n</sub>	R2 <sub>n</sub> R31 <sub>n</sub>	R32 <sub>n</sub>	Н	Н	нн
	L	1	н	н	L	R1 <sub>n</sub>	R2 <sub>n</sub> R31 <sub>n</sub>	R32 <sub>n</sub>	н	Н	нн
STROBE	Х	Х	Н	Н	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R32 <sub>n</sub>	R32 <sub>n</sub>	Н	Н	н,.н
STRUBE	X	Н	L	н	R1 <sub>n</sub>	R2n	R3 <sub>n</sub> R32 <sub>n</sub>	R32 <sub>n</sub>	R1	R2	R3 R32
SUSTAIN	Х	Х	Х	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> R32 <sub>n</sub>	R32 <sub>n</sub>	L	L	LL

H = high level, L = low level, X = irrelevant, 1 = low-to-high-level transition.


R1...R32 = levels currently at internal outputs of shift registers one through thirty-two, respectively.

R1n...R32n = levels at shift-register outputs R1 through R32 respectively, before the most recent 1 transition at the Clock input.

## typical operating sequence



# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)	
Supply voltage, VCC2	
Input voltage	V <sub>CC1</sub> to 0.3
Continuous total dissipation at (or bel	low) 25 °C free-air (see Note 2): FN package 1775 m\
	N package 1250 m\
Operating free-air temperature range:	SN65501E
	SN75501E 0°C to 70°
Storage temperature range	65°C to 150°
	) from case for 10 seconds: N package 260°
Case temperature for 10 seconds: EN	N package

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
FN	1775 mW	14.2 mW/°C	25°C
N	1250 mW	10.0 mW/°C	25°C



# SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V	CC1		10.8	12	13.2	V
Supply voltage, V	CC2		0		100	V
High-level input vo	oltage, VIH		0.75 V <sub>CC1</sub>			
Low-level input vo	ltage, V <sub>IL</sub>				0.25 V <sub>CC1</sub>	
High-level Q outpo	ut clamp current, IO	KH			20	mA
Low-level Q outpu	it clamp current, loi	(L		- 20		mA
Clock frequency,	clock, at or below,	25 °C junction temperature (see Note 3)	0		8	MHz
Duration of high o	r low clock pulse, t	w	62			ns
Catum time a	Data inputs before	re clock1	20			ns
Setup time, t <sub>Su</sub>	Data inputs after	clock†	50			""
Hald time to	Strobe high after	clock1	150			ns
Hold time, th	Strobe high after sustain↑ 250			""		
Operating free-air	tomposotus T	SN65501E	-40		85	
Operating free-air	temperature, 1 A	SN75501E	. 0		70	°C

NOTE 3: See Figure 3 for maximum clock frequency when devices are operated in cascade or for operation above  $T_J = 25 \, ^{\circ}C$ .

# electrical characteristics over recommended operating free-air temperature range

	PARAMETER		TEGT COL	TEST CONDITIONS		SN65501E		S	N75501	E	UNIT
	PANAIVIETEN	1	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK	Input clamp volt	tage	V <sub>CC1</sub> = 12 V,	I <sub>I</sub> = 12 mA		- 1	-1.5		- 1	-1.5	V
			V <sub>CC1</sub> = 13.2 V,	IOH = -1 mA	94	97.5		95	97.5	-	
Voн	High-level	Q outputs	$V_{CC2} = 100 \text{ V}$	$I_{OH} = -10 \text{ mA}$	92	94.5		93	94.5		l v l
VOH	output voltage		VCC2 = 100 V	I <sub>OH</sub> = -15 mA	90	93.5		91	93.5		]
		Serial out	$V_{CC1} = 10.8 V,$	$I_{OH} = -100 \mu A$	9	10		9	10		
			V <sub>CC1</sub> = 13.2 V,	I <sub>OL</sub> = 1 mA		0.85	2		0.85	2	
VOL	Low-level	Q outputs	$V_{CC2} = 100 \text{ V}$	I <sub>OL</sub> = 10 mA		2	4		2	4	l <sub>v</sub>
VOL	output voltage		VCC2 = 100 V	I <sub>OL</sub> = 15 mA		2.75	5		2.75	5	]
		Serial out	$V_{CC1} = 10.8 V$	$I_{OL} = 100 \mu A$		0.1	1		0.1	1	
Voк	Output clamp	Q output	V <sub>CC2</sub> = 0	I <sub>OK</sub> = 20 mA		1	2.5		1	2.5	V
VUK	voltage	Q output	VCC2 - 0	$I_{OK} = -20 \text{ mA}$		-1.2	-2.5		-1.2	- 2.5	l
lu i	High-level		$V_{CC1} = 13.2 \text{ V},$	V <sub>IH</sub> = V <sub>IH</sub> min,			1			1	μΑ
lіН	input current		V <sub>CC2</sub> = 100 V							· .	μ.
1	Low-level		$V_{CC1} = 13.2 \text{ V},$	V <sub>IL</sub> = V <sub>IL</sub> max,			- 1			- 1	μА
ΊL	input current		V <sub>CC2</sub> = 100 V							- 1	μΑ.
loos	Supply current t	from Voca	$V_{CC1} = 13.2 \text{ V},$			0.05	1		0.05	1	mA
ICC1	Supply current	10111 ¥CC1	V <sub>CC2</sub> = 100 V			0.05	,		0.05	1	"
ICC2	Supply current t	from V <sub>CC2</sub>	V <sub>CC2</sub> = 100 V			1	5		1	3	mA


 $<sup>^{\</sup>dagger}$  Typical values are at VCC1 = 12 V, TA = 25 °C.




# switching characteristics, VCC1 = 12 V, VCC2 = 100 V, TA = 25 °C

	PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Delay time,	Strobe to Q outputs	C <sub>L</sub> = 30 pF			250	
<sup>t</sup> DHL	high-to-low-	Sustain to Q outputs	C <sub>L</sub> = 30 pF			250	ns
	level outputs	Clock to serial data output	C <sub>L</sub> = 20 pF			147	
	Delay time,	Strobe to Q outputs	C <sub>L</sub> = 30 pF			450	
<sup>t</sup> DLH	low-to-high-	Sustain to Q outputs	$C_L = 30 pF$			450	ns
	level outputs	Clock to serial data output	C <sub>L</sub> = 20 pF			147	
tTHL	Transition time, I	nigh-to-low-level Q output	$C_L = 30 pF$	1		200	ns
<sup>t</sup> TLH	Transition time, I	ow-to-high-level Q output	C <sub>L</sub> = 30 pF			300	ns

### PARAMETER MEASUREMENT INFORMATION



### LOAD TEST CIRCUIT



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Serial out waveform for internal conditions such that a low is registered in R32.
- C. Serial out waveform for internal conditions such that a high is registered in R32.
- D.  $Q_n$  output with a low stored in associated register  $R_n$ .
- E.  $Q_n$  output with a high stored in associated register  $R_n$ .

### **VOLTAGE WAVEFORMS**

FIGURE 1. SWITCHING CHARACTERISTICS



### TYPICAL CHARACTERISTICS



INPUT VOLTAGE LOGIC LEVEL LIMITS VCC1 SUPPLY VOLTAGE 10 9 VIHmin 8 7 Input Voltage -- V 6 5 4 3 VILMAX 2 1 0 10 12 V<sub>CC1</sub>-Supply Voltage-V

FIGURE 3

FIGURE 2

### THERMAL CHARACTERISTICS

### junction temperature formula

$$T_J = T_A + P_D R_\theta$$

where

T<sub>J</sub> = virtual junction temperature

T<sub>A</sub> = free-air temperature

PD = average device power dissipation

 $R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta}JA$ , or junction-to-case,  $R_{\theta}JC$ )

PACKAGE	R <sub>OJA</sub>	Rejc
FN	70°C/W	22°C/W
N .	100 °C/W	27 °C/W

31 🛮 023

30∏Ω22

29∏Ω21

# ADVANCE INFORMATION

# SN65508, SN75508 AC PLASMA DISPLAY DRIVERS

D2924, DECEMBER 1985-REVISED OCTOBER 1986


- Controls 32 Electrodes
- Very Low Steady-State Power Consumption
- Rugged DMOS Outputs
- CMOS-Compatible Inputs
- Dependable Texas Instruments Quality and Reliability

### description

The SN65508 and SN75508 are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. All inputs are CMOS compatible and all outputs are totem-pole DMOS structures.

If the strobe input is at a high logic level, all outputs are high. When the strobe input goes low, any output whose associated register bit contains a low will go low. All outputs whose associated register bit contains a high will remain high. When the reset input is low, all register bits are low. In this condition, all outputs will go low when the strobe input goes low. The serial data output from the shift register may be used to cascade additional devices. This output is not affected by the Strobe input.

The SN65508 is characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The SN75508 is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .



18 19 20 21 22 23 24 25 26 27 28

017

FN PACKAGE


NC-No internal connection

# logic symbol†

Q10 | 15

Q11 116


012 17




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1094 and IEC Publication 617-12.

†BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process






# typical operating sequence



### schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)	
	95 V
	0.3 V to V <sub>CC</sub> + 0.3 V
High-level output voltage, VOH	95 V
High-level output current, IOH	3 mA
Continuous total power dissipation at	(or below)
25 °C free-air temperature (see No	ote 2)
Operating free-air temperature range:	SN6550840°C to 85°C
	SN75508 0 °C to 70 °C
Storage temperature range	65°C to 150°C
Case temperature for 10 seconds	

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate linearly to 1088 mW at 70 °C at the rate of 13.6 mW/°C.

### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		7.65	9.35	V
Supply voltage, V <sub>CC2</sub>		V <sub>CC1</sub>	90	V
High-level input voltage, VIH	V <sub>CC1</sub> = 9.35 V	7	V <sub>CC1</sub>	V
Trigit-level input voltage, VIH	V <sub>CC1</sub> = 7.65 V	5.75	V <sub>CC1</sub>	]
Low-level input voltage. Vu	V <sub>CC1</sub> = 9.35 V	0	2.3	v
ow-level input voltage, V <sub>IL</sub>	V <sub>CC1</sub> = 7.65 V	0	1.9	1 ·
Output current, $I_O$ ( $t_W \le 1 \mu s$ )			80	mA
Clock frequency, f <sub>clock</sub>			4	MHz
Setup time, data before clock↓, t <sub>su</sub>		100		ns
Hold time, data after clock↓, th		62		ns
Pulse duration, clock high or low, twCLK		125		ns
Description from the Assessment T	SN65508	- 40	85	°C
Operating free-air temperature, TA	SN75508	0	70	ا

# electrical characteristics over recommended operating free-air temperature range, $V_{CC1} = 9.35 \text{ V}$ , $V_{CC2} = 90 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
V	Q outputs		V <sub>CC1</sub> = 7.65 V, I <sub>OH</sub> = −3 mA	83	87	V	
VOH	High-level output voltage	Serial output	$V_{CC1} = 7.65 \text{ V},  I_{OH} = -50 \mu\text{A}$	6.8	7.65	\ \	
V	Low-level output voltage	Q outputs	V <sub>CC1</sub> = 7.65 V, I <sub>OL</sub> = 10 mA	1.4	2.4	J v	
VOL	Low-level output voltage	Serial output	V <sub>CC1</sub> = 7.65 V, I <sub>OL</sub> = 50 μA	0	0.8		
V	Output clamp voltage		$V_{-} = 0$ $I_0 = 100 \text{ mA}, t_W \le 1 \mu \text{s}$		2.5	V	
Voк	Output clamp voltage		$V_{CC2} = 0$ $I_{O} = -100 \text{ mA}, t_{W} \le 1 \mu \text{s}$		-2.7		
ΊΗ	High-level input current		V <sub>1</sub> = 9.35 V		1	μΑ	
1 <sub>1</sub> L	Low-level input current		V <sub>I</sub> = 0.4 V		- 1	μΑ	
los	Short-circuit output current	•	V <sub>O</sub> = 0		- 20	mA	
ICC1	Supply current from V <sub>CC1</sub>				500	μΑ	
			Output high		500	μΑ	
ICC2	Supply current from V <sub>CC2</sub>		Output low	[	8.5	mA	

# switching characteristics, VCC1 = 7.65 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
twRSTL	Pulse duration, reset low		125		ns
<sup>t</sup> d1	Delay time, V <sub>CC2</sub> to Q outputs (10%-10%)	$R_{L} = 100 \text{ k}\Omega$ , $C_{L} = 100 \text{ pF}$		800	ns
t <sub>d2</sub>	Delay time, V <sub>CC2</sub> to Q outputs (90%-90%)	$R_L = 100 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$		800	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 2. VOLTAGE WAVEFORMS FOR OUTPUT DELAY TIMES

# SN65509, SN75509 AC PLASMA DISPLAY DRIVERS


D2923, DECEMBER 1985-REVISED OCTOBER 1986

- Controls 32 Electrodes
- Very Low Steady-State Power Consumption
- Rugged DMOS Outputs
- CMOS-Compatible Inputs
- Dependable Texas Instruments Quality and Reliability

# description

The SN65509 and SN75509 are monolithic BIDFET<sup>†</sup> integrated circuits designed to perform the line-select operation of a matrix-addressable display. All inputs are CMOS compatible and all outputs are totem-pole DMOS structures.

The 8-bit data stored internally in the serial register is transferred to one of four output sections selected by the last two bits entered into the 10-bit shift register. All 24 unselected outputs will remain at the high level while the state of the eight selected outputs will be set by the corresponding data in the shift register. VCC2 can be used as an output strobe as shown in typical operating sequence.



NC-No internal connection


The SN65509 is characterized for operation from  $-40^{\circ}$ C to 85°C. The SN75509 is characterized for operation from 0°C to 70°C.

### FUNCTION TABLE

INPUT BITS	OUTPUTS				
FIRST ENTERED	LAST ENTERED	BYTE 4	BYTE 3	BYTE 2	BYTE 1
D8 D7 D6 D5 D4 D3 D2 D1	S1 S0	4Q8-4Q1	3Q8-3Q1	2Q8-2Q1	108-101
◆ D8-D1 →	LL	All H	All H	All H	D8D1
◆	LH	All H	· All H	D8-D1	AIIH
◆ D8−D1 →	H L	All H	D8-D1	All H	AllH
◆ D8-D1 →	н н	D8-D1	All H	All H	All H


†BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### functional block diagram







## schematic of inputs and outputs



# 

Input voltage,  $V_{\rm I}$  — 0.3 V to  $V_{\rm CC}$  + 0.3 V High-level output voltage,  $V_{\rm OH}$  — 95 V High-level output current,  $I_{\rm OH}$  — 3 mA Low-level output current,  $I_{\rm OL}$  — 25 mA

 Operating free-air temperature range:
 SN65509
 -40 °C to 85 °C

 SN75509
 0 °C to 70 °C

 Storage temperature range
 -65 °C to 150 °C

 Case temperature for 10 seconds:
 FN package
 260 °C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate linearly to 1088 mW at 70 °C at the rate of 13.6 mW/°C.

### recommended operating conditions

		MIN	MAX	UNIT	
Supply voltage, V <sub>CC1</sub>		8	11.4	V	
Supply voltage, V <sub>CC2</sub>		V <sub>CC1</sub>	90	V	
High-level input voltage, VIH	V <sub>CC1</sub> = 11.4 V	8.5	V <sub>CC1</sub>	V	
Thigh-level input voltage, VIH	V <sub>CC1</sub> = 8 V	6	V <sub>CC1</sub>	1 °	
Low-level input voltage, V <sub>IL</sub>	V <sub>CC1</sub> = 11.4 V	0	2.9	V	
	V <sub>CC1</sub> = 8 V	0	2		
Output current, $I_0$ ( $t_W \le 1 \mu s$ )	•		80	mA	
Clock frequency; fclock			3.1	MHz	
Setup time, data before clock↓, t <sub>SU</sub>		100		ns	
Hold time, data after clock↓, th		100		ns	
Pulse duration, clock high or low, twCLK		161		ns	
Operating free-air temperature, T <sub>A</sub>	SN65509	-40	85	°C	
operating nee-air temperature, 1A	SN75509	0	70		

# electrical characteristics over recommended operating free-air temperature range, V<sub>CC1</sub> = 11.4 V<sub>e</sub>V<sub>CC2</sub> = 90 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	$V_{CC1} = 8 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$	83	87	V
VOL	Low-level output voltage	$V_{CC1} = 8 \text{ V}, \qquad I_{OL} = 20 \text{ mA}$	1.4	2.4	V
Vok	Output clamp voltage	$V_{0.00} = 0$ $I_0 = 100 \text{ mA}, t_W \le 1 \mu \text{s}$		2.5	V
VOK	Output clamp voltage	$V_{CC2} = 0$ $\frac{10 - 100 \text{ mA, t}_W = 1 \mu \text{s}}{10 = -100 \text{ mA, t}_W \le 1 \mu \text{s}}$		-2.7	1 °
ΊΗ	High-level input current	$V_{I} = 11.4 \text{ V}$		1	μΑ
IIL	Low-level input current	$V_{  } = 0.4 \text{ V}$		- 1	μΑ
los	Short-circuit output current	V <sub>O</sub> = 0		- 20	mA
ICC1	Supply current from VCC1			500	μΑ
loos	Supply current from VCC2	All outputs high		500	μΑ
CC2	Supply current from vCC2	Eight outputs low		5	mA



# switching characteristics, V<sub>CC1</sub> = 8 V, T<sub>A</sub> = 25 °C

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t <sub>d1</sub> Delay time, V <sub>CC2</sub> to Q outputs (10% - 10%)	$R_L = 100 \text{ k}\Omega,  C_L = 100 \text{ pF}$	800	ns
t <sub>d2</sub> Delay time, V <sub>CC2</sub> to Q outputs (90% - 90%)	$R_L = 100 \text{ k}\Omega,  C_L = 100 \text{ pF}$	800	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. VOLTAGE WAVEFORMS FOR OUTPUT DELAY

# SN65512B, SN75512B VACUUM FLUORESCENT DISPLAY DRIVERS

D2654, DECEMBER 1985

- Each Device Drives 12 Lines
- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially-Shifted Data Input
- TTL-Compatible Inputs
- Latches on All Driver Outputs


### description

The SN65512B and SN75512B are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.


All device inputs are diode-clamped p-n-p inputs and will assume a high logic level when open-circuited. The nominal input threshold is 1.5 volts. Outputs are totem-pole structures formed by an n-p-n emitter follower and double-diffused MOS (DMOS) transistors.

The device consists of a 12-bit shift register, 12 latches, and 12 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the Clock. When high, the Latch Enable input transfers the shift register contents to the outputs of the 12 latches. The active-low strobe input enables all Q outputs. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Strobe inputs.

The SN65512B is characterized for operation from -40°C to 85°C. The SN75512B is characterized for operation from 0°C to 70°C.



### logic symbol‡




<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>†</sup> BIDFET —Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.



# functional block diagram (positive logic)



### **FUNCTION TABLE**


	CONTROL INPUTS			SHIFT REGISTER	LATCHES	OUTDUTO.		
FUNCTION		LATCH				<del></del>	OUTPUTS	
	CLOCK ENABLE STROBE		R1 THRU R12 LC1 THRU LC12		SERIAL	Q1 THRU Q12		
	1	X	Х	Load and shift <sup>†</sup>	Determined by Latch Enable‡	R12	Determined by Strobe	
LOAD	No1	X	x	No change	Determined by Latch Enable‡	R12	Determined by Strobe	
LATCH	Х	L	Х	As determined above	Stored data	R12	Determined by Strobe	
LATCH	x	н	х	As determined above	New data	R12	Determined by Strobe	
070005	Х	Х	Н	As determined above	Determined by Latch Enable‡	R12	All L	
STROBE	х	х	L	As determined above	Determined by Latch Enable‡	R12	LC1 thru LC12, respectively	

H = high level, L = low level, X = irrelevant,  $\uparrow = low-to-high-level transition$ .


<sup>†</sup> R12 takes on the state of R11, R11 takes on the state of R10, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.


<sup>&</sup>lt;sup>‡</sup> New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

### typical operating sequence



### schematics of inputs and outputs





# SN65512B, SN75512B **VACUUM FLUORESCENT DISPLAY DRIVERS**

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage
Continuous total power dissipation at (or below) 25 °C free-air temperature (see Note 2)
DW package
N package
Operating free-air temperature range: SN65512B40°C to 85°C
SN75512B 0°C to 70°C
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate the DW package at the rate of 9.0 mW/°C and the N package at the rate of 9.2 mW/°C.

## recommended operating conditions

		SN65512B		SN7	5512B	UNIT
		MIN	MAX	MIN	MAX	JUNIT
Supply voltage, VCC1		5	15	5	15	V
Supply voltage, VCC2		0	60	0	60	V
High-level input voltage, VIH		2		2		V
Low-level input voltage, V <sub>IL</sub>			0.8		0.8	V
High-level output current, IOH			- 25		- 25	mA
Low-level output current, IOL	V <sub>CC1</sub> = 10 V		5		5	mA
Clock frequency, f <sub>clock</sub>	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	0	4	0	4	MHz
Clock frequency, fclock	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	0	1	0	1	
Pulse duration, clock high or low, tw	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	100		100		ns
raise daration, clock high or low, tw	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	500		500		
Setup time, data before clock1, tsu	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	100		100		
(see Figure 1)	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	250		250		ns
Hold time, data after clock1, th	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	50		50		Ī
(see Figure 1)	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	250		250		ns
Operating free-air temperature, TA	-40	85	0	70	°C	

### electrical characteristics over recommended operating free-air temperature range, VCC2 = 60 V (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		l₁ = −12 mA				- 1.5	V
V	High-level output	Q outputs	IOH = -25 mA		57.5	58		_ v
Voн	voltage Serial output		$I_{OH} = -200 \mu A$	V <sub>CC1</sub> = 10 V	9	9.5		7 °
VOL	Low-level output	Q outputs	IOL = 5 mA,	V <sub>CC1</sub> = 10 V		2.6	5	V
	voltage	Serial output	$I_{OL} = 200 \mu A$ ,	V <sub>CC1</sub> = 10 V	T	0.05	0.2	7 °
ΉΗ	High-level input currer	t	$V_{CC1} = 15 V$ ,	V <sub>I</sub> = 5 V		0.01	1	μΑ
IIL.	Low-level input curren	t	$V_{CC1} = 15 V$ ,	$V_{I} = 0.8 V$		- 25	- 150	μΑ
1	Cumply assurant from V		V 15.V	V <sub>I</sub> = 5 V		80	500	μΑ
lCC1	Supply current from V <sub>CC1</sub>		$V_{CC1} = 15 \text{ V}$ $V_{i} = 0.8 \text{ V}$			2	6	mA
1	Cumply overant from V		All outp	All outputs high		10	100	μΑ
ICC2	Supply current from V <sub>CC2</sub>		V <sub>CC1</sub> = 15 V	Strobe at 2 V		0.8	3	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC1}$  = 10 V,  $T_A$  = 25 °C.



# SN65512B, SN75512B VACUUM FLUORESCENT DISPLAY DRIVERS

# switching characteristics, $V_{CC1} = 10 \text{ V}$ , $V_{CC2} = 60 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> DHL	Delay time, high-to-low-level output			300	ns
<sup>t</sup> DLH	Delay time, low-to-high-level output	$C_L = 30 pF$ ,		300	ns
<sup>t</sup> THL	Transition time, high-to-low-level output	See Figure 2		500	ns
tTLH	Transition time, low-to-high-level output			500	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. SWITCHING-TIME VOLTAGE WAVEFORMS

# SN65513B, SN75513B VACUUM FLUORESCENT DISPLAY DRIVERS

D2721, MARCH 1983-REVISED SEPTEMBER 1986

Fach	Device	Drives	12	lines

- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially-Shifted Data Input
- TTL-Compatible Input
- Reset Input

### description

The SN65513B and SN75513B are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.


All device inputs are diode-clamped p-n-p inputs and will assume a high logic level when left open. The nominal input threshold is 1.5 volts. Outputs are totem-pole structures formed by n-p-n emitter follower and double-diffused MOS (DMOS) transistors.

DW OR N PACKAGE (TOP VIEW) Q11 🛛 1 U20 010 Q12 🗖 2 19 09 STROBE [ 3 18 \ Q8 17 07 SERIAL OUT 14 16 VCC2 DATA IN 5 Vcc1 [ 15 CLOCK 17 14 06 RESET ∏8 13 \ Q5 01 🗖 9 12 04 Q2 110 11 Q3

The device consists of a 12-bit shift register and 12 output AND gates. Data is entered into the shift register on the low-to-high transition of the Clock input. The active-low strobe input enables all Q outputs. The Reset input sets the shift register contents to all lows. The serial data output from the shift register may be used to cascade additional devices. This output is not affected by the strobe input.

The SN65513B is characterized for operation from  $-40\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$  and the SN75513B is characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

### logic symbol‡




<sup>†</sup> BIDFET-Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip-patented process.

<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain

### logic diagram (positive logic)



### **FUNCTION TABLE**


		INPUTS		OUTPUTS				
FUNCTION	RESET	CLOCK	STROBE	SHIFT REGISTERS R1 THRU R12	SERIAL	Q1 THRU Q12		
LOAD	н	1	х	Load and Shift <sup>†</sup>	R12 <sup>†</sup>	Determined by strobe		
CTDODE	Н	No↑	Н	No Change	R12	All L		
STROBE	Н	No↑	Ĺ	No Change	R12	R1 thru R12, respectively		
RESET	L	Н	X	All L	L	All L		

H = high level, L = low level, X = irrelevant,  $\uparrow = low-to-high transition$ .


<sup>†</sup> R12 and the serial output take on the state of R11, R11 takes on the state of R10 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.



### typical operating sequence



### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)	15 V
Supply voltage, VCC2	
Input voltage	VCC1
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)	1150 mW
Operating free-air temperature range: SN65513B	-40°C to 85°C
SN75513B	0°C to 70°C
Storage temperature range	-65°C to 150°C
lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.



<sup>2.</sup> For operation above 25 °C free-air temperature, derate linearly to 598 mW at 85 °C at the rate of 9.2 mW/°C.

# recommended operating conditions, $T_A = -40 \,^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

		MIN	MAX	UNIT	
Supply voltage, V <sub>CC1</sub>	5	15	V		
Supply voltage, V <sub>CC2</sub>		0	60	·V	
High-level input voltage, VIH		2		V	
Low-level input voltage, VIL			0.8	V	
High-level output current, IOH	,		25	mA	
Low-level output current, IOL	V <sub>CC1</sub> = 10 V		5	mA	
Clock frequency, fclock	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	0	4	MHz	
Clock frequency, fclock	$V_{CC1} = 5 \text{ V},  T_A = 25 ^{\circ}\text{C}$	0	1	IVIPIZ	
Pulse duration, clock high, tw	$V_{CC1} = 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$			ns	
ruse duration, clock high, tw	$V_{CC1} = 5 \text{ V},  T_A = 25 ^{\circ}\text{C}$	500		115	
Setup time, data before clock1 (see Figure 1), t <sub>SU</sub>	$V_{CC1} = 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$	100		ns	
Setup time, data before clock! (see Figure 17, tsu	V <sub>CC1</sub> = 5 V, T <sub>A</sub> = 25°C	250		115	
Hold time, data after clock1 (see Figure 1), th	V <sub>CC1</sub> = 15 V, T <sub>A</sub> = 25°C	50		200	
Tiold time, data after clock! (see Figure 1), th	$V_{CC1} = 5 \text{ V},  T_A = 25 ^{\circ}\text{C}$	250		ns	
Operating free-air temperature, T <sub>A</sub>	SN65513B	-40	85	°C	
Operating meetali temperature, TA	SN75513B	0	70		

# electrical characteristics over recommended operating free-air temperature range, $V_{CC1} = 10 \text{ V}$ , $V_{CC2} = 60 \text{ V}$ (unless otherwise noted)

	PARAMETER			CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA				- 1.5	V	
Voн	High-level output voltage	Q outputs	I <sub>OH</sub> = -25 mA		57.5	58		V	
۷ОН	riigii-level output voitage	Serial output	$I_{OH} = -200 \mu A$		9	9.5		1 °	
VoL	Low-level output voltage	Q outputs	I <sub>OL</sub> = 5 mA			2.6	5	V	
VOL	Low-level output voltage	Serial output	$I_{OL} = 200 \mu A$			0.05	0.2	]	
ΊΗ	High-level input current		$V_{CC1} = 15 V$ ,	V <sub>I</sub> = 15 V		0.01	1	μΑ	
ηL	Low-level input current		$V_{CC1} = 15 V$ ,	V <sub>I</sub> = 0 V		- 25	- 150	μΑ	
loos	Supply current from VCC1		$V_{CC1} = 15 V$ ,	All inputs at 5 V		0.08	0.5	mA ·	
lCC1	Supply current from VCC1	Supply current from VCC1		All inputs at 0.8 V		2	6	I	
loos	Supply surrent from Vaca	Complete and the second second		All outputs high		0.01	0.1	mA	
lCC2	Supply current from V <sub>CC2</sub>		$V_{CC1} = 15 V,$	Strobe at 2 V		0.8	3		

 $<sup>^{\</sup>dagger}$  All typical values are at VCC1 = 10 V, TA = 25 °C.

# switching characteristics, $V_{CC1} = 10 \text{ V}$ , $V_{CC2} = 60 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tDHL	Delay time, high-to-low-level output			300	ns
tDLH	Delay time, low-to-high-level output	$C_L = 30 pF$ ,		300	ns
tTHL	Transition time, high-to-low-level output	See Figure 2		500	ns
tTLH	Transition time, low-to-high-level output			500	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. SWITCHING-TIME VOLTAGE WAVEFORMS

VACUUM FLUORESCENT DISPLAY DRIVER

D2732, APRIL 1983-REVISED SEPTEMBER 1986

Each Device Drives 12 Lines	DW OR N PACKAGE (TOP VIEW)				
<ul> <li>125-V Output Voltage Swing Capability</li> </ul>					
25-mA Output Source Current Capability	Q11				
High-Speed Serially Shifted Data Input	STROBE ☐3 18 ☐ Q8				
CMOS-Compatible Inputs	SERIAL OUT				
Latches on All Driver Outputs	VCC1				
	Q1				
	Q2 7 9 12 7 Q5				

### description


The SN75514 is a monolithic BIDFET<sup>†</sup> integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display. All device inputs are diode-clamped CMOS compatible inputs. The outputs are totempole structures formed with double-diffused MOS (DMOS) transistors.

The device consists of a 12-bit shift register, a 12-bit storage register, and 12 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. On the high-to-low transition of the strobe input, data is transferred from the shift registers to the latches. When Strobe goes high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade additional devices. Serial Out is not affected by the Strobe input.


Supply voltage VCC2 and VCC3 are used to provide 25-milliampere output source current capability at acceptable static device power dissipation. In this mode of operation VCC3 should be equal to  $V_{CC2} + 10$  volts. It is possible to operate this device with  $V_{CC3} = V_{CC2}$ . However, the current capability will be reduced.

The SN75514 is characterized for operation from 0°C to 70°C.

# logic symbol‡



### logic diagram (positive logic)



†BIDFET-Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip-patented process.

<sup>‡</sup>This symbol is in accordance with ANDI/IEEE Std 91-1984 IEC Publication 617-12.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change



Copyright © 1983, Texas Instruments Incorporated


**Display Drivers** 

### **FUNCTION TABLE**


FUNCTION	CONTROL INPUTS		SHIFT REGISTERS LATCHES		OUTPUTS		
FUNCTION	CLOCK	STROBE	R1 THRU R12	LC1 THRU LC12	SERIAL	Q1 THRU Q12	
LOAD	†	х	Load and shift*	Stored data	R12	Determined by Strobe	
LOAD	No†	X	No change	Stored data	R12	Determined by Strobe	
LATCH	Х	1	As determined above	New data	R12	Determined by Strobe	
LATCH	х	No↓	As determined above	Stored data	R12	Determined by Strobe	
STROBE	Х	Н	As determined above	Stored data	R12	LC1 thru LC12, respectively	
SINOBE	х	L	As determined above	Stored data	R12	All L	

H = high level, L = Low level, X = irrelevant, 1 = low-to-high-level transition, 1 = high-to-low-level transition.
\*R12 takes on the state of R11, R11 takes on the state of R10...R2 takes on the state of R1, and R1 takes on the state of the data input.

### typical operating sequence



### schematic of inputs and outputs



absolute maximum	ratings over	operating free-ai	r temperature range	(unless otherwise noted)	)
Supply voltage	VCC1 (see No	ote 1)			1 5

Supply voltage, vCC1 (see Note 1)	15 V
Supply voltage, VCC2	. 130 V
Supply voltage, VCC3	. 140 V
Supply voltage difference, VCC3 – VCC2	75 V
Input voltage	. VCC1
0	

Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):

DW package	1125 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate the DW package to 720 mW at 70 °C at the rate of 9.0 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		5		15	V
Supply voltage, VCC2		0		130	٧
Supply voltage, V <sub>CC3</sub>		V <sub>CC2</sub>		V <sub>CC2</sub> +10	V
High-level input voltage, VIH (see Figure 1)	V <sub>CC1</sub> = 5 V	4			V
riigii-ievei iiiput voitage, VIH (see rigute 1)	V <sub>CC1</sub> = 15 V	11.25			ľ
Low level input voltage Vv. (see Figure 1)	V <sub>CC1</sub> = 5 V			1	V
Low-level input voltage, VIL (see Figure 1)	evel input voltage, V <sub>IL</sub> (see Figure 1)  V <sub>CC1</sub> = 15 V			3.75	
High-level output current, IOH (TA = 25°C)				- 25	mA
Low-level output current, IOL				2.5	mA
Clock frequency, f <sub>clock</sub> (see Figure 2)		0		7.5	MHz
Data setup time before clock1, t <sub>su</sub> (see Figure 3)		150			ns
Data hold time after clock1, th (see Figure 3)		150			ns
Dalay time atraba lays to alook high to an and	V <sub>CC</sub> = 5 V	1200			
Delay time, strobe low to clock high, t <sub>d</sub> (SL-CH)	V <sub>CC</sub> = 15 V	500			ns
Operating free-air temperature, TA		0		70	°C

electrical characteristics over recommended operating free-air temperature range, V<sub>CC1</sub> = 10 V (unless otherwise noted)


	PARAMETER		TEST COND	ITIONS	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage		l <sub>1</sub> = -1 mA				- 1.5	V
Voн	High-level output	Q outputs	V <sub>CC2</sub> = 130 V,	IO = -25 mA	125	126		V
VOH	voltage	Serial	$I_{OH} = -200 \mu A$		9	9.3		]
VOL	Low-level output	Q outputs	I <sub>OL</sub> = 2.5 mA			1.5	5	V
VOL	voltage	Serial	I <sub>OL</sub> = 200 μA				1	]
lН	High-level input current		V <sub>CC1</sub> = 10 V,	V <sub>I</sub> = 10 V		0.01	1	μΑ
IIL.	Low-level input current		V <sub>CC1</sub> = 10 V,	V <sub>I</sub> = 0 V			- 5	μΑ
loge	Supply Current from V	004	V <sub>CC1</sub> = 15 V				5	mA
lcc1	Supply Culterit Holli Vi	CC1	V <sub>CC1</sub> = 5 V				5	] '''^
			V <sub>CC1</sub> = 15 V,	All outputs high			- 5	
ICC2	Supply Current from V	CC2	V <sub>CC2</sub> = 130 V,	All outputs low	+		~ 4	mA
			V <sub>CC3</sub> = 140 V	All outputs low			0.1	
lana	Supply Current from Ic	unnity Commont from Long	V <sub>CC1</sub> = 15 V,	All outputs high			5	mA
ıcc3	Supply Suitent Homing	.03	V <sub>CC2</sub> = 130 V, V <sub>CC3</sub> = 140 V	Strobe at 0 V			0.1	


 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25 \,^{\circ}$ C.

# switching characteristics, V<sub>CC1</sub> = 15 V, V<sub>CC2</sub> = 130 V, T<sub>A</sub> = 25 °C

ſ	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tDHL	Delay time, high-to-low-level output			0.8	μS
†DLH	Delay time, low-to-high-level output	$C_L = 30 \text{ pF},$		0.8	μS
tTHL	Transition time, high-to-low-level output	See Figure 4		1	μS
tTLH	Transition time, low-to-high-level output	·		3	μS

# **RECOMMENDED OPERATING CONDITIONS**





### PARAMETER MEASUREMENT INFORMATION




FIGURE 3. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 4. SWITCHING-TIME VOLTAGE WAVEFORMS

# SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS

D2720, MARCH 1983-REVISED OCTOBER 1986

- Each Device Drives 32 Lines
- 60-V Output Voltage Swing Capability
- 25-mA Output Source Current Capability
- High-Speed Serially Shifted Data Input
- Latches on All Driver Outputs


### description


The SN65518 and SN75518 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.

The devices each consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. While the Latch Enable input is high, parallel data is transferred to the output buffers through a 32-bit latch. Data present in the latch during the high-to-low transition of Latch Enable is latched. When the Strobe input is low, all Q outputs are enabled. When the Strobe input is high, all Q outputs are low.

Serial data output from the shift register may be used to cascade additional devices. This output is not affected by the Latch Enable or Strobe inputs.

The SN65518 is characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$  and the SN75518 is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .






FN PACKAGE

†BIDFET – Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip – patented process.

NC-No internal connection




logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

## logic diagram (positive logic)




# SN65518, SN75518 VACUUM FLUORESCENT DISPLAY DRIVERS

### **FUNCTION TABLE**

	CONTROL INPUTS		SHIFT REGISTER	LATCHES	OUTPUTS		
FUNCTION		LATCH					r
	CLOCK	ENABLE	STROBE	R1 THRU R32	LC1 THRU LC32	SERIAL	Q1 THRU Q32
LOAD	t	Х	X	Load and shift*	Determined by Latch Enable§	R32	Determined by Strobe
LOAD	Not	X	X	No change	Determined by Latch Enable§	R32	Determined by Strobe
LATCH	Х	L	Х	As determined above	Stored data	R32	Determined by Strobe
LATCH	X	H·	х	As determined above	New data	R32	Determined by Strobe
STROBE	Х	Х	н	As determined above	Determined by Latch Enable§	R32	All L
SINUBE	×	Х	L	As determined above	Determined by Latch Enable§	R32	LC1 thru LC32, respectively

H = high level, L = low level, X = irrelevant, 1 = low-to-high-level transition.


### typical operating sequence



<sup>\*</sup> R32 and the serial output take on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

#### schematic of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1) .	
Supply voltage, VCC2	
Input voltage, V <sub>I</sub>	Vcc1
Continuous total dissipation at (or be	elow) 25°C free-air temperature (see Note 2):
N package	
FN package	
Operating free-air temperature range	: SN6551840°C to 85°C
	SN75518
Storage temperature range	
Case temperature for 10 seconds: F	N package 260°C
Lead temperature 1.6 mm (1/16 inch	n) from case for 10 seconds: N package 260 °C

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate the N package linearly at the rate of 13.2 mW/°C and the FN package linearly at the rate of 13.6 mW/°C.

## SN65518, SN75518 **VACUUM FLUORESCENT DISPLAY DRIVERS**

## recommended operating conditions, $T_A = 25$ °C (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	4.5	15	V	
Supply voltage, VCC2	0	60	V	
High-level input voltage, VIH (see Figure 1)	V <sub>CC1</sub> = 4.5 V	3.5		V
riigii-ievei iiiput voitage, VIH (see rigule 1)	V <sub>CC1</sub> = 15 V	12		ľ
Low-level input voltage, V <sub>II</sub> (see Figure 1)	V <sub>CC1</sub> = 4.5 V		1	V
Low-level input voltage, vil (see Figure 1)	$V_{CC1} = 15 V$		6	· ·
High-level output current, IOH			- 25	mA
Low-level output current, IOL			2	mA
Clock fraguency f (con Figure 2)	V <sub>CC1</sub> = 10 V to 15 V	0	5	MHz
Clock frequency, f <sub>clock</sub> (see Figure 2)	$V_{CC1} = 4.5 V$	0	1	IVITZ
Pulsa duration alast high &	V <sub>CC1</sub> = 10 V to 15 V	100		ns
Pulse duration, clock high, t <sub>W</sub> (CKH)	V <sub>CC1</sub> = 4.5 V	500		115
Dulan duration, clock law to come	V <sub>CC1</sub> = 10 V to 15 V	100		
Pulse duration, clock low, t <sub>W</sub> (CKL)	V <sub>CC1</sub> = 4.5 V	500		ns
Catum time data bafava alaakt t	V <sub>CC1</sub> = 10 V to 15 V	75		
Setup time, data before clock1, t <sub>SU</sub>	$V_{CC1} = 4.5 V$	150		ns
Mold time, data after alackt to	V <sub>CC1</sub> = 10 V to 15 V	75		
Hold time, data after clock <sup>†</sup> , t <sub>h</sub>	V <sub>CC1</sub> = 4.5 V	150		ns
One and in a face of the control of	SN65518	-40	85	°C
Operating free-air temperature, T <sub>A</sub>	SN75518	0	70	٠,

### electrical characteristics over recommended ranges of operating free-air temperature and VCC1 (unless otherwise noted), VCC2 = 60 V

	PARAMETER		TEST C	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA				-1.5	V
VoH	High-level output voltage	Q outputs	IOH = -25 mA		57.5	58		V
VOH	riigii-ievei output voitage	Serial output	V <sub>CC1</sub> = 5 V,	l <sub>OH</sub> ≈ -20 μA	4.5	4.9	5	
VOL	Low-level output voltage	Q outputs	I <sub>OL</sub> = 1 mA				5	V
VOL	Low-level output voltage	Serial output	$IOL = 20 \mu A$			0.06	0.8	
ΊΗ	High-level input current		$V_{CC1} = 15 V$ ,	V <sub>I</sub> = 15 V		0.1	1	μА
l <sub>IL</sub>	Low-level input current		$V_{CC1} = 15 V$ ,	V <sub>I</sub> = 0 V		-0.1	- 1	μΑ
1001	Supply current		V <sub>CC1</sub> = 4.5 V			1.8	4	mA
.lcc1	Supply current		V <sub>CC1</sub> = 15 V			2	5	"I"A
		SN65518	Outputs high,	$T_A = -40$ °C			12	
ICC2	Supply current	SN65518,	Outputs high,	T <sub>A</sub> = 0°C to MAX		7	10	mA
		SN75518	Outputs low			0.01	0.5	


 $<sup>^{\</sup>dagger}$  All typical values are at TA = 25 °C.

## switching characteristics, VCC2 = 60 V, CL = 50 pF, TA = 25 °C (unless otherwise noted)

	PARAME		TEST CONDITIONS	MIN MAX	UNIT	
	Delay time, Clock to data output		V <sub>CC1</sub> = 4.5 V	$C_L = 15 pF$ ,	600	
<sup>t</sup> d	Delay time, Clock to data output		V <sub>CC1</sub> = 15 V	See Figure 4	150	ns
		from latch enable	V <sub>CC1</sub> = 4.5 V	See Figure 5	1.5	
<sup>t</sup> DHL	Delay time, high-to-low-level Q output	from strobe	VCC1 = 4.5 V	See Figure 6	1	
		from latch enable	V <sub>CC1</sub> = 15 V	See Figure 5	0.5	μS
		from strobe	VCC1 = 15 V	See Figure 6	0.5	
		from latch enable	V <sub>CC1</sub> = 4.5 V	See Figure 5	1.5	
<sup>t</sup> DLH	Delay time, low-to-high-level	from strobe	VCC1 - 4.5 V	See Figure 6	1	
	Q output	from latch enable	V <sub>CC1</sub> = 15 V	See Figure 5	0.25	μS
		from strobe	VCC1 - 15 V	See Figure 6	0.25	
	Transition time, high-to-low-level		V <sub>CC1</sub> = 4.5 V	See Figure 6	3	
tTHL	Q output		V <sub>CC1</sub> = 15 V	See rigure o	1.5	μS
•	Transition time, low-to-high-level		V <sub>CC1</sub> = 4.5 V	Con Figure 6	2.5	
<sup>t</sup> TLH	Q output		V <sub>CC1</sub> = 15 V	See Figure 6	0.75	μS

#### **RECOMMENDED OPERATING CONDITIONS**

## INPUT VOLTAGE LOGIC-LEVEL LIMITS






FIGURE 1

## MAXIMUM INPUT DATA RATE

## SUPPLY VOLTAGE VCC1




FIGURE 2

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. INPUT TIMING VOLTAGE WAVEFORMS





NOTE: For testing purposes, all input pulses have maximum rise and fall times of 30 ns.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 6. SWITCHING-TIME VOLTAGE WAVEFORMS

NOTE: For testing purposes, all input pulses have maximum rise and fall times of 30 ns.

## SN55551, SN55552 ELECTROLUMINESCENT ROW DRIVER

D2743, APRIL 1986


- Each Device Drives 32 Electrodes
- High-Voltage Open-Drain DMOS Outputs
- 50-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption

#### description


The SN55551 and SN55552 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-drain DMOS transistors. The SN55552 output sequence has been reversed from the SN55551 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates, Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the Substrate Common terminal. Serial data is entered into the shift register on the highto-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When the Strobe input is low, all output transistors are turned on. The Serial Data output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Strobe inputs.

The SN55551 and SN55552 are characterized for operation over the full military temperature range of -55 °C to 125 °C.



# SN55552 . . . FĎ PACKAGE




NC-No internal connection

†BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip - patented process.




#### logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The symbol  $\Omega$  here indicates an n-channel open-drain output.

#### logic diagram (positive logic)




## SN55551, SN55552 **ELECTROLUMINESCENT ROW DRIVER**

FUNCTION TABLE							
FUNCTION	CON	TROL INP	JTS	SHIFT REGISTERS		OUTPUTS	
PONCTION	СГОСК	ENABLE	STROBE	R1 THRU R32 SEF		Q1 THRU Q32	
LOAD	Ţ	Х	Х	Load and Shift <sup>†</sup>	R32	Determined by Enable and Strobe	
LOAD	No.↓	Х	Х	No Change	R32	Determined by Enable and Strobe	
ENABLE	X	L	Н	As determined above	R32	All Q outputs off	
ENABLE	×	н	Н	As determined above	R32	Determined by R1 through R32	
STROBE	Х	Х	L	As determined above	R32	All Q outputs on	

 $H = high level, L = low level, X = irrelevant, \downarrow = high-to-low transition.$ 

#### typical operating sequence




NOTE: During operation Clock, Data In, Enable, and Strobe are referenced to the Composite Row Drive signal received at the Substrate Common pin of the device.



<sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30,...R2 takes on the state of R1, and R1 takes on the state of the data input.

#### schematic of inputs and outputs



### absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Q off-state output voltage, VO(off)
Input voltage
Substrate common terminal current (see Note 2)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3) 1825 mW
Minimum operating free-air temperature
Operating case temperature
Storage temperature range
Case temperature for 60 seconds 260 °C

NOTES: 1. Voltage values are with respect to substrate common terminal.

- 2. Duty cycle is limited by package dissipation.
- 3. For operation above 25 °C free-air temperature, derate linearly at the rate of 14.6 mW/°C.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage			10.8	12	15	٧
VO(off)	V <sub>O(off)</sub> Off-state Q output voltage			0		200	V
VIH	High-level input voltage			0.75V <sub>CC</sub>	٧	CC+0.3	V
VIL	Low-level input voltage			-0.3	. (	0.25V <sub>CC</sub>	V
10/	(on) On-state Q output current	V <sub>DD</sub> = 80 V,	$V_{CC} = 10.8 \text{ V},$ $T_{C} = 25 ^{\circ}\text{C}$			50	mA
'O(on)		Duty cycle ≤ 1%	$V_{CC} = 15 \text{ V},$ $T_{C} = 25^{\circ}\text{C}$			80	
f <sub>clock</sub>	Clock frequency, TA = 25°0					6.25	MHz
t <sub>w</sub>	Clock pulse duration, high or	low, T <sub>A</sub> = 25°C		80			ns
t <sub>su</sub>	Setup time, data valid before clock↓, T <sub>A</sub> = 25°C						ns
th	Hold time, data valid after clock↓, T <sub>A</sub> = 25 °C			110			ns
TA	Operating free-air temperature			- 55			°C
ТC	Operating case temperature					125	°C




# electrical characteristics over recommended operating temperature range, $V_{CC} = 12 \text{ V}$ , substrate common at 0 V

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	Serial outputs	$I_0 = -100  \mu A$	10		V
\/	Low-level output voltage	Q outputs	I <sub>O</sub> = 50 mA		50	V
VOL	Low-level output voltage	Serial output	I <sub>O</sub> = 100 μA		1.5	ľ
ЧH	High-level input current		V <sub>I</sub> = 12 V		5	μΑ
IIL	Low-level input current		V <sub>I</sub> = 0		- 5	μΑ
IO(off)	Off-state Q output current		V <sub>O</sub> = 200 V		50	μΑ
Icc	Supply current				500	μΑ

## switching characteristics, $V_{CC} = 12 \text{ V}$ , $T_{C} = 25 \, ^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tdLH	Delay time, clock↓ to serial↓	$C_L = 45 pF to common,$		200	ns
tdHL	Delay time, clock↓ to serial↑	See Figure 1		200	ns
<sup>t</sup> dHL	Delay time, enable to Q output↓	$V_{DD}=100 \text{ V}, \text{ R}_L=2 \text{ k}\Omega,$ $C_L=45 \text{ pF to common,}$ See Figure 1		500	ns

#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Waveform 1 is for internal conditions such that a low is clocked into R32.
  - B. Waveform 2 is for internal conditions such that a high is clocked into R32.
  - C. To measure t<sub>d(on)</sub>, a high is stored in the associated register.

FIGURE 1. SWITCHING CHARACTERISTICS





#### RECOMMENDED OPERATING CONDITIONS

MAXIMUM ON-STATE Q OUTPUT CURRENT vs



#### TYPICAL CHARACTERISTICS





Texas Instruments

#### SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

N

D2743, MARCH 1983-REVISED SEPTEMBER 1986


- Each Device Drives 32 Electrodes
- High-Voltage Open-Drain DMOS Outputs
- 50-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption

#### description

The SN65551, SN65552, SN75551, and SN75552 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-drain DMOS transistors. The SN75552 output sequence has been reversed from the SN75551 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates. Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the Substrate Common terminal. Serial data is entered into the shift register on the highto-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When the Strobe input is low, all output transistors are turned on. The Serial Data output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Strobe inputs.

The SN65551 and SN65552 are characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The SN75551 and SN75552 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .



#### SN65552, SN75552


017 0 016 0 015 0 014 0 013 0 012 0 011 0	1 C 2 3 4 5 6 7 8	40 39 38 37 36 35 34	3 018 3 019 3 020 3 021 3 022 3 023 3 024 3 025
Q9 C Q8 C Q7 C Q6 C Q5 C Q4 C Q3 C Q1 C SERIAL OUT C	9 10 11 12 13 14 15 16 17	32 31 30 29 28 27 26 25 24 23	] Q26 ] Q27 ] Q28 ] Q29 ] Q30 ] Q31 ] Q32 ] NC ] DATA IN
ENABLE C	19 20	23 22 21	J VCC J SUBSTRATE COMMON

NC-No internal connection

 $<sup>^\</sup>dagger$ BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip - patented process.



## SN65551, SN65552, SN75551, SN75552 **ELECTROLUMINESCENT ROW DRIVER**



NC-No internal connection

#### logic symbols†


#### SUBSTRATE (21) SOURCE SUPPLY) COMMON STROBE (23) ENABLE (19) SRG 32 CLOCK (20) (<u>26)</u> Q1 DATA IN (24) 1D 2,3 ٥ 7 2,3 (40) 2,3 Q15 D (1) 2,3 D Q16 (16) Q31

2,3 0 Φ

SN65551, SN75551

CMOS/FL DISP

#### SN65552, SN75552



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The symbol ♠ here indicates an n-channel open-drain output.


(17) Q32

(18) SERIAL OUT

Pin numbers shown are for N package.



#### logic diagram (positive logic)




#### FUNCTION TABLE

PONCTION TABLE							
FUNCTION	CON	TROL INP	JTS	SHIFT REGISTERS		OUTPUTS	
FUNCTION	СГОСК	ENABLE	STROBE	R1 THRU R32	SERIAL	Q1 THRU Q32	
LOAD	<b> </b>	Х	х	Load and Shift <sup>†</sup>	R32	Determined by Enable and Strobe	
LOAD	No.↓	Х	×	No Change	R32	Determined by Enable and Strobe	
ENABLE	X	L	Н	As determined above	R32	All Q outputs off	
ENABLE	X	Н	Н	As determined above	R32	Determined by R1 through R32	
STROBE	X	X	L	As determined above	R32	All Q outputs on	

 $H = high level, L = Low level, X = irrelevant, \downarrow = high-to-low transition.$ 


<sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30,...R2 takes on the state of R1, and R1 takes on the state of the data input.

## SN65551, SN65552, SN75551, SN75552 FLECTROLUMINESCENT ROW DRIVER



NOTE: During operation Clock, Data In, Enable, and Strobe are referenced to the Composite Row Drive signal received at the Substrate Common pin of the device.

#### schematic of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Q off-state output voltage, VO(off)
Input voltage
Substrate common terminal current (see Note 2)
Continuous total dissipation at (or below) 25 °C free-air temperature
(see Note 3): FN package
N package
Operating free-air temperature range: SN65551, SN6555240°C to 85°C
SN75551, SN75552 0 °C to 70 °C
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Voltage values are with respect to substrate common terminal.
  - 2. Duty cycle is limited by package dissipation.
  - 3. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the N package, use the 10.0-mW/°C curve for these devices.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage				12	15	V
VIH	High-level input voltage (see Figure	11	V <sub>CC</sub> = 10.8 V	8.1		11.1	V
VIН	riigii-ievei iiiput voitage (see Figure	''	V <sub>CC</sub> = 15 V	11.25		15.3	
VIL	Low-level input voltage (see Figure 1	1	V <sub>CC</sub> = 10.8 V	-0.3		2.7	V
VIL	V <sub>CC</sub> = 15 V					3.75	1
V <sub>O(off)</sub>	Off-state Q output voltage					200	V
lo,	On-state output current, duty cycle $\leq$ 1%, $V_{CC} = 10.8 \text{ V}, T_A = 25 ^{\circ}\text{C}$					50	mA
lO(on)	(see Figures 2, 3, and 4) $V_{CC} = 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$					80	I IIIA
ТОК	Output clamp current					- 45	mA
fclock	Clock frequency			0		4	MHz
t <sub>w</sub>	Pulse duration, clock high or low			125			ns
t <sub>su</sub>	Setup time, data before clock (see F	igure 3)		50			ns
th	Hold time, data after clock (see Figure 3)						ns
ТД	Operating free air temperature	SN65551,	SN65552	-40		85	°C
'A	Operating free-air temperature SN75551, SN75552			0		70	ا -د

## SN65551, SN65552, SN75551, SN75552 ELECTROLUMINESCENT ROW DRIVER

#### electrical characteristics over recommended operating free-air temperature range


	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
IO(off)	Off-state Q output current		V <sub>O</sub> = 200 V		10	μΑ
∨он	High-level output voltage	Serial outputs	$I_O = -100 \mu\text{A}$	V <sub>CC</sub> - 1.5	,	V
Vai	V <sub>OL</sub> Low-level output voltage	Q outputs	I <sub>OL</sub> = 50 mA, See Figure 3		30	v
VOL		Serial output	I <sub>OL</sub> = 100 μA		1	\ \ \
ΊΗ	High-level input current		V <sub>I</sub> @ V <sub>CC</sub>		.1	μΑ
IIL	Low-level input current		V <sub>I</sub> = 0		-1	μА
lcc	Supply current from V <sub>CC</sub>				250	μΑ

## switching characteristics, VCC = 12 V, TA = 25 °C


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high-to-low level serial output from clock			200	ns
tPLH	Propagation delay time, low-to-high evel serial output from clock	C <sub>L</sub> = 20 pF to ground, See Figure 7		200	ns
<sup>t</sup> d(on)	Turn-on delay time, Q outputs from enable	$I_{OL} = 50$ mA, Strobe at V <sub>CC</sub> , $R_L = 1.4 \text{ k}\Omega$ to 100 V, See Figure 7		500	ns

#### RECOMMENDED OPERATING CONDITIONS

#### INPUT VOLTAGE LOGIC-LEVEL LIMITS





## MAXIMUM ON-STATE Q OUTPUT CURRENT



Texas Instruments

#### TYPICAL CHARACTERISTICS






SOA = Safe Operating Area

FIGURE 3

FIGURE 4

<sup>†</sup> Data for temperatures below 0 °C and above 70 °C apply only for SN65551 and SN65552.

#### PARAMETER MEASUREMENT INFORMATION



## PARAMETER MEASUREMENT INFORMATION




FIGURE 6. VOLTAGE WAVEFORMS, SERIAL OUTPUT




FIGURE 7. VOLTAGE WAVEFORMS, Q OUTPUT

## SN55553, SN55554 ELECTROLUMINESCENT COLUMN DRIVERS

SN55553 . . . FD PACKAGE

D2744, APRIL 1986

- Each Device Drives 32 Electrodes
- 60-V Output Voltage Swing Capability
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- Totem-Pole Outputs
- Latches on All Driver Outputs

#### description

The SN55553 and SN55554 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN55554 output sequence has been reversed from the SN55553 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-tohigh transition of the clock input. When high, the Latch Enable input transfers the shift register contents to the outputs of the 32 latches. When Output Enable is high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Output Enable inputs.

The SN55553 and SN55554 are characterized for operation over the full military temperature range of -55°C to 125°C.

#### (TOP VIEW) 014 015 016 017 018 019 020 021 9 44 43 42 41 40 Q11 D7 39∏ Q23 Q10[]8 38[ Q24 **α**9 η 9 37[ Q25 08 10 36 a26 Q7|11 35 🛮 **Q27** Q6 | 12 34 🛛 028 Q5 | 13 33[ Q29 O4 1 14 32 Q30 Q3 15 31 Q31 02 16 30 [] 032 01 17 29 NC 18 19 20 21 22 23 24 25 26 27 28 5 /cc2 ATCH ENABLE ENABLE SERIAL

#### 020 019 018 017 016 015 014 013 1 44 43 42 41 40 022 7 39 Г Q10 023 | 8 38 🛮 **Q9** 024 179 37 🛮 **Q8** 025 10 36 🛮 **Q**7 026 11 35[ Q6 027 1 12 34[ **Q5** Q28 1 13 33 **∏ Q4** 029 114 32[ 1оз 030 15 31 🛮 Q2 Q31 116 30 🛮 **Q**1 032 17 29 🛮 NC

18 19 20 21 22 23 24 25 26 27 28

VCC1 ATCH ENABLE **OUTPUT ENABLE** 

SN55554 . . . FD PACKAGE

(TOP VIEW)

NC-No internal connection


SERIAL OUT

†BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.



#### logic symbols† SN55553 SN55554 CMOS/EL DISP CMOS/EL DISP OUTPUT ENABLE (28) OUTPUT ENABLE (28) LATCH ENABLE (26) LATCH ENABLE (26) **SRG 32** SRG 32 CLOCK (22) CLOCK (22) 1<u>(17)</u> Q1 DATA IN (27) 1D DATA IN (27) 1D 3 (30) Q1 2D D 3 2D D (16) Q2 (31) Q2 2D D 2D D 3 <u>(1)</u> Q17 (44) Q15 2D D 2D D 3 3 (44) Q18 (1) Q16 2D D 2D D 3 3 3 (16) Q31 (31) Q31 2D D 3 2D D (30) <sub>Q32</sub> 3 (17) Q32 2D D 2D D (18) SERIAL OUT (18) SERIAL OUT

## logic diagram (positive logic)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


## SN55553, SN55554 ELECTROLUMINESCENT COLUMN DRIVERS

#### **FUNCTION TABLE**


	CONTROL INPUTS		SHIFT REGISTER	LATCHES	OUTPUTS		
FUNCTION	CLOCK	LATCH ENABLE	OUTPUT ENABLE	R1 THRU R32	LC1 THRU LC32	SERIAL	Q1 THRU Q32
LOAD	↑ No↑	X X	X X	Load and shift <sup>†</sup>	Determined by	R32 R32	Determined by Output Enable
LATCH	X	Ĺ	×	As determined above	Stored data	R32	Determined by
	X	H	X	As determined above	New data	R32	Output Enable
OUTPUT ENABLE	X X	X X	Н	As determined above As determined above	Determined by Latch Enable <sup>‡</sup>	R32 R32	All L LC1 thru LC32, respectively

H = high level, L = low level, X = irrelevant,  $\uparrow = low-to-high-level transition$ .

#### typical operating sequence



#### schematic of inputs and outputs





<sup>†</sup>R32 and the serial output take on the state of R31, R31 takes on the state of R30,...R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>&</sup>lt;sup>‡</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

### 

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 14.6 mW/°C.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC1</sub>	Supply voltage	10.8	12	13.2	V
V <sub>CC2</sub>	Supply voltage	0		60	V
VIH	High-level input voltage	0.75V <sub>CC</sub>		V <sub>CC</sub> +0.3	V
VIL	Low-level input voltage	-0.3		0.25V <sub>CC</sub>	
ЮН	High-level output current	-15			mA
lOL	Low-level output current	15			mA
loк	Peak output clamp diode current			± 20	mA
f <sub>clock</sub>	Clock frequency, T <sub>A</sub> = 25 °C			6.25	MHz
tw(CLK)	Clock pulse duration, high or low, T <sub>A</sub> = 25 °C	80			ns
tw(LE)	Latch enable pulse duration, T <sub>A</sub> = 25 °C	80			
t <sub>su</sub>	Setup time, data valid before clock1, TA = 25°C	20			ns
th	Hold time, data valid after clock ↑, T <sub>A</sub> = 25 °C	110			ns
TA	Operating free-air temperature	- 55			
TC	Operating case temperature			125	

# electrical characteristics over recommended operating temperature range, $V_{CC1} = 12 \text{ V}$ , $V_{CC2} = 60 \text{ V}$

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V		Q outputs	$I_0 = -15 \text{ mA}$	55		V
VOH High-level output voltage	Serial output	$I_0 = -100 \mu A$	10		· ·	
V- Low level autout valence	Q outputs	$I_0 = 15 \text{ mA}$		10	V	
VOL	VOL Low-level output voltage	Serial output	I <sub>O</sub> = 100 μA		1.5	V
ΙΗ	High-level input current		V <sub>1</sub> = 12 V		5	μΑ
IIL	Low-level input current		V <sub>I</sub> = 0		- 5	μΑ
ICC1	Supply current, V <sub>CC1</sub>				7	mA
	Cumply oursent Vana		Outputs high		20	mA
ICC2 Supply current, VCC2		Outputs low		2	l ma	



# SN55553, SN55554 ELECTROLUMINESCENT COLUMN DRIVERS

#### switching characteristics, VCC1 = 12 V, VCC2 = 60 V, TC = 25 °C

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
<sup>t</sup> dLH	Delay time, clock1 to serial1	$C_L = 45 pF to ground,$	200	ns
tdHL	Delay time, clock↑ to serial↓	See Figures 1 and 2	200	ns
<sup>t</sup> dLH	Delay time, LE to Q output↑	$C_L = 45 \text{ pF to ground},$	1000	ns
tdHL	Delay time, LE to Q output↓	See Figures 1 and 3	500	ns

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. OUTPUT LOAD CIRCUIT




FIGURE 2. VOLTAGE WAVEFORMS FOR SERIAL OUTPUT




FIGURE 3. VOLTAGE WAVEFORMS FOR Q OUTPUTS

NOTES: A. Waveform 1 is for internal conditions such that a low is clocked into R32.

- B. Waveform 2 is for internal conditions such that a high is clocked into R32.
- C. To measure  $t_{\mbox{\scriptsize dLH}}$ , initially a low is stored in the latch and a high is stored in the shift register.
- D. To measure t<sub>dHL</sub>, initially a high is stored in the latch and a low is stored in the shift register.



## SN65553, SN65554, SN75553, SN75554 **ELECTROLUMINESCENT COLUMN DRIVERS**

D2744, MARCH 1983-REVISED SEPTEMBER 1986


- Each Device Drives 32 Electrodes
- 60-V Output Voltage Swing Capability
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- **Totem-Pole Outputs**
- Latches on All Driver Outputs

#### description


The SN65553, SN65554, SN75553, and SN75554 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN65554 and SN75554 output sequence has been reversed from the SN65553 and SN75553 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-tohigh transition of the clock input. When high, the Latch Enable input transfers the shift register contents to the outputs of the 32 latches. When Output Enable is high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Output Enable inputs.

The SN65553 and SN65554 are characterized for operation from -40°C to 85°C. The SN75553 and SN75554 are characterized for operation from 0°C to 70°C.



## FN PLASTIC CHIP CARRIER PACKAGE (TOP VIEW)




NC-No internal connection

†BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip - patented process.



PRODUCTION DATA documents contain information




NC-No internal connection.

#### logic symbols†

#### SN65553, SN75553

CMOS/EL DISP OUTPUT ENABLE (25) LATCH ENABLE (23) C2 **SRG 32** CLOCK (19) (<u>17)</u> Q1 DATA IN (24) 1D 2D D 3 (16) Q2 2D D <u>(1)</u> Q17 2D D 3 (40) Q18 2D D 3 (<u>27)</u> Q31 2D D 3 (26) <sub>Q32</sub> 2D D (18) SERIAL OUT

#### SN65554, SN75554



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for N packages.

- SERIAL OUT

#### logic diagram (positive logic) OUTPUT ENABLE -LATCH ENABLE -SHIFT REGISTER LATCHES C2 DATA IN -1D R1 LC1 Q1 -C1 CLOCK C2 1D LC2 02 R2 2D 28 STAGES (O3 THRU Q30) NOT SHOWN 1D R31 LC31 Q31 2D LC32 Q32


#### **FUNCTION TABLE**

	CONTROL INPUTS		SHIFT REGISTER	LATCHES	OUTPUTS		
FUNCTION	СГОСК	LATCH ENABLE	OUTPUT ENABLE	R1 THRU R32	LC1 THRU LC32	SERIAL	Q1 THRU Q32
1040	1	Х	Х	Load and shift <sup>†</sup>	Determined by	R32	Determined by
LOAD	No↑	×	Х	No change	Latch Enable <sup>‡</sup>	R32	Output Enable
1.4.7.0.1	Х	L	Х	As determined above	Stored data	R32	Determined by
LATCH	х	Н	х	As determined above	New data	R32	Output Enable
OUTPUT	X	Х	L	As determined above	Determined by	R32	All L
ENABLE	Х	Х	н	As determined above	Latch Enable <sup>‡</sup>	R32	LC1 thru LC32, respectively


 $H = high level, L = low level, X = irrelevant, \uparrow = low-to-high-level transition.$ 

<sup>†</sup>R32 and the serial output take on the state of R31, R31 takes on the state of R30,...R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>&</sup>lt;sup>‡</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.



## schematic of inputs and outputs



## SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage VCC1 + 0.3 V
Ground current
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)  FN package
N package
Operating free-air temperature range: SN65553, SN6555440°C to 85°C
SN75553, SN75554 0°C to 70°C
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260°C
Case temperature for 10 seconds: FN package

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the N package, use the 10.0-mW/°C curve for these devices.

## recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage, VCC1		10.8	12 15	V
Supply voltage, V <sub>CC2</sub>		0	60	V
High-level input voitage, VIH (see Figure 1	V <sub>CC1</sub> = 10.8 V	8.1	11.1	V
Trigit-level input voltage, VIH (see Figure 1	V <sub>CC1</sub> = 15 V	11.25	15.3	7 °
Low-level input voltage, V <sub>II</sub> (see Figure 1)	V <sub>CC1</sub> = 10.8 V	-0.3	2.7	
Low-level hiput voltage, VIE (see Figure 1)	V <sub>CC1</sub> = 15 V	-0.3	3.75	7 °
High-level output current, IOH				mA
Low-level output current, IOL	15		mA	
Output clamp current, IOK			20	mA
Clock frequency, fclock		0	6.25	MHz
Pulse duration, clock high or low, tw(CLK)	(see Figure 2)	80		ns
Pulse duration, latch enable, tw(LE) (see F	gure 4)	80		ns
Data setup time before clock 1, t <sub>SU</sub> (see F	gure 2)	20		ns
Data hold time after clock 1, th (see Figure	80		ns	
	SN65553, SN65554	-40	85	T
Operating free-air temperature, TA	SN75553, SN75554	0	70	°C

# electrical characteristics over recommended ranges of $V_{CC1}$ and operating free-air temperature, $V_{CC2} = 60 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
	High lavel autout valence	Q outputs	$I_O = -15 \text{ mA}$	57		V
Vон	High-level output voltage Serial output		$I_O = -100  \mu A$	V <sub>CC1</sub> - 1.5		]
. /	Q outputs		IOL = 15 mA		8	V
$v_{OL}$	Low-level output voltage	Serial output	I <sub>OL</sub> = 100 μA		1	7 °
ΊΗ	High-level input current		Vi = VCC1		1	μА
I <sub>IL</sub>	Low-level input current		V <sub>1</sub> = 0		- 1	μА
ICC1	Supply current from VCC1				5	mA
lana	Supply ourrent from Vaca	SN65553, SN65554			12	mA
CC2	Supply current from VCC2 SN75553, SN75554				10	1 1111




## SN65553, SN65554, SN75553, SN75554 **ELECTROLUMINESCENT COLUMN DRIVERS**

## switching characteristics, VCC1 = 12 V, VCC2 = 60 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high-to-low-level Serial output from Clock	$C_L = 20 pF to ground,$		140	ns
tPLH	Propagation delay time, low-to-high-level Serial output from Clock	See Figure 3		140	ns
tou	Delay time, high-to-low-level	C <sub>L</sub> = 20 pF to ground,		500	ns
†DHL	Q output from Latch Enable	See Figure 4		300	""
tour	Delay time, low-to-high-level	C <sub>L</sub> = 20 pF to ground,		1	μS
tDLH	Q output from Latch Enable	See Figure 4		<u>'</u>	

## RECOMMENDED OPERATION CONDITIONS

#### INPUT VOLTAGE LOGIC-LEVEL LIMITS



#### PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS



### SN65555, SN65556, SN75555, SN75556 FLECTROLUMINESCENT COLUMN DRIVER

D2744, APRIL 1985-REVISED SEPTEMBER 1986

- Each Device Drives 32 Electrodes
- 90-V Output Voltage Swing Capability Using Ramped Supply
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- Totem-Pole Outputs
- Latches on All Driver Outputs

#### description

The SN65555, SN65556, and SN75556 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN65556 and SN75556 output sequence has been reversed from the SN65555 and SN75555 for ease in printed circuit board layout.


The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of the clock input. When high, the Latch Enable input transfers the shift register contents to the outputs of the 32 latches. When Output Enable is high, all Q outputs are enabled. Data must be loaded into the latches and Output Enable must be high before supply voltage VCC2 is ramped up.

Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the Latch Enable or Output Enable inputs.

The SN65555 and SN65556 are characterized for operation from -40°C to 85°C. The SN75555 and SN75556 are characterized for operation from 0°C to 70°C.

SN65555, SN75555		
N DUAL-IN-LINE PACKAGE		
(TOP VIEW)		
017 01	40 Q18	
Q16 🗖 2	39 🗖 Q19	
Q15 🗖 3	38 🔲 Q20	
Q14 🗖 4	37 🔲 Q21	
Q13 🗖 5	36 🔲 Q22	
Q12 🗖 6	35 🔲 Q23	
Q11 🗖 7	34 🔲 Q24	
Q10 🗖 8	33 🔲 Q25	
<b>⊙</b> 9 🗖 9	32 🗖 Q26	
Q8 🗖 10	31 🔲 Q27	
Q7 🗖 11	30 Q28	
Ω6 □ 12	29 🗖 Q29	
Q5 🗖 13	28 🗖 Q30	
24 🗖 14	27 🗖 Q31	
Q3 🗖 15	26 🔲 Q32	
Q2 🔲 16	25 OUTPUT	ENABLE
Q1 📮 17	24 DATA IN	l
SERIAL OUT 🔲 18	23 LATCH E	NABLE
CLOCK 🗖 19	22 VCC1	
GND <b>□</b> 20	21 VCC2	

# SN65555, SN75555 FN PLASTIC CHIP CARRIER PACKAGE (TOP VIEW)



NC-No internal connection


†BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.



#### SN65556, SN75556 SN65556, SN75556 N DUAL-IN-LINE PACKAGE FN PLASTIC CHIP CARRIER PACKAGE (TOP VIEW) (TOP VIEW) 020 020 019 018 017 015 015 013 Q16 🗖 1 J40**h** Q15 39 1 014 Q17 🗖 2 1 44 43 42 41 40 38 Q13 Q18 🗖 39 🗖 Q10 022 7 019 T 37 1 Q12 Q20 **5** 36 Q11 023 1 8 звП оэ 37∏ Q8 Q21 🗖 35 1 Q10 024 179 025 10 36∏ Q7 022 T 34 D Q9 026 11 35 ∏ Q6 Q23 🗖 8 33 🔲 Q8 34 N Q5 027 112 024 **11**9 32 07 028 13 33∏ Q4 Q25 D10 31 🗖 06 029 14 32 🛮 Q3 026 11 30 D Q5 030 15 31 🛮 🛛 🛛 027 🗖 12 29 Q4 031 16 зоПо1 Q28 d 13 28 1 Q3 032 1 17 29 NC 27 🗖 02 Q29 🗖 14 Q30 🗖 15 D Q1 26 Q31 **[**] 16 25 OUTPUT ENABLE VCC2 DATA ENABLE **DUTPUT ENABLE** CLOCK ATCH ENABLE SERIAL OUT Q32 🗖 17 24 DATA IN SERIAL OUT 18 23 LATCH ENABLE CLOCK 119 22 VCC1 GND 20 21 D VCC2

NC-No internal connection

# logic symbols†



#### CMOS/EL DISP V<sub>CC2</sub> (21) [PWR Q1-32] OUTPUT ENABLE (25) LATCH ENABLE (23) SRG 32 сьоск <u>(19)</u> (17) Q1 DATA IN (24) 2D (16) Q2 2D D : (40) Q15 2D D (1) Q16 2D D 3 : (16) Q31 2D D (<u>17)</u> Q32 2D D


(18) SERIAL OUT

SN65556, SN75556



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for N packages.

# logic diagram (positive logic)



## **FUNCTION TABLE**

	CONTROL INPUTS			SHIFT REGISTER	LATCHES	OUTPUTS		
FUNCTION	СГОСК	LATCH OUTPUT LOCK ENABLE ENABLE		R1 THRU R32		SERIAL	Q1 THRU Q32	
	1	×	×	Load and shift <sup>†</sup>	Determined by Latch Enable <sup>‡</sup>	R32	Determined by Output Enable	
LOAD	No↑	X	×	No change	Determined by Latch Enable <sup>‡</sup>	R32	Determined by Output Enable	
LATCH	X	L	X	As determined above	Stored data	R32	Determined by Output Enable	
LATCH	X	н	×	As determined above	New data	R32	Determined by Output Enable	
OUTPUT	Х	Х	L	As determined above	Determined by Latch Enable <sup>‡</sup>	R32	All L	
ENABLE	×	×	н	As determined above	Determined by Latch Enable ‡	R32	LC1 thru LC32, respectively	

H = high level, L = low level, X = irrelevant, 1 = low-to-high-level transition.

 $<sup>^{\</sup>dagger}$ R32 and the serial output take on the state of R31, R31 takes on the state of R30,...R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>&</sup>lt;sup>‡</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

Typical operating sequence

CLOCK

DATA IN

VALID

IRRELEVANT

SR CONTENTS

INVALID

VALID

LATCH ENABLE


LATCH CONTENTS

PREVIOUSLY STORED DATA

NEW DATA VALID

VCC2

# schematic of inputs and outputs



# SN65555, SN65556, SN75555, SN75556 ELECTROLUMINESCENT COLUMN DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V <sub>CC1</sub> (see Note 1)
Supply voltage, VCC2 (see Note 2)
Input voltage
Ground current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
N package
FN package
Operating free-air temperature range: SN65555, SN6555640°C to 85°C
SN75555, SN75556 0 °C to 70 °C
Storage temperature range65°C to 150°C
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. These devices have been designed to be used in applications in which the high-voltage supply, VCC2, is switched to ground before changing the state of the outputs.
  - 3. For operation above 25 °C free-air temperature, derate the N package at the rate of 10 mW/°C and the FN package at the rate of 13.6 mW/°C.

# recommended operating conditions

				MIN	NOM	MAX	UNIT	
V <sub>CC1</sub>	Supply voltage			10.8	12	15	V	
V <sub>CC2</sub>	Supply voltage			0		80	V	
V	High lovel innu	t voltage (see Figure 1)	V <sub>CC1</sub> = 10.8 V	8.1		11.1	V	
VIH	riign-level ilipu	t voltage (see Figure 1)	11.25		15.3			
V	Laur laural immur	t voltage (see Figure 1)	V <sub>CC1</sub> = 10.8 V	-0.3 <sup>†</sup>		2.7	V	
VIL	Low-level input	-0.3 <sup>†</sup>		3.75	· V			
ЮН	High-level outp	out current				- 15	mA	
lOL	Low-level outp				15	mA		
ТОК	Output clamp of				20	mA		
fclock	Clock frequency			0		6.25	MH2	
tw(CLK)	Pulse duration,	clock high or low (see Figure	e 2)	80			ns	
tw(LE)	Pulse duration,	latch enable (see Figure 4)		80			ns	
	Setup time	Data before clock ↑ (see	Figure 2)	20				
tsu	Setup time	Output enable before Vo	Output enable before V <sub>CC</sub> ↑ (see Figure 4)				ns	
4.	Hold time	Data after clock 1 (see F	igure 2)	80	)		ns	
th	Hold time	Output enable after VCC	1 (see Figure 4)	100			115	
dv/dt	Rate of rise for	VCC2 (see Figure 4)				80	V/μs	
т.	Operating free	air temperature	SN65555, SN65556	-40		85	°C	
$T_A$	Operating free-	an temperature	SN75555, SN75556	0		70	1 %	

<sup>&</sup>lt;sup>†</sup>The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels.

# SN65555, SN65556, SN75555, SN75556 **ELECTROLUMINESCENT COLUMN DRIVER**

# electrical characteristics over recommended operating free-air temperature range, VCC1 = 12 V, VCC2 = 80 V


	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V	High-level output voltage	Q outputs	$I_0 = -15 \text{ mA}$	77		V
∨он	High-level output voltage	Serial output	$I_0 = -100  \mu A$	10.5		v
V	Law level cutaut voltege	Q outputs	I <sub>OL</sub> = 15 mA		8	V
VOL	Low-level output voltage	Serial output	I <sub>OL</sub> = 100 μA		1	٧
lін	High-level input current		V <sub>I</sub> = 12 V		1	μA
l <sub>IL</sub>	Low-level input current		V <sub>1</sub> = 0		-1	μΑ
lCC1	Supply current from VCC1				2	mA
lCC2	Supply current from VCC2				5	mA

# switching characteristics, VCC1 = 12 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN I	MAX	UNIT
tPHL	Propagation delay time, high-to-low-level			140	ns
TPHL	Serial output from Clock	$C_L = 20 \text{ pF to ground, } V_{CC2} = 0,$	140		113
	Propagation delay time, low-to-high-level	See Figure 3		140	ns
<sup>t</sup> PLH	Serial output from Clock		140		115
	Delay time, VCC2 to Q outputs	$dv/dt = 80 V/\mu s$ ,		100	ns
<sup>t</sup> d	belay time, VCC2 to a outputs	See Figure 4	100		115

# RECOMMENDED OPERATION CONDITIONS

INPUT VOLTAGE LOGIC-LEVEL LIMITS



## PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS

# SN65557, SN65558, SN75557, SN75558 FLECTROLUMINESCENT ROW DRIVERS

D2999, DECEMBER 1985


- Each Device Drives 32 Electrodes
- High-Voltage Open-Collector N-P-N Outputs Using Ramped Supply
- 300-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption

# description


These devices are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-collector n-p-n transistors. The SN65558 and SN75558 output sequences have been reversed from the SN65557 and SN75557 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates. Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the Substrate Common terminal. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When the Strobe input is low, all output transistors are turned on. The Serial output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Strobe inputs.

The SN65557 and SN65558 are characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The SN75557 and SN75558 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .



# SN65558, SN75558 . . . FN PACKAGE




NC-No internal connection

 $^\dagger$ BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip - patented process




# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

# logic symbols†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# functional block diagram (positive logic)






# SN65557, SN65558. SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

## **FUNCTION TABLE**


FUNCTION	CON	ITROL INP	JTS	SHIFT REGISTERS	OUTPUTS		
1011011011	СГОСК	ENABLE	STROBE	R1 THRU R32	SERIAL	Q1 THRU Q32	
1010	Ţ	Х	х	Load and Shift <sup>†</sup>	R32	Determined by Enable and Strobe	
LOAD	No↓	×	x	No Change	R32	Determined by Enable and Strobe	
ENABLE	Х	L	н	As determined above	R32	All Q outputs off	
CINADLE	Х	н	н	As determined above	R32	Determined by R1 through R32	
STROBE	Х	Х	L	As determined above	R32	All Q outputs on	

H = high level, L = low level, X = irrelevant,  $\downarrow = high-to-low transition$ .

# schematics of inputs and outputs



<sup>&</sup>lt;sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30,...R2 takes on the state of R1, and R1 takes on the state of the data input.



# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)
Off-state output voltage, VO(off) (see Note 2)
Input voltage
Substrate common terminal current (see Note 3)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 4): 1700 mW
Operating free-air temperature range: SN65557, SN6555840°C to 85°C
SN75557, SN75558 0 °C to 70 °C
Storage temperature range
Case temperature for 10 seconds 260°C

- NOTES: 1. Voltage values are with respect to substrate common terminal.
  - 2. Data must be clocked into the shift register and Q outputs enabled prior to ramping substrate common to -HV (see typical operating sequence).
  - 3. Duty cycle is limited by package dissipation.
  - 4. For operation above 25 °C free-air temperature, derate linearly to 1088 mW at the rate of 13.6 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	10.8	12	15	V		
High-level input voltage, VIH (see Figure 1)	V <sub>CC</sub> = 10.8 V	8.1		11.1	V	
riigii-level iriput voltage, VIH (see Figure 1)	V <sub>CC</sub> = 15 V	11.25		15.3	ľ	
Low-level input voltage, V <sub>II</sub> (see Figure 1)	V <sub>CC</sub> = 10.8 V	-0.3		2.7	V	
cow-level input voltage, VIE (see Figure 1)	V <sub>CC</sub> = 15 V	-0.3		3.75	1 '	
Off-state Q output voltage, VO(off)	-0.3		100	V		
On-state Q output current, IQ(on), duty cycle s			300	mA		
Rate of rise for substrate common, dV/dt (see	Figure 4)			100	V/μs	
Clock frequency, f <sub>clock</sub>		0		4	MHz	
Pulse duration, clock high or low, tw		125			ns	
Data before clock↓ (see Figure	9 3)	50				
Setup time, t <sub>su</sub> Enable before substrate comm	non↓ (see Figure 4)	500			ns	
Hold time, t <sub>h</sub> , data after clock↓ (see Figure 3)					ns	
Operating free-air temperature, T <sub>A</sub>	SN65557, SN65558	- 40		85	0.0	
Operating nee-air temperature, 1 A	SN75557, SN75558	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 12 V (unless otherwise noted)

PARAMETER			TEST CONDITIONS		5557 5558	SN75557 SN75558		UNIT
			CONDITIONS	MIN	MAX	MIN	MAX	
IO(off)	Off-state Q output current		V <sub>O</sub> = 100 V		20		10	μΑ
VoH	High-level output voltage	Serial outputs	$I_0 = -100  \mu A$	10.5		10.5		V
Vai	Law lavel sutput valtage	Q outputs	I <sub>OL</sub> = 300 mA		20		10	V
VOL	Low-level output voltage	Serial output	$I_{OL} = 100 \mu A$		1		1	\ \
Ή	High-level input current		V <sub>I</sub> = 12 V		1		1	μΑ
ΙL	Low-level input current		V <sub>I</sub> = 0		-1		-1	μΑ
<sup>I</sup> CC	Supply current from V <sub>CC</sub>				250		250	μΑ




# SN65557, SN65558, SN75557, SN75558 **ELECTROLUMINESCENT ROW DRIVERS**

# switching characteristics, VCC = 12 V, TA = 25 °C

	PARAMETER	PARAMETER TEST CONDITIONS			UNIT
tou	Propagation delay time, high-to-low-			200	ns
<sup>t</sup> PHL	level serial output from clock	C <sub>L</sub> = 20 pF to substrate common	200		113
+====	Propagation delay time, low-to-high-	(see Figure 4)	200	ns	
tPLH	level serial output from clock		200		115
•	Turn-on delay time, Q outputs	$dV/dt = 100 V/\mu s$ , Strobe at $V_{CC}$ ,		500	ns
<sup>t</sup> d(on)	from enable	$R_L = 2 k\Omega$ to 60 V (see Figure 4)			

## RECOMMENDED OPERATING CONDITIONS

# INPUT VOLTAGE LOGIC-LEVEL LIMITS



# PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, CLOCK TO DATA OUT




FIGURE 4. VOLTAGE WAVEFORMS FOR TURN ON DELAY TIME, SUBSTRATE COMMON TO Q OUTPUT

# TYPICAL CHARACTERISTICS

ON-STATE Q OUTPUT CURRENT




FIGURE 5

# IMPUNIMATION ELECTROLUMINESCENT

D2947, APRIL 1986-REVISED OCTOBER 1986


- Controls 32 Electrodes
- 80-V (Ramped V<sub>CC2</sub>) Totem-Pole Outputs
- Low CMOS Stand-By Power Consumption
- Energy Recovery System Compatible
- 15-mA Source and Sink Compatibility
- High-Speed Serially-Shifted Data Input

# description


The SN65559, SN65560, SN75559, and SN75560 are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable electroluminescent display. The device inputs are diode-clamped CMOS inputs. The SN65560 and SN75560 output sequences are reversed from the SN65559 and SN75559 for ease in printed circuit board layout.

These column drivers consist of a 32-bit static shift register, 32 latches, and 32 high-voltage outputs. Serial data is entered into the shift register on the low-to-high transition of the clock signal. A logic high signal on the Latch Enable input transfers the data from the shift register to the latches while the VCC2 bus is low. Once stable in the latch circuits, the VCC2 rail is ramped up to allow the data to appear at the high-voltage outputs. By limiting VCC2 to a maximum of 60 volts, these devices may be safely operated in a non-ramped VCC2 mode. Drivers may be cascaded via the serial data output of the static shift register. This output is not affected by the Latch Enable input.

The SN65559 and SN65560 are characterized for operation from -40°C to 85°C. The SN75559 and SN75560 are characterized for operation from 0°C to 70°C.




## SN65559, SN75559 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection


†BIDFET-Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip-Patented Process





NC-No internal connection

# logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for N packages.




## **FUNCTION TABLE**

	CONTROL INPUTS		SHIFT REGISTERS	LATCHES	OUTPUTS		
FUNCTION	CLOCK	LATCH	R1 THRU R32	LC1 THRU LC32	0017013		
	ENABLE†		NT THRU N32	ECT THRO EC32	SERIAL	Q1 THRU Q32	
LOAD	1	X	Load and Shift	Determined by Latch Enable	R32 <sup>‡</sup>	LC1 thru LC32 respectively	
LOAD	No↑	Х	No change	Determined by Laten Enable	R32	LC 1 tillu LC32 respectively	
LATCH	Х	L	As determined above	Stored data	R32	LC1 thru LC32 respectively	
LAICH	X		As determined above	New data	R32	LC1 thru LC32 respectively	


 $H = high level; L = low level; X = irrelevant; \uparrow = low-to-high-level transition$ 

# logic diagram (positive logic)




<sup>†</sup> New data enters the latches while Latch Enable is high. These data are stored while Latch Enable is low.

<sup>&</sup>lt;sup>‡</sup>R32 and the serial output take on the state of R31, R31 takes on the state of R30 . . . R2 takes on the state of R1 and R1 takes on the state of the data input.



# schematic of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Input voltage, V <sub>1</sub>
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
N package
FN package
Operating free-air temperature range: SN65559, SN6556040°C to 85°C
SN75559, SN75560 0°C to 70°C
Storage temperature range
Case temperature for 10 seconds: FN package
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package 260 °C

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, derate the N package linearly at the rate of 10 mW/°C and the FN package
    at the rate of 13.6 mW/°C.

# recommended operating conditions

		MiN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		10.8	12	15	V
Supply voltage, V <sub>CC2</sub>		0		80	V
High level industrial and March Times 43	V <sub>CC1</sub> = 10.8 V	8.1		11.1	V
High-level input voltage, V <sub>IH</sub> (see Figure 1)	V <sub>CC1</sub> = 15 V	11.25		15.3	1 °
Level level inner veltage V. Jaco Figure 1)	V <sub>CC1</sub> = 10.8 V	-0.3		2.7	٧
Low-level input voltage, V <sub>IL</sub> (see Figure 1)	V <sub>CC1</sub> = 15 V	-0.3		3.75	
High-level Q output current, IOH	-15			mA	
Low-level Q output current, IOL		15			mA
Q output clamp current, IOK				20	mA
Clock frequency, f <sub>clock</sub>		0		8	MHz
Pulse duration, clock high, tw(CLK)		62			ns
Pulse duration, latch enable high, tw(LE)		62			ns
Setup time, data before clock ↑, t <sub>su</sub>		20			ns
Hold time, data after clock ↑, th		50			ns
Rate of rise of V <sub>CC2</sub> , dv/dt (see Figure 4)				80	V/μs
Operating free six temperature T.	SN65559, SN65560	-40		85	°C
Operating free-air temperature, TA	SN75559, SN75560	0	7,	70	

NOTE 3:  $V_{\mbox{CC2}}$  must be ramped only when data within the latches is stable.

# electrical characteristics over recommended operating free-air temperature range, V<sub>CC1</sub> = 12 V

PARAMETER			TEST CO	MIN	MAX	UNIT	
	The level entered colores	Q outputs	V <sub>CC2</sub> = 80 V,	I <sub>OH</sub> = -15 mA	77		V
VOH High-level output voltage		Serial output	I <sub>OH</sub> = 100 μA		10.5		l
V <sub>OL</sub> Low-level output voltage	Q outputs	I <sub>OL</sub> = 15 mA			8	v	
	Low-level output voltage	Serial output	$I_{OL} = 100 \mu A$			1	l V
ΊΗ	High-level input current		VIH = VCC1			1	μΑ
IJĹ	Low-level input current		VIL = GND			- 1	μΑ
ICC1	21 Supply current from VCC1		V <sub>I</sub> = V <sub>CC1</sub>			500	μΑ
ICC2 Supply	Cumply assument from Van-		V 80 V	Outputs low		3	mA
	Supply current from VCC2		V <sub>CC2</sub> = 80 V	Outputs high		0.5	


		_					
PARAMETER		FROM	ROM TO TEST CONDITIONS		MIN	MIN MAY	
		INPUT	OUTPUT	TEST CONDITIONS	IVIIIV	MAX	UNIT
	Draw and an allow time high to level level	Clock	Serial	$C_L = 20 pF$ ,		140	
tPHL	PHL Propagation delay time, high-to-low level	Out	Out	See Figure 3		ns	
	Propagation delay time, low-to-high level	Clock	Serial	C <sub>L</sub> = 20 pF,	140		ns
tPLH	Propagation delay time, low-to-nigh level	Clock	Out	See Figure 3		140	ns
t <sub>d</sub> Delay time,				$dv/dt = 80 V/\mu s$ ,			
	Delay time, V <sub>CC2</sub> to Q output	V <sub>CC2</sub>	a	$C_L = 100 pF$ ,		100	ns
				See Figure 4			

# switching characteristics, VCC1 = 12 V, VCC2 = 0, TA = 25 °C

# RECOMMENDED OPERATING CONDITIONS

INPUT VOLTAGE LOGIC-LEVEL LIMITS

SUPPLY VOLTAGE VCC1



## PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS

# ADVANCE INFORMATION

# SN65563, SN65564, SN75563, SN75564 ELECTROLUMINESCENT ROW DRIVERS

D2945, MAY 1986 REVISED NOVEMBER 1986


- Each Device Drives 34 Electrodes
- Selectable Open-Source or Open-Drain Output
- Outputs Rated at 225 V
- ±70-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption

## description


The SN65563, SN65564, SN75563, and SN75564 are monolithic BIDFET† integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS compatible. If the Positive Write input is high, the Q outputs act like open-source outputs and output data is not inverted with respect to input data. If the Positive Write input is low, the Q outputs act like open-drain outputs and output data is inverted with respect to input data. The SN65564 and SN75564 output sequences have been reversed from the SN65563 and SN75563 for ease in printed circuit board layout.

Typically, composite VCC2 and ground signals are externally generated by a high-voltage switching circuit. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to VCC2 when Positive Write is high or to ground when Positive Write is high or to ground when Positive Write is low. The Serial Output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Positive Write inputs.

The SN65563 and SN65564 are characterized for operation over the full automotive operating temperature range of  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ . The SN75563 and SN75564 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .



# SN65564, SN75564 . . . FN PACKAGE (TOP VIEW)



†BIDFET-Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip — Patented Process



Display Drivers

## LOAD FUNCTION TABLE

		CONTROL INPUTS			SHIFT REGISTER	OUTPUTS		
	FUNCTION	CLOCK	ENABLE	POSITIVE WRITE	R1 THRU R34	SERIAL	Q1 THRU Q34	
Γ	LOAD	1	Х	Х	Load and Shift <sup>†</sup>	R34	Determined by Enable and Positive Write	
L	LOAD	No↓	х	X	No Change	R34	Determined by Enable and Positive Write	

<sup>†</sup> Register R34 takes on the state of R33, R33 takes on the state of R32, . . . R2 takes on the state of R1, R1 takes on the state of the data input.

### **OUTPUT CONTROL FUNCTION TABLE**


		CONTROL INPUTS			SHIFT REGISTER CONTENTS Rn FOR	OUTPUTS		
	FUNCTION	CLOCK	ENABLE	POSITIVE WRITE	R1 THRU R34 (Determined Above)	SERIAL	Q1 THRU Q34	
		X	L	Х	Х	R34	High-Impedance	
1	OUTPUT	х	н	н	н	R34	н	
	CONTROL	х	Н	L	н	R34	L	
		· X	×	×	L	R34	High-Impedance	


H = high, L = low, X = irrelevant, ↓ = high-to-low transition

# logic symbols‡


#### SN65563, SN75563 SN65564, SN75564 CMOS/EL DISP CMOS/EL DISP (27) (27) VCC2 VCC2 TO DRAIN SUPPLY [ ♦ DRAIN SUPPLY] (28) (28) V<sub>CC2</sub> (22) V<sub>CC2</sub> (22) Vss VSS SOURCE SUPPLY **□** SOURCE SUPPLY (23) (23) Vss -VSS -(20)(20) ENABLE EN3[OUTPUT ENABLE] ENABLE EN3 [OUTPUT ENABLE] POSITIVE (25) WRITE POSITIVE (25) EN2 [OUTPUT SELECT] EN2 [OUTPUT SELECT] SRG34 C1/→ SRG34 C1/→ CLOCK (21) CLOCK (21) 2,30 2,3♥ DATA IN (26) DATA IN (26) (<u>18)</u> Q1 (<u>29)</u> Q1 1D D 1D D 2,3 ₫ <u>2,3</u> 2,30 2,30 (30) (17)2,3₫ 2,3♀ 2,3♦ 2,3 (<u>1)</u> Q18 (44) D 2,3♠ 016 <u>2,3</u> ♦ 2,30 2,3♡ (4<u>4)</u> Q19 017 2,3**⊘** 2.3♀ 2,30 2,30 (<u>17)</u> 033 D Þ (30) **Q33** 2,3☆ 2,3♀ 2,3♦ 2,3 🛇 (1<u>8)</u> Q34 D D (29) 2,3 ₫ 2,3♀ Q34 (19) SERIAL (19) SERIAL OUT

<sup>&</sup>lt;sup>‡</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.






# schematics of inputs and outputs







<sup>†</sup>HV = high voltage

<sup>&</sup>lt;sup>‡</sup>V<sub>select</sub> is a voltage level typically equal to V<sub>CC2</sub> of the column driver.

# ADVANCE INFORMATION

# SN65563, SN65564, SN75563, SN75564 ELECTROLUMINESCENT ROW DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC1 (see Note 1)
Supply voltage, VCC2
Supply voltage, VSS
Input voltage
Continuous total power dissipation at (or below) 25°C free-air temperature
(see Note 2)
Operating free-air temperature range: SN65563, SN6556440°C to 85°C
SN75563, SN75564 0 °C to 70 °C
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds 260°C

NOTES: 1. Voltage values are with respect to VSS.

# recommended operating conditions (see Note 1, Figure 1, and Figure 2)

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		10.8	12	13.2	V
Supply voltage, V <sub>CC2</sub>		0		225	V
Supply voltage, VSS	0		- 225	V	
High-level input voltage, VIH	0.75V <sub>CC1</sub>		V <sub>CC1</sub> +0.3	V	
Low-level input voltage, V <sub>IL</sub> <sup>†</sup>	-0.3		0.25V <sub>CC1</sub>	V	
High-level output current, IOH				- 70	mA
Low-level output current, IOL				70	mA
Output clamp current, IOK				± 70	mA
Clock frequency, f <sub>clock</sub>				4	MHz
Pulse duration, Clock high or low, tw	CLK	125			ns
Setup time, data high or low before of	clock↓, t <sub>su1</sub>	100			ns
Setup time, Clock low before V <sub>CC2</sub> ↑	or V <sub>SS</sub> ↓, t <sub>su2</sub>	300			ns
Setup time, Enable high before VCC2	↑ or V <sub>SS</sub> ↓, t <sub>su3</sub>	300			ns
Setup time, Positive Write high or lov	v before V <sub>CC2</sub> ↑ or V <sub>SS</sub> ↓, t <sub>su4</sub>	300		-	ns
Hold time, data high or low after clos	k↓, th1	100			ns
Hold time, Clock high after V <sub>CC2</sub> ↓ or	V <sub>SS</sub> ↑, t <sub>h2</sub>	500			ns
Hold time, Enable high after VCC2↓ of	or V <sub>SS</sub> ↑, t <sub>h3</sub>	300			ns
Hold time, Positive Write after V <sub>CC2</sub>	or VSS1, th4	300			ns
Slew rate, VCC2 or VSS with one ac to VSS or VCC2, dv/dt	tive output driving a 4.7-nF load			45	V/μs
Rest time, period between successive	a rampings of Voca or Voc			5	μS
riest time, period between successive	SN65563, SN65564	-40		85	μ5
Operating free-air temperature, TA	SN75563, SN75564 0			70	°C
	J 311/0003, 311/0004			70	

<sup>&</sup>lt;sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



<sup>2.</sup> For operation above 25 °C free-air temperature, derate to 1088 mW at 70 °C at the rate of 13.6 mW/°C.

electrical characteristics over recommended operating ranges of  $V_{CC1}$  and free-air temperature,  $V_{CC2} = 225 \text{ V}$ ,  $V_{SS} = 0$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
lov m	Off-state Q output current		V <sub>O</sub> = 225 V		20	μА
IO(off)			V <sub>O</sub> = 0		~ 20	μΑ.
Voн	High-level	Q outputs	I <sub>O</sub> = -70 mA	V <sub>CC2</sub> - 30		V
VOH	output voltage	Serial Out	$I_{O} = -100  \mu A$ , $V_{CC1} = 12  V$	10.5		ľ
VOL	Low-level	Q outputs	I <sub>O</sub> = 70 mA		30	v
VOL	output voltage	Serial Out	I <sub>O</sub> = 100 μA		1	)
ΊΗ	High-level input of	current	VIH = VCC1		1	μΑ
ΊL	Low-level input of	urrent	V <sub>IL</sub> = 0		-1	μΑ
ICC1	Supply current from V <sub>CC1</sub>				500	μА
ICC2	Supply current fr	om Voca	One Q output high		5	mA
1002	Supply culterit if	om vcc2	All Q outputs low		200	μΑ

# switching characteristics operating range of VCC1, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high level serial output from clock $C_L = 50 \text{ pF to V}_{SS}$ ,			400	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level serial output from clock	See Figures 3 and 5		400	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high level Q output from VCC2	$dv/dt = 45 V/\mu s$ , One output on with		6	μS
<sup>t</sup> PHL	Propagation delay time, high-to-low level Ω output from V <sub>CC2</sub>	$C_L = 4.7 \text{ nF to V}_{SS}$ , See Figures 4 and 5		6	μs
<sup>t</sup> PLH	Propagation delay time, low-to-high level Q output from VSS	$dv/dt = 45 V/\mu s$ , One output on with		6	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low level Q output from VSS	$C_L = 4.7 \text{ nF to } V_{CC2}$ , See Figures 4 and 6		6	μs

# PARAMETER MEASUREMENT INFORMATION





FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS





 $<sup>^{\</sup>dagger}\text{Timing}$  waveforms are with respect to  $\text{V}_{\text{CC2}}$  or  $\text{V}_{\text{SS}},$  as appropriate.

FIGURE 2. CONTROL INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, CLOCK TO DATA OUT




FIGURE 4. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, V<sub>CC2</sub> (V<sub>SS</sub>) TO Q OUTPUT




FIGURE 5. LOAD CIRCUIT




FIGURE 6. LOAD CIRCUIT

<sup>&</sup>lt;sup>†</sup>C<sub>L</sub> includes probe and jig capacitance.


- 60-V (Ramped VCC2) Totem-Pole Outputs
- Low CMOS Stand-By Power Consumption
- Energy Recovery System Compatible
- 15-mA Source and Sink Compatibility
- High-Speed Serially-Shifted Data Input

# description


The SN65567, SN65568, SN75567, and SN75568 are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable electroluminescent display. The device inputs are diode-clamped CMOS inputs. The SN65568 and SN75568 output sequences are reversed from the SN65567 and SN75567 for ease in printed circuit board layout.

These column drivers consist of two 16-bit static shift registers, 32 latches, and 32 high-voltage outputs. Typically, a 32-bit data string is split into two 16-bit data strings externally and then entered in parallel into the shift registers on the low-to-high transition of the clock signal. The register associated with Data Input 1 loads the odd bits while the shift register associated with Data Input 2 loads the even bits of the 32 latches. This method of entering data effectively doubles the clock frequency of a 32-bit shift register. A logic high signal on the latch enable input transfers the data from the shift register to the latches while the Vcc2 bus is low. Once stable in the latch circuits, the VCC2 rail is ramped up to allow the data to appear at the high-voltage outputs. By limiting VCC2 to a maximum of 50 volts, these devices may be safely operated in a non-ramped VCC2 mode. Drivers may be cascaded via the serial data outputs of the static shift registers. These outputs are not affected by the latch enable input.

The SN65567 and SN65568 are characterized for operation from  $-40\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ . The SN75567 and SN75568 are characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .



# SN65568, SN75568 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

†BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip - Patented Process

Texas Instruments

Copyright © 1986, Texas Instruments Incorporated

SERIAL

OUT2

Z30 32

732

logic symbols†

#### SN65567, SN75567 SN65568, SN75568 CMOS/EL DISP CMOS/EL DISP (24)[PWR Q1-Q32] Vcca LATCH ENABLE (26) (26) LATCH ENABLE C12 CLOCK (22) CLOCK > Z40 SRG16 40(C41/→) 40(C41/→) DATA IN1 (19) (17) DATA IN1 (27) (30) - 01 41D Z1 42D 42D - 01 $\triangleright$ D (16) Q2 (<u>31)</u> Q2 42D D z3 2 42D (15) (32) 3 42D - 03 3 42D **-** 0.3 D D (14) (33) 42D **-** 0.4 42D D 4 D <del>-</del> 04 715 719 Z17 (2) (43)16 42D D - 016 14 42D **-** Q14 (1) 017 (44) Q15 42D 17 42D D 15 D (44) (1) 18 42D D **-** Q18 Z29 16 42D **–** Q16 0 (43) (2) Z31 19 42D D **-** Q19 Z31 17 42D D <del>-</del> Q17 SRG16 40(C43/→) SRG16 40(C43/+1)) DATA IN2 (18) DATA IN2 (28) (14) Q29 (33) 43D Z2 29 42D D **-** Q29 Z2 29 43D 42D D (32) (15) 30 42D D - 030 74 30 42D 7 **- Q30** (31) (16) **-** Q31 42D 31 42D 31 - 031 D D (30) (17)42D **-** Q32 42D 32 D 32 **-** Q32 716 Z14 (27)SERIAL (19) SERIAL 718 31 1 Z16 31 1 OUT1 OUT1

## **FUNCTION TABLE**

SERIAL OUT2

	CONTROL INPUTS		CONTROL INPUTS		CONTROL INPUTS		CONTROL INPUTS		SHIFT REGISTERS	LATCHES	OUTPUTS				
FUNCTION		LATCH	R1 THRU R32	LC1 THRU LC32	SER	IAL	PARALLEL								
	CLOCK	ENABLE	KI IHKU K32	LCT THRU LC32	SO1	S02	Q1 THRU Q32								
	1	X	Load and Shift <sup>†</sup>	Determined by Latch Enable <sup>‡</sup>	R31	R32	101 11 1000 11 1								
LOAD	No↑	Х	No change		R31	R32	LC1 thru LC32 respectively								
LATCH	Х	L	As determined above	Stored data	R31	R32	LC1 thru LC32 respectively								
LATCH	Х	н	As determined above	New data	R31	R32	l LC i thru LC32 respectively								

H = high level; L = low level; X = irrelevant; ↑ = low-to-high-level transition


Z30 32


Z32

<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


<sup>&</sup>lt;sup>†</sup> Each even-numbered shift register stage takes on the state of the next-lower even-numbered stage and likewise each odd-numbered shift register stage takes on the state of the next-lower odd-numbered state; i.e., R32 takes on the state of R30, R30 takes on the state of R28, . . . R4 takes on the state of R2, R2 takes on the state of Data In 2, R31 takes on the state of R29, R29 takes on the state of R27, . . . R3 takes on the state of R1, and R1 takes on the state of Data In 1.

<sup>&</sup>lt;sup>‡</sup>New data enters the latches while Latch Enable is high. These data are stored while Latch Enable is low.





# schematic of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1)
Supply voltage, V <sub>CC2</sub>
Input voltage, VI
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 1700 mW
Operating free-air temperature range: SN65567, SN6556840°C to 85°C
SN75567, SN75568 0 °C to 70 °C
Storage temperature range65°C to 150°C
Case temperature for 10 seconds

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 13.6 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		4.5	5	5.5	V
Supply voltage, V <sub>CC2</sub>		0		60	V
High level input veltage V	V <sub>CC1</sub> = 4.5 V	3.4		4.8	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC1</sub> = 5.5 V	4.2		5.8	
Level level inner value of Mr.	V <sub>CC1</sub> = 4.5 V	-0.3		1.1	V
Low-level input voltage, V <sub>IL</sub>	V <sub>CC1</sub> = 5.5 V	-0.3		1.3	l *
High-level Q output current, IOH		- 15	-		mA
Low-level Q output current, IOL		15			mA
Q output clamp current, IOK				20	mA
Clock frequency, fclock		0		5	MHz
Pulse duration, clock high, tw(CLK)		100			ns
Pulse duration, latch enable high, tw(LE)		100			ns
Setup time, data before clock ↑, t <sub>su</sub>		50			ns
Hold time, data after clock ↑, th		50			ns
Rate of rise of V <sub>CC2</sub> , dv/dt (see Figure 3)				60	V/μs
One section from air termoneture. To	SN65567, SN65568	-40		. 85	°C
Operating free-air temperature, TA	SN75567, SN75568	0		70	

NOTE 3: V<sub>CC2</sub> must be ramped only when data within the latches is stable.

# electrical characteristics over recommended operating free-air temperature range, VCC1 = 5 V

PARAMETER			TEST CONDITIONS		MIN	MAX	UNIT
Voн	High-level output voltage	Q outputs	V <sub>CC2</sub> = 60 V,	I <sub>OH</sub> = -15 mA	57		٧
		Serial output	I <sub>OH</sub> = 100 μA		3.8		
VOL	Low-level output voltage	Q outputs	I <sub>OL</sub> = 15 mA			8	٧
		Serial output	$I_{OL} = 100 \mu A$			1	
ΊΗ	High-level input current		VIH = VCC1			1	μΑ
I <sub>I</sub> L	Low-level input current		V <sub>IL</sub> = 0			-1	μΑ
ICC1	Supply current from VCC1		V <sub>I</sub> = V <sub>CC1</sub>			500	μΑ
ICC2	Complete accurate from Manager		V 60 V	Outputs low		0.5	^
	Supply current from VCC2		V <sub>CC2</sub> = 60 V	Outputs high		0.5	mA

#### switching characteristics, VCC1 = 5 V, VCC2 = 0, TA = 25 °C

	PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	MAX	UNIT
<b>t</b>	Propagation delay time, high-to-low level	Clock	Serial	$C_L = 20 pF$ ,	140		ns
tPHL	PHL Propagation delay time, high-to-low level		Out	See Figure 2	140		115
	A		ime, low-to-high level Clock Serial C <sub>L</sub> = 20		140		ns
PLH	tpLH Propagation delay time, low-to-high level	CIOCK	Out	See Figure 2	140		115
				$dv/dt = 60 V/\mu s$ ,			
td	Delay time, V <sub>CC2</sub> to Q output	V <sub>CC2</sub>	$C_2$ Q $C_L = 100 \text{ pF},$		100	ns	
			See Figure 3				

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 2. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 3. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS

#### SN75581 GAS DISCHARGE DISPLAY DRIVER

D2725, MARCH 1983



NC-No internal connection

#### description

**Function** 


The SN75581 is a monolithic BIDFET<sup>†</sup> integrated circuit designed to drive a dot matrix or segmented display. The output characteristics of this driver make it compatible to several display types including VF and DC plasma displays.

All device inputs are diode-clamped p-n-p inputs and, when left open, assume a high-logic level. The nominal input threshold is 1.5 volts. Outputs are open-source DMOS transistors for excellent high-voltage characteristics and reliability.

The device consists of a 7-bit shift register, seven latches, and seven output AND gates. Serial data is entered into the shift register on the low-to-high transition of the Clock input. When the Latch Enable input is high, data is transferred from the shift registers to the latch outputs. When Latch Enable makes a high-to-low transition with the Clock input high, the shift register is cleared. Taking the Output Enable input high enables all Q outputs simultaneously. The Serial Output is not affected by the Output Enable input.


The SN75581 is characterized for operation from 0°C to 70°C.

#### logic symbol‡



Shift Register Has Synchronous Clear

#### logic diagram (positive logic)




†BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip - patented process.


<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### typical operating sequence



#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)
Supply voltage, VCC =15 V
Differential supply voltage, V <sub>CC+</sub> - V <sub>CC-</sub>
Output current (one output)
Applied output voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
N package
J package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260 °C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate the J package linearly to 656 mW at 70 °C at the rate of 8.2 mW/ °C and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C.



#### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC+</sub>				5.5	V	
Supply voltage, V <sub>CC</sub> –		- 10.8	-12	-13.2	V	
High-level input voltage, VIH		2			V	
Low-level input voltage, VIL				0.8	V	
Clock frequency, fclock	,			2	MHz	
Pulse duration, clock high, tw(CKH)					ns	
Pulse duration, clock low, tw(CKL)					ns	
Pulse duration, latch enable high, tw(LEH)					ns	
Pulse duration, output enable low, tw(OEL)		3			μS	
Setup time t	Data before clock†	70				
Setup time, t <sub>SU</sub>	Clock high before latch enable↑	75			ns	
Hold time, th	Data after clock1	70				
note time, τη	Clock high after latch enable↓	500			ns	
Operating free-air temperature, TA				70	°C	

#### electrical characteristics over recommended operating free-air temperature range, VCC+ = 4.5 V to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage, serial output	$I_{OH} = -500  \mu A$	2.4	4.7		V
VOL	Low-level output voltage, serial output	$V_{CC+} = 5.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$		0.15	0.4	V
IO(on)	On-state output current, Q outputs	$V_{OH} = V_{CC+} - 10 V$	-2	-5.5		mA
IO(off)	Off-state output current, Q outputs	$V_{CC+} = 5.5 \text{ V},  V_{O} = -140 \text{ V}$			5	μΑ
ΊΗ	High-level input current	$V_{\parallel} = 5.5 \text{ V}$			5	μΑ
IIL	Low-level input current	$V_I = 0.4 V$			50	μΑ
Icc+	Supply current from V <sub>CC+</sub>	$V_{CC+} = 5.5 \text{ V},  V_{CC-} = -13.2 \text{ V}$		12	30	mA
Icc-	Supply current from V <sub>CC</sub> -	$V_{CC+} = 5.5 \text{ V},  V_{CC-} = -13.2 \text{ V}$		- 11	- 28	mA

#### switching characteristics, $C_L = 20 \text{ pF}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPHL	Propagation delay time, high-to-low-level Q output from latch enable or output enable	$R_L = 25 \text{ k}\Omega$ ,		2.2	3	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level Q output from latch enable or output enable	See Figure 4		0.75	2	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low-level serial data from clock	$R_L = 3 k\Omega$ ,		200	350	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level serial data from clock	See Figure 5		180	350	ns

 $<sup>^{\</sup>dagger}$  All typical values are at VCC+  $\,=\,$  5 V, VCC-  $\,=\,$   $-\,12$  V, TA  $\,=\,$  25 °C.

# PARAMETER MEASUREMENT INFORMATION tw(CKH) CLOCK 50% DATA IN tw(LEH) LATCH ENABLE OUTPUT ENABLE SERIAL OUT VOL ۷он Q OUTPUTS

FIGURE 3. VOLTAGE WAVEFORMS




FIGURE 4. Q OUTPUT LOAD CONDITIONS

Vcc+ **SERIAL OUTPUT TEST POINT** = 20 pF\*

10%

VOL

FIGURE 5. SERIAL OUTPUT LOAD CONDITIONS



<sup>\*</sup>tpxx is tpHL or tpLH (whichever is appropriate)

<sup>\*</sup>Includes probe and jig capacitance

D3005, DECEMBER 1986

• Each Device Drives 32 Lines

- 180-V Open Drain Parallel Outputs
- 220-mA Parallel Output Sink Current Capability
- CMOS-Compatible Inputs
- Strobe Input Provided
- Serial Data Output for Cascade Operation
- Inputs Have Built-in Electrostatic Discharge Protection

#### description

The SN751506 and the SN751516 are monolithic integrated circuits designed to drive the scan lines of a dc plasma panel display. The SN751516 pin sequence is reversed from the SN751506 for ease in printed circuit board layout.


Each device consists of a 32-bit shift register and 32 OR gates. Serial data is entered into the shift register on the high-to-low transition of the clock input. When the strobe input is low, all Q outputs are in the off-state. Outputs are open-drain JFET transistors with a breakdown voltage in excess of 180 volts. The outputs have a 220-milliampere sink current capability in the on state. Only one Q output should be allowed to be in the on state at a time.

Serial data output from the shift register may be used to cascade shift registers. This output is not affected by the strobe input. All inputs are CMOS compatible with ESD protection built in.

The SN751506 and SN751516 are characterized for operation from 0°C to 70°C.

SN751506 . . . FT PACKAGE

SN751516 . . . FT PACKAGE (TOP VIEW)



Texas 🗘 Instruments logic symbols†

(16) Q16

(33) Q17

(<u>47)</u> Q31

Q32

(25) SERIAL OUT

(48)

 $\overline{\diamond}$ 

ÞΦ

D

#### SN751506 SN751516 CMOS/ CMOS/ PLASMA DISP PLASMA DISP STROBE (20) STROBE (29) EN SRG32 SRG32 CLOCK (21) (28) CLOCK (25) (4<u>8)</u> Q1 (<u>1)</u> Q1 (24)DATA IN 1D DATA IN 1D $\triangleright \bigcirc$ (47) Q2 (2) Q2 $\overline{\Diamond}$ $\overline{\mathsf{D}}$

<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

DΩ

DΩ

DΩ

(33) Q16

(16) Q17


(2) Q31

Q32

(24) SERIAL OUT

(1)

#### logic diagram (positive logic)



#### **FUNCTION TABLE**


FUNCTION	CONTRO	L INPUTS	SHIFT REGISTERS	OUTPUTS			
FUNCTION	CLOCK	STROBE	R1 THRU R32	R1 THRU R32 SERIAL Q1 THR			
1045	1	Х	Load and shift ‡	R32	Determined by STROBE		
LOAD	No↓	X	No change	R32	Determined by STROBE		
OTDODE	Х	L	A - d-4id-ab	R32	All high impedance		
STROBE	* X	X H As determined a	As determined above	R32	R1 thru R32		

H = high level, L = low level, X = irrelevant, ↓ = high to low transition.

<sup>‡</sup>R32 takes on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.




#### typical operating sequence



<sup>&</sup>lt;sup>†</sup>Only 1 bit in 32 should be low in the input data.

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. $-0.4 V$ to $7 V$
On-state Q output voltage, Vo	-0.4 V to 125 V
Off-state Q output voltage, VO	
Input voltage	V to V <sub>CC</sub> +0.4 V
Serial output voltage	V to $V_{CC} + 0.4 \text{ V}$
Q output on-state time duration (see Note 2)	100 μs
Q output duty cycle (see Note 2)	1/200
Continuous total power dissipation at (or below) 25°C free-air	
temperature (see Note 3)	1025 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

- NOTES: 1. Voltage values are with respect to GND.
  - 2. Only one Q output should be on at a time.
  - 3. For operation above 25 °C free-air temperature, derate linearly to 656 mW at 70 °C at the rate of 8.2 mW/°C.



#### recommended operating conditions

-		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>			5	6	٧	
Peak on-state Q output voltag	e, V <sub>O(on)</sub>			110	٧	
High-level input voltage, VIH	V <sub>CC</sub> = 4 V	3.2			V	
High-level input voltage, VIA	V <sub>CC</sub> = 6 V	4.8			· ·	
Low-level input voltage, VII	$V_{CC} = 4 V$			0.8	V	
Low-level input voltage, VIL	V <sub>CC</sub> = 6 V			1.2	· ·	
Output current, $I_{O}$ ( $T_{A} = 25$ °C)				220	mA	
Clock frequency, f <sub>clock</sub>				200	kHz	
Pulse duration, clock high or le	ow, t <sub>wCLK</sub>	1.5 <sup>†</sup>			μS	
Pulse duration, data, twD		5			μs	
Pulse duration, strobe, twSTRB					μs	
Setup time, data before clock↓, t <sub>su</sub>					μs	
Hold time, data after clock↓, th					μs	
Operating free-air temperature, TA				70	°C	

<sup>&</sup>lt;sup>†</sup> The minimum clock period is 5  $\mu$ s.

#### electrical characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS		TYP	MAX	UNIT
Vон	High-level output voltage	Serial out	I <sub>OH</sub> = -0.1 mA	4.5			V
	Law laval autaut valtana	Q outputs	I <sub>OL</sub> = 180 mA		6	10	v
VOL	Low-level output voltage	Serial out	I <sub>OL</sub> = 0.1 mA			0.5	ľ
IO(off)	Off-state output current	Q outputs	V <sub>OH</sub> = 110 V			1	μΑ
lOL	Low-level output current	Q outputs	V <sub>OL</sub> = 16 V	220			mA
ΉΗ	High-level input current		VI = VCC			1	μΑ
IL	Low-level input current		V <sub>I</sub> = 0			1	μΑ
Ci	Input capacitance					15	pF
lcc	Supply current	•	All Q outputs off			1	4
			One Q output on		20	40	mA

#### switching characteristics, VCC = 5 V, $T_A = 25 ^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> pd	Propagation delay time, clock to serial output	C <sub>L</sub> = 15 pF		0.2	0.5	μs
†DHL	Delay time, high-to-low-level Q output from strobe or clock inputs	C <sub>I</sub> = 150 pF,		0.2‡	0.6	μs
<sup>t</sup> DLH	Delay time, low-to-high-level Q output from strobe or clock inputs	-		0.35‡	1	μS
tTHL	Transition time, high-to-low-level Q output	$R_L \approx 470 \Omega$ , See Figures 2 and 3		0.1	0.3	μS
tTLH	Transition time, low-to-high-level Q output	See rigules 2 and 3		0.35	1	μS

<sup>&</sup>lt;sup>‡</sup>Typical values are for clock inputs. Typical times from strobe inputs will be less.






FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS





FIGURE 2. SWITCHING CHARACTERISTICS

Display Drivers

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_W = 1.25 \mu s$ , PRR  $\leq 200 kHz$ ,  $t_f \leq 30 ns$ ,  $t_f \leq 30 ns$ ,  $Z_0 = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

**TEST CIRCUIT** 

FIGURE 3

#### TYPICAL CHARACTERISTICS



TA-Free-Air Temperature-°C FIGURE 4

LOW-LEVEL OUTPUT CURRENT Q OUTPUTS vs FREE-AIR TEMPERATURE




FIGURE 5

SUPPLY CURRENT






FIGURE 6

PROPAGATION DELAY TIME, CLOCK TO SERIAL OUTPUT



Display Drivers

#### TYPICAL CHARACTERISTICS



TRANSITION TIME, HIGH-TO-LOW-LEVEL Q OUTPUT vs






FIGURE 10





TRANSITION TIME, LOW-TO-HIGH-LEVEL Q OUTPUT




FIGURE 11



D2984, JANUARY 1987

#### Each Device Drives 32 Lines


- 120-V P-N-P Open-Collector Parallel Outputs
- High-Speed Serially Shifted Data Inputs
- CMOS-Compatible Inputs
- Strobe and Sustain Inputs Provided
- Serial Data Output for Cascade Operation

#### description

The SN751508 and SN751518 are monolithic integrated circuits designed to drive the data lines of a dc plasma panel display. The SN751518 pin sequence is reversed from the SN751508 for ease in printed circuit board layout.

Each device consists of two 16-bit shift registers, 32 latches, 32 OR gates, and 32 P-N-P open-collector output AND gates. Typically, a 32-bit data string is split into two 16-bit data strings externally and then entered in parallel into the shift registers on the high-tolow transition of the clock signal. A logic high signal on the Latch Enable input transfers the data from the shift registers to the inputs of 32 OR gates through the latches. Data present in the latch during the high-to-low transition of Latch Enable is stored. When the Strobe input is high, the latch is masked and a high will be placed on the data input of the output AND gates. When the Strobe input is low, and the Sustain input is high, data from the latches is reflected at the outputs. A logic low signal on the Sustain input will force all outputs to their off state. Drivers may be cascaded via the serial data outputs of the static shift registers. These outputs are not affected by the Latch Enable, Strobe, or Sustain inputs.

The SN751508 and the SN751518 are characterized from 0°C to 70°C.



## SN751518 . . . FT PACKAGE (TOP VIEW)

_			_
a1 <b>d</b>	1	U 48	<b>b</b> 032
02	2	47	D α31
Ω 2Ω	3	⊖ <sup>46</sup>	<b>□</b> 030
Ω4 🗖	4	45	029
Q5 <b>4</b>	5	44	D 028
Ω6 ◘	6	43	Ω27
۵7 📮	7	42	Ω26
Ω8 🗖	8	41	🗖 Q25
Q9 <b>Q</b>	9	40	<b>Q</b> Q24
Q10 <b>Q</b>	10	39	<b>D</b> Q23
Q11 <b>[</b> ]	11	38	Q Q22
Q12 📮	12	37	Q21
Q13 <b>Q</b>	13	36	Q20
014 🗖	14	35	Q19
Q15 <b>[</b>	15	34	Ω18
Q16 🗖	16	33	Q17
GND 🗖	17	32	GND
SUSTAIN 🗖	18	31	□ NC
ис 🗖	19	30	STROBE
LATCH ENABLE	20	29	D NC
ис 🗖	21	28	🗖 сгоск
∨cc <b>₫</b>	22	27	<b>□</b> ∨cc
DATA IN2	23	26	SERIAL OUT2
DATAIN1	24	25	SERIAL OUT1


NC-No internal connection.

Texas Instruments

#### logic symbols†


#### SN751508 SUSTAIN (31) CMOS/EL DISP STROBE (19) V43 LATCH ENABLE (29) C42 CLOCK (21) > Z40 SRG16 40(C41/→) (<u>48)</u> Q1 DATA IN1 (25) 42D D 43,44 ₹ (47) Q2 2 42D ▷ 43,44 ♦ zз (46) Q3 42D ▷ 43,44 ♥ (45) Q4 42D ▷ 43,44 ♦ 717 (34) Q15 15 42D ▷ 43,44 ♡ 16 42D ▷ 43,44 ♡ (33) Q16 (16) 017 17 42D ▷ 43,44 ♦ (15) Q18 18 42D ▷ 43,44 ♦ SRG16 40(C45/→) DATA IN2 (26) (4) Q29 29 42D ▷ 43.44 ♦ 72 (3) Q30 30 42D ▷ 43,44 ♦ (2) Q31 31 42D ▷ 43,44 ♦ (1) Q32 32 42D ▷ 43,44 ♡ Z16 (24) SERIAL OUT1 Z18 3 (23) SERIAL OUT2 Z30

#### SN751518



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.








	CONTROL INPUTS				SHIFT REGISTERS	LATCHES	OUTPUTS			
<b>FUNCTION</b>	СГОСК	LATCH	STROBE	SUSTAIN	R1 THRU R32	LC1 THRU LC32	SEI	RIAL	Q1 THRU Q32	
	CLUCK	ENABLE		SUSTAIN	NT IMMU NOZ	LCT THRU LC32	SO1	S02	Q1 IANO Q32	
LOAD	+	х	×	Х	Load and shift <sup>†</sup>	Determined by	R31	R32	Determined by	
LOAD	No↓	х	X	х	No change	Latch Enable <sup>‡</sup>	noi	noz	Sustain and Strobe	
LATCH	Х	L	Х	Х	As determined above	Stored data	R31	R32	Determined by	
ENABLE	х	н	х	х	As determined above	New data	noi	noz	Sustain and Strobe	
STROBE	Х	Х	L	H ·	As determined above	Determined by	R31	R32	LC1 thru LC32	
SINOBE	х	Х	Н	Н	As determined above	Latch Enable <sup>‡</sup>	noi	noz	All on (high)	
SUSTAIN	х	х	×		As determined above	Determined by	R31	R32	All off	
SUSTAIN	^	^	^		As determined above	Latch Enable <sup>‡</sup>	nJI	n32	All OII	

H = high level. L = low level. X = irrelevant. ↓ = high-to-low transition

#### typical operating sequence



<sup>†</sup> Each even-numbered shift register stage takes on the state of the next-lower even-numbered stage, and likewise each odd-numbered shift register stage takes on the state of the next-lower odd-numbered stage; i.e., R32 takes on the state of R30, R30 takes on the state of R28, . . . R4 takes on the state of R2, R2 takes on the state of R29, R29 takes on the state of R27, . . . R3 takes on the state of R1, and R1 takes on the state of R1 takes on the state of R30, R20 takes on the state of R30, R20 takes on the state of R30, R20 takes on the state of R30, R30 takes on the state of R30 takes on the state of R30 takes on the state of R30 takes on the state of R30 takes on the state of R30 takes on the state of R30 takes on takes takes on the state of R30 takes on the state of R30 takes on takes takes on takes takes on takes takes on takes takes on takes takes on takes takes on takes takes on takes takes on takes takes on takes takes on takes takes on

<sup>&</sup>lt;sup>‡</sup> New data enters the latches while Latch Enable is high. This data is stored while Latch Enable is low.

# EQUIVALENT OF EACH INPUT VCC VCC2 INPUT OUTPUT TYPICAL OF ALL Q OUTPUTS TYPICAL OF SERIAL OUTPUT VCC2 GND GND

#### schematics of inputs and outputs

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note 1)	0.4 to 7 V
On-state Q output voltage, Vo	- 120 V to V <sub>CC</sub> + 0.4 V
Input voltage	-0.4 V to V <sub>CC</sub> +0.4 V
Serial output voltage	-0.4 V to VCC+0.4 V
Continuous total power dissipation at (or below) 25 °C free-air temperature	
(see Note 2)	1025 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

- NOTES: 1. Voltages values are with respect to GND.
  - 2. For operation above 25 °C free-air temperature, derate linearly to 656 mW at 70 °C at the rate of 8.2 mW/ °C.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.5	5	5.5	·V
Output voltage, VO					- 75	V
ligh-level input voltage, V <sub>IH</sub>			3.6			v
nigh-level input voltage, VIH	V <sub>CC</sub> = 5.5 V	4.4			ľ	
.ow-level input voltage, V <sub>II</sub>					0.9	v
V <sub>CC</sub> = 5.5 V					1	ľ
Output current, IO (TA = 25 °C)					- 1.2	mA
Clock frequency, fclock					5	MHz
	Clock					
	Data In			***************************************		ns
Pulse duration, tw (see Figure 1)	Latch Enable					
	Strobe					
	Sustain	Sustain				μS
	Data in before clock		20			
	Clock low before latch enable↑		50			
Setup time, t <sub>Su</sub> (see Figure 1)	Latch-Enable low before clock↓		0			ns
	Latch-Enable high before strobe↓	Latch-Enable high before strobe↓				Į
	Latch-Enable high before sustain↑		0			
Hold time, Data In after clock↓, th (s	Hold time, Data In after clock↓, th (see Figure 1)					μS
Operating free-air temperature, TA			0		70	°C

#### electrical characteristics, VCC = 5 V, TA = 0 °C to 70 °C (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
		Q out	I <sub>OH</sub> = -0.5 mA		4	4.5		
		Serial Out	V <sub>CC</sub> = 5.5 V	I <sub>OH</sub> = -100 μA	4.3	4.6		
Vон	High-level output voltage		vCC = 5.5 v	I <sub>OH</sub> = -20 μA	4.4			1 v l
			V <sub>CC</sub> = 4.5 V	$I_{OH} = -100 \mu A$	3.4	3.6		
				I <sub>OH</sub> = -20 μA	3.6			
	*	Serial Out	V <sub>CC</sub> = 5.5 V	$I_{OL} = 100 \mu A$		0.9	1.2	
V	Low-level output voltage			$I_{OL} = 20 \mu A$			1.1	- v
VOL			V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 100 μA		0.9	1.1	
				IOL = 20 μA			0.9	
Іон	High-level Q output current		T <sub>A</sub> = 25°C,	V <sub>O</sub> = 3 V	-1.2			mA
lOL	Low-level Q output current		T <sub>A</sub> = 25°C,	V <sub>O</sub> = -75 V			- 500	μΑ
ΊΗ	High-level input current		T <sub>A</sub> = 25°C,	VI = VCC			1	μΑ
IL	Low-level input current		T <sub>A</sub> = 25°C,	V <sub>I</sub> = 0			- 1	μА
ICC Supply current		All Q outputs high, V <sub>CC</sub> = 5.5 V			17	25	mA	
	Supply current		All Q outputs low				3	
Ci	Input capacitance						15	pF


<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

#### switching characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpd	Propagation delay time, Clock to Serial Out	C <sub>L</sub> = 15 pF		100	150	ns
<sup>t</sup> DLH	Delay time, low-to-high-level Q output from Sustain or Strobe	C <sub>l</sub> ≈ 15 pF,		0.3‡	1	μS
tDHL	Delay time, high-to-low-level Q output from Sustain or Strobe			1 <sup>‡</sup>	2.5	μS
tTLH	Transition time, low-to-high-level Q output	$R_L = 91 \text{ k}\Omega$ , See Figures 1 and 2		2	5	μS
tTHL	Transition time, high-to-low-level Q output	See Figures 1 and 2		11	18	μS

<sup>&</sup>lt;sup>‡</sup>Typical values for delay times are measured from the Sustain input.






NOTE: Input  $t_{\text{f}}$  and  $t_{\text{f}}$  are less than or equal to 10 ns.

FIGURE 1. INPUT TIMING AND SWITCHING TIME VOLTAGE WAVEFORMS



#### PARAMETER MEASUREMENT INFORMATION




**TEST CIRCUIT** 

NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_W = 100$  ns, PRR  $\leq 5$  MHz,  $t_r \leq 10$  ns,  $t_f \leq 10 \text{ ns, } Z_0 = 50 \ \Omega.$  B.  $C_L$  includes probe and jig capacitance.

FIGURE 2


#### TYPICAL CHARACTERISTICS



DELAY TIME, SUSTAIN INPUT TO Q OUTPUT, LOW TO HIGH vs


FREE-AIR TEMPERATURE 0.5 tDLH-Delay Time, Q Output, Low to High- $\mu s$ Vcc = 5 V  $C_L = 15 pF$  $R_I = 91 k\Omega$ 0.4 0.3 0.2 0.1 0 10 20 30 50 60 70 80 0 40 TA-Free-Air Temperature-°C

FIGURE 5



DELAY TIME, SUSTAIN INPUT TO Q OUTPUT, HIGH TO LOW

FIGURE 4




FIGURE

0

#### TYPICAL CHARACTERISTICS

TRANSITION TIME, Q OUTPUT, LOW TO HIGH vs FREE-AIR TEMPERATURE  $TLH-Transition Time, \Omega Output, Low to High-<math>\mu s$ 5 VCC = 5'V CL = 15 pF  $-R_L = 91 \text{ k}\Omega$ 3 2 1



#### TL4810BI, TL4810B **VACUUM FLUORESCENT DISPLAY DRIVERS**

D2715, DECEMBER 1984-REVISED FEBRUARY 1986

14 BLANKING

Пαі

\_ Q2

Пαз

Each Device Drives 10 Lines	N DUAL-IN-LINE PACKAGE					
60-V Output Voltage Rating	(TOP VIEW)					
<ul> <li>40-mA Output Source Current</li> </ul>	Q8 <b>[1 U18]</b> Q9					
<ul> <li>High-Speed Serially-Shifted Data Input</li> </ul>	Q7					
CMOS-Compatible Inputs	CLOCK 4 15 VBB					
Latches on All Driver Outputs	VSS 5 14 DATA IN					
<ul> <li>Improved Direct Replacement for UCN4810A and TL4810A</li> </ul>	VDD ☐6 13 ☐ BLANKING LATCH ENABLE (STROBE) ☐ 7 12 ☐ Q1 Q5 ☐ 8 11 ☐ Q2					
lescription	Q4 <b>[9 10]</b> Q3					
The TL4810BI and TL4810B are monolithic BIDFET <sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent	DW SMALL OUTLINE PACKAGE (TOP VIEW)					
display (VFD). These devices feature a serial data output to cascade additional devices for large display arrays.	08 1 020 09 07 2 19 010 06 3 18 NC					
A 10-bit data word is serially loaded into the shift register on the positive-going transitions of the	CLOCK					

NC-No internal connection

LATCH ENABLE (STROBE)

Voo [

Q5 🛮 9

a pull-up resistor to VDD when driven by TTL logic. The TL4810BI is characterized for operation from -40°C to 85°C. The TL4810B is

characterized for operation from 0°C to 70°C.

clock. Parallel data is transferred to the output

buffers through a 10-bit D-type latch while the

latch enable input is high and is latched when


the latch enable is low. When the blanking input

Outputs are totem-pole structures formed by

n-p-n emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 70 volts and 40 milliamperes source-current capability. All inputs are compatible with CMOS and TTL levels, but each requires the addition of

is high, all outputs are low.


† BIDFET-Bipolar, Double-Diffused, N-Channel and P-Channel MOS transistors on same chip-patented process.






#### TL4810BI, TL4810B **VACUUM FLUORESCENT DISPLAY DRIVERS**

#### logic symbol†



#### logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

#### **FUNCTION TABLE**


	CONTROL INPUTS			SHIFT REGISTERS	LATCHES		OUTPUTS
FUNCTION	CLOCK	LATCH	BLANK-	R1 THRU R10‡	LC1 THRU LC10		
	CLUCK	ENABLE	ING	NI IANO NIO	LCT THRO LCTO	SERIAL	Q1 THRU Q10
LOAD ↑ X X Load and shift‡		Determined by Latch Enable§	R10	Determined by Blanking			
LOAD	No↑ X X No change		Determined by Latch Enable§	R10	Determined by Blanking		
LATCH	Х	L	Х	As determined above	Stored data	R10	Determined by Blanking
LATCH	×	Н	Х	As determined above	New data	R10	Determined by Blanking
BLANK	Х	Х	Н	As determined above	Determined by Latch Enable §	R10	All L
DEANK	х	х	L	As determined above	Determined by Latch Enable §	R10	LC1 thru LC10 respectively

H = high level, L = low level, X = irrelevant,  $\uparrow = low-to-high-level transition$ .


<sup>‡</sup> Register R10 takes on the state of R9, R9 takes on the state of R8 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>§</sup> New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

#### typical operating sequence



#### schematics of inputs and outputs



#### TL4810BI, TL4810B **VACUUM FLUORESCENT DISPLAY DRIVERS**

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage, Vpp (see Note 1)
Driver supply voltage, VBB
Output voltage
Input voltage
Continuous total dissipation at 25 °C free air-temperature (see Note 2):
DW package
N package
Operating free-air temperature range: TL4810BI40°C to 85°C
TL4810B 0°C to 70°C
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. Voltage values are with respect to VSS.

2. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
DW	1150	9.2 mW/°C	25 °C
N	875	7.0 mW/°C	25°C

#### recommended operating conditions

DADA	PARAMETER			BI		UNIT		
PARA				MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>				15.75	4.75		15.75	V
Supply voltage, V <sub>BB</sub>				60	5		60	V
Supply voltage, VSS			0			0		V
High level inner voltage. V.	for V <sub>DD</sub> = 5 V	3.5		5.3	3.5		5.3	v
High-level input voltage, VIH	for V <sub>DD</sub> = 15 V	13.5		15.3	13.5		15.3	ľ
Low-level input voltage, VIL				0.8	~0.3 <sup>†</sup>		0.8	V
Continuous high-level output current, IOH				- 25			- 25	mA
Operating free-air temperature, TA				85	0		70	°C

<sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltages only.



#### TL4810BI, TL4810B **VACUUM FLUORESCENT DISPLAY DRIVERS**

electrical characteristics over recommended operating free-air temperature range, VDD = 5 V to 15 V, VBB = 60 V, VSS = 0 (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS†		TL4810E	31	TL4810B			UNIT	
	PARAIVI	: I CN	lesi co	MDITIONS.	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
	High-level	Q outputs	I <sub>OH</sub> = -25 mA		57.5	58		57.5	58		
$v_{OH}$	output	Serial output	$V_{DD} = 5 \text{ V}, \text{ I}$	$OH = -100  \mu A$	4	4.5		4	4.5		V
	voltage	Senai output	$V_{DD} = 15 \text{ V}, \text{ I}$	$OH = -100 \mu A$	14	14.7		14	14.7		
	Low-level	Q outputs	$I_{OH} = 1 \mu A$ , E	lanking input at V <sub>DD</sub>		0.5	1		0.5	1	
$v_{OL}$	output	Serial output	$V_{DD} = 5 \text{ V}, \text{ I}_{0}$	OL = 100 μA		0.05	0.1		0.05	0.1	V
	voltage	Seriai output	V <sub>DD</sub> ≈ 15 V, I	OL = 100 μA		0.02	0.1		0.02	0.1	
			$V_0 = 60 \text{ V},  E$	lanking input at V <sub>DD</sub> ,							
	IOL Low-level Q output current (pull-down current)		$T_{\Delta} = MIN \text{ to } 70^{\circ}$	C	2.5	3.7		2.5	3.7		
OL			$V_0 = 60 \text{ V},  E$	lanking input at VDD,							mA
			T <sub>A</sub> = 85 °C		2						
1	Off state o		$V_0 = 0$ , E	lanking input at V <sub>DD</sub> ,		4	1.5		1	1.5	
'O(off)	On-State o	utput current	$T_A = MAX$			- 1	- 15	[	- 1	– 15	μΑ
ΊΗ	High-level	input current	$V_I = V_{DD}$			30	50		30	50	μΑ
			All outputs low			0.5	1		0.5	1	
IBB	Supply cur	rent from V <sub>BB</sub>	All outputs high, T	A = 0°C to MAX		2.7	4		2.7	4	mA
			All outputs high, T	A = -40°C			5				
			All inputs at 0 V,	V <sub>DD</sub> = 5 V		10	50		10	50	
1	Cupply our	ront from \/==	One Q output high	$V_{DD} = 15 V$		10	100		10	100	,
IDD	Supply cur	rent from VDD	All inputs at 0 V,	V <sub>DD</sub> = 5 V		10	50		10	50	μΑ
			All outputs low	$V_{DD} = 15 \text{ V}$		10	100		10	100	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### timing requirements over recommended operating free-air temperature range


	PARAMETER	V <sub>DD</sub> =	5 V	V <sub>DD</sub> :	UNIT	
	FANAIVIETEN	MIN	MAX	MIN	MAX	ONLI
tw(CKH)	Pulse duration, clock high	250		50		ns
tw(LEH)	Pulse duration, latch enable high	250		50		ns
t <sub>su(D)</sub>	Setup time, data before clock↑	125		25		ns
t <sub>h(D)</sub>	Hold time, data after clock1	125		25		ns
tCKH-LEH	Delay time, clock ↑ to latch enable high	125		25		ns

#### switching characteristics, VBB = 60 V, TA = 25 °C

PARAMETER					MAX	UNIT
	Propagation delay time, latch enable to output	V <sub>DD</sub> = 5 V	1			0
rbq		$V_{DD} = 15 \text{ V}$		0.5		μS

 $<sup>^{\</sup>ddagger}$  All typical values are at T<sub>A</sub> = 25 °C, except for I<sub>O</sub>.

#### PARAMETER MEASUREMENT INFORMATION



#### THERMAL INFORMATION




FIGURE 3




FIGURE 4

D2914, OCTOBER 1985-REVISED AUGUST 1986

- Drives Up to 20 Lines
- 70-V Output Voltage Swing Capability
- 40-mA Output Source Current Capability
- High-Speed Serially-Shifted Data Input
- CMOS-Compatible Inputs
- Direct Replacement for Sprague UCN5812A


#### description


The TL5812I and TL5812 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). Each device features a serial data output to cascade additional devices for large display arrays.

A 20-bit data word is serially loaded into the shift register on the low-to-high transition of the clock input. Parallel data is transferred to the output buffers through a 20-bit D-type latch while the Latch Enable input is high and is latched when the Latch Enable input is low. When the blanking input is high, all outputs are low.

The outputs are totem-pole structures formed by n-p-n emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 70 volts and a source-current capability of 40 milliamperes. All inputs are CMOS compatible.

The TL5812I is characterized for operation from -40°C to 85°C. The TL5812 is characterized for operation from 0°C to 70°C.






†BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip — patented process.




logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




#### **FUNCTION TABLE**


	CONTROL INPUTS			SHIFT REGISTER	LATCHES	OUTPUTS		
FUNCTION	CLOCK	LATCH ENABLE	BLANK- ING	R1 THRU R20	LC1 THRU LC20	SERIAL	Q1 THRU Q20	
LOAD	1	Х	Х	Load and shift <sup>‡</sup>	Determined by	R20	Determined by	
LOAD	No↑	×	х	No change	Latch Enable§	R20	Blanking	
LATCH	Х	L	Х	As determined above	Stored data	R20	Determined by	
LAICH	×	н	X	As determined above	New data	R20	Blanking	
BLANK	X	×	Н	As determined above	Determined by	R20	All L	
BLAINK	x	×	L '	As determined above	Latch Enable§	R20	LC1 thru LC20, respectively	

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

#### typical operating sequence



#### schematics of inputs and outputs



<sup>‡</sup>R20 takes on the state of R19, R19 takes on the state of R18,... R2 takes on the state of R1, and R1 takes on the state of the data input.

<sup>§</sup>New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

### absolute maximum ratings over free-air operating temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)
Supply voltage, VBB
Output voltage, Vo
Input voltage, V <sub>1</sub>
Output current, IO40 mA
Continuous total power dissipation at (or below) 25 °C free-air temperature (see Note 2):
N package
FN package
Operating free-air temperature range:
TL5812I40°C to 85°C
TL5812
Storage temperature range65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTES 1. All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		4.5	15	V
Supply voltage, V <sub>BB</sub>	0	60	V	
Supply voltage, VSS	0		V	
High-level input voltage, VIH	V <sub>DD</sub> – 1.5	V <sub>DD</sub> +0.3	V	
Low-level input voltage, VIL	-0.3 <sup>†</sup>	0.8	V	
High-level output current, IOH			- 40	mA
Operating free-air temperature, TA	TL5812I	-40	85	°C
Operating nee-an temperature, 1 A	TL5812	. 0	70	٦

<sup>&</sup>lt;sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels.

# electrical characteristics over operating free-air temperature range, $V_{DD} = 5 \text{ V}$ to 15 V, $V_{BB} = 60 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
		Q outputs	I <sub>OH</sub> = -25 mA		57.5	58.2		
Voн	High-level output voltage	Serial outputs	$V_{DD} = 5 V$ ,	I <sub>OH</sub> = -20 μA	4.5	4.9		V
		ochar outputs	$V_{DD} = 15 V$ ,	$I_{OH} = -20 \mu A$	14.5	14.9		
		Q outputs	$I_{OL} = 1 \text{ mA},$	Blanking at V <sub>DD</sub>		0.7	1.5	
VOL	Low-level output voltage	Serial outputs	$V_{DD} = 5 V$ ,	I <sub>OL</sub> = 20 μA		0.06	0.3	) v
		ochar outputs	$V_{DD} = 15 V,$	$I_{OL} = 20 \mu A$		0.03	0.3	
ΊΗ	High-level input current		$V_I = V_{DD}$			0.3	1	μΑ
IIL	Low-level input current		V <sub>I</sub> = 0			-0.3	- 1	μΑ
lOL	Low-level output current (p	oull down current)	$V_0 = 60 \text{ V},$	Blanking at V <sub>DD</sub>	2.5	3.2		mA
IO(off)	Off-state output current		V <sub>O</sub> = 0,	Blanking at V <sub>DD</sub>		< -1	- 15	μΑ
IBB		Supply current from VRR	Outputs high			3.5	8	mA
'88	Supply current from VBB		Outputs low			0.02	0.5	""
DD	Supply current from V <sub>DD</sub>		V <sub>DD</sub> = 5 V			1.5	3	m A
טטי			V <sub>DD</sub> = 15 V			1.7	4	4 mA

<sup>&</sup>lt;sup>†</sup> All typical characteristics are at  $T_A = 25$  °C.



<sup>2.</sup> For operation above 25 °C free-air temperature, derate the N package linearly to 598 mW at 85 °C or to 736 mW at 70 °C at the rate of 9.2 mW/ °C. Derate the FN package to 728 mW at 85 °C or to 896 mW at 70 °C at the rate of 11.2 mW/ °C.


#### timing requirements over operating free-air temperature range

	PARAMETER				UNIT
	Bules duration clock high	V <sub>DD</sub> = 5 V	500		
twCKH	Pulse duration, clock high	V <sub>DD</sub> = 15 V	100		ns
+	Pulse duration, latch enable high	V <sub>DD</sub> = 5 V	500		n.c
twLEH		V <sub>DD</sub> = 15 V	100		ns
	Setup time, data before clock↑	V <sub>DD</sub> = 5 V	150		ns
<sup>t</sup> suD		V <sub>DD</sub> = 15 V	75		115
	Hold time, data after clock↑	V <sub>DD</sub> = 5 V	150		
thD	Hold time, data after Clock	V <sub>DD</sub> = 15 V	75		ns
<sup>†</sup> CKH-LEH	Delevisione electric letter exchie high	V <sub>DD</sub> = 5 V	150		
	Delay time, clock1 to latch enable high	V <sub>DD</sub> = 15 V	75		ns

#### switching characteristics, VBB = 60 V, TA = 25 °C

PARAMETER				TYP	MAX	UNIT
<sup>t</sup> pd	Propagation delay time,	V <sub>DD</sub> = 5 V		2.2		0
	latch enable to output	V <sub>DD</sub> = 15 V		0.8		μS

#### PARAMETER MEASUREMENT INFORMATION



CLOCK 50% PULSE
PULSE

LATCH ENABLE

OUTPUT

FIGURE 2. OUTPUT SWITCHING TIMES



#### THERMAL INFORMATION




FIGURE 3

60 70 80

TA-Free-Air Temperature - °C


90 100

30

40 50

## UCN4810A VACUUM FLUORESCENT DISPLAY DRIVER

D2676, OCTOBER 1982-REVISED NOVEMBER 1986



#### description


The UCN4810A is a monolithic BIDFET<sup>†</sup> integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). This device features a serial data output to cascade additional devices for large display arrays.

A 10-bit data word is serially loaded into the shift register on the positive-going transitions of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high and will be latched when the latch enable is low. When the blanking input is high, all outputs are low.


Outputs are totem-pole structures formed by n-p-n emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 60 volts, and 40 milliamperes source-current capability. All inputs are compatible with CMOS and TTL levels, but each requires the addition of a pull-up resistor to Vnn when driven by TTL logic.

The UCN4810A is characterized for operation from 0°C to 70°C.

#### logic symbol‡



#### logic diagram (positive logic)



<sup>†</sup> BIDFET - Bipolar Double-Diffused, N-Channel and P-Channel MOS transistors on same chip - patented process.

<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




#### FUNCTION TABLE


	COP	CONTROL INPUTS		SHIFT REGISTERS	LATCHES	OUTPUTS		
FUNCTION	СГОСК	LATCH ENABLE	BLANK- ING	R1 THRU R10	LC1 THRU LC10 <sup>†</sup>	SERIAL	Q1 THRU Q10	
1040	1 .	Х	X	Load and shift*	Determined by Latch Enable <sup>†</sup>	R10*	Determined by Blanking	
LOAD	No ↑	×	х	No change	Determined by Latch Enable <sup>†</sup>	R10	Determined by Blanking	
LATCH	X	L	X	As determined above	Stored data	R10	Determined by Blanking	
LAICH	х	Н	х	As determined above	New data	R10	Determined by Blanking	
BLANK	Х	Х	Н	As determined above	Determined by Latch Enable <sup>†</sup>	R10	All L	
BLANK	X	Х	L	As determined above	Determined by Latch Enable <sup>†</sup>	R10	LC1 thru LC12 respectively	

H = high level, L = low level, X = irrelevant,  $\uparrow$  = low-to-high-level transition.

#### typical operating sequence



#### schematics of inputs and outputs





<sup>†</sup> New data enter the latches while Latch Enable is high. These data are stored while Latch Enable is low.

<sup>\*</sup>R10 takes on the state of R9, R9 takes on the state of R8 . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

## UCN4810A VACUUM FLUORESCENT DISPLAY DRIVER

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage, VDD (see Note 1)
Driver supply voltage, VBB
Output voltage
Input voltage
Continuous output current
Continuous total dissipation at 25 °C free-air temperature (see Note 2)
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. Voltage values are with respect to  $V_{\mbox{SS}}$ .

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		4.75		15.75	V
Supply voltage, V <sub>BB</sub>		5		60	V
Supply voltage, VSS			0		V
High-level input voltage, VIH	for V <sub>DD</sub> = 5 V	3.5		5.3	V
High-level input voltage, VIH	for $V_{DD} = 15 \text{ V}$	13.5		15.3	ľ
Low-level input voltage, V <sub>IL</sub>		-0.3		0.8	V
Continuous high-level output current, IOH				- 25	mA
Operating free-air temperature, TA		0		70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics, $V_{DD} = 4.75 \text{ V}$ to 15.75 V, $V_{BB} = 60 \text{ V}$ , $V_{SS} = 0$ , $T_A = 25 \,^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -25 mA		57.5		V
VOL	Low-level output voltage	$I_{OL} = 1 \mu A$ ,	Blanking input at V <sub>DD</sub>		1	V
loL	Low-level output current (pull-down current)	V <sub>O</sub> = 60 V,	Blanking input at V <sub>DD</sub>	0.4	0.85	mA
IO(off)	Off-state output current	$V_0 = 60 \text{ V},$ All other terminals open,	V <sub>SS</sub> = 0 V, T <sub>A</sub> = 70°C		15	μА
luu	High-level input current	V <sub>DD</sub> = 5 V,	V <sub>I</sub> = 5 V		0.1	mA
ΙΗ	rigii-level liiput current	$V_{DD} = 15 V$ ,	V <sub>I</sub> = 15 V	0.3		111/2
rį	Input resistance	$V_{DD} = 5 V$		50		kΩ
	Output resistance	V <sub>DD</sub> = 5 V		20	kΩ	
ro	Output resistance	V <sub>DD</sub> = 15 V			6	N40
loo	Supply current from V <sub>BB</sub>	All outputs high			13	mA
IBB	Supply current from VBB	All outputs low		1.3	IIIA	
		All inputs at 0 V,	V <sub>DD</sub> = 5 V		1	
l==	Supply ourrant from V	One output high	$V_{DD} = 15 V$		3	mA
IDD	Supply current from V <sub>DD</sub>	All inputs at 0 V,	V <sub>DD</sub> = 5 V		0.1	1 IMA
		All outputs low	$V_{DD} = 15 \text{ V}$		0.2	

<sup>2.</sup> For operation above 25 °C free-air temperature, derate linearly to 736 mW at 70 °C at the rate of 9.2 mW/°C.

## **VACUUM FLUORESCENT DISPLAY DRIVER**


## timing requirements for $V_{DD}$ = 5 V and $V_{DD}$ = 15 V, $T_A$ = 0 °C to 70 °C

PARAMETER	$V_{DD} = 5 V$	V <sub>DD</sub> = 15 V	UNIT
FANAMETER	MIN MAX	MIN MAX	Oluli
Pulse duration, clock high, tw(CKH)	1000	250	ns
Pulse duration, latch enable high, t <sub>W(LEH)</sub>	500	300	ns
Setup time, data before clock ↑, t <sub>su(D)</sub>	250	150	ns
Hold time, data after clock ↑, th(D)	250	150	ns
Delay time, clock ↑ to latch enable high, t <sub>CKH-LEH</sub>	1000	400	ns

## switching characteristics, V<sub>DD</sub> = 5 V or 15 V, T<sub>A</sub> = 25 °C

PARAMETER	MIN	TYP	MAX	UNIT
t <sub>pd</sub> Propagation delay time, latch enable to output		1		μS

#### PARAMETER MEASUREMENT INFORMATION



## THERMAL INFORMATION

#### **DUTY CYCLE** FREE-AIR TEMPERATURE 100 90 80 70 Duty Cycle -- % 60 10 50 40 = Number of outputs conducting 30 simultaneously Io = 25 mA 20 $V_{BB} = 60 \text{ V}$ $V_{DD} = 15 V$ 10 25 30 35 40 45 50 55 60 65 70 75 TA-Free-Air Temperature - °C

General Information	1
Alphanumeric Index Selection Guide	
Data Acquisition Circuits	2
Cross-Reference Guide Data Sheets	
Display Drivers	3
Data Sheets	
Line Drivers and Receivers	4
Cross-Reference Guide Data Sheets	
Peripheral Drivers/Actuators	5
Cross-Reference Guide Data Sheets	
Memory Interface Circuits	6
Data Sheets	
Speech Synthesis Circuits	7
Data Sheets	
Appendix A Power Derating Curves	A
Appendix B Mechanical Data IC Sockets	В
Appendix C Explanation of Logic Symbols	С

## CROSS-REFERENCE GUIDE (manufacturers arranged alphabetically)

Replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

AMD	SUGGESTED	PAGE	FAIRCHILD	SUGGESTED	PAGE
	TI REPLACEMENT	NO.		TI REPLACEMENT	NO.
AM26LS31C	AM26LS31C	4-5	μA9637AC	uA9637AC	4-529
AM26LS32C	AM26LS32AC	4-13	μA9637AM	uA9637AM	4-529
AM26LS33C	AM26LS33AC	4-13	μA9638C	uA9638C	4-535
AM26S10C	AM26S10C	4-23	μA9639AC	uA9639C	4-539
AM26S10M	AM26S10M	4-23	μA9640C	AM26S10C	4-23
AM26S11C	AM26S11C	4-23	μA9640M	AM26S10M	4-23
AM26S11M	AM26S11M	4-23	μA9641C	AM26S11C	4-23
			μA9641M	AM26S11M	4-23
FAIRCHILD	SUGGESTED	PAGE			
	TI REPLACEMENT	NO.	MOTOROLA	SUGGESTED	PAGE
μA1488C	SN75188	4-391	MOTOROLA	TI REPLACEMENT	NO.
μA1489AC	SN75189A	4-397	AM26LS31	AM26LS31C	4-5
μA1489C	SN75189	4-397	AM26LS32	AM26LS32AC	4-13
μA26LS31C	AM26LS31C	4-5	MC1488	SN75188	4-391
μA26LS32C	AM26LS32AC	4-13	MC1489	SN75189	4-397
μA3486C	MC3486	4-47	MC1489A	SN75189A	4-397
μA3487C	MC3487	4-53	MC26S10	AM26S10C	4-23
μA55107AM	SN55107A	4-73	MC26S11	AM26S11C	4-23
μA55107BM	SN55107B	4-73	MC3446A	MC3446	4-31
μA55108AM	SN55108A	4-73	MC3450	MC3450	4-35
μA55108M	SN55108B	4-73	MC3452	MC3452	4-35
μA55110M	SN55110A	4-89	MC3453	MC3453	4-43
μA55121M	SN55121	4-143	MC3481	SN75ALS126	4-43
μA55122M	SN55122	4-147	MC3485	SN75ALS130	4-43
μA75107AC	SN75107A	4-73	MC3486	MC3486	4-47
μA75108AC	SN75108A	4-73	MC3487	MC3487	4-53
μA75108BC	SN75108B	4-73	MC55107	SN55107A	4-73
μA75108C	SN75107B	4-73	MC55108	SN55108A4-73	
μA75110C	SN75110A	4-89	MC75107	SN75107A	4-73
μA75150C	SN75150	4-205	MC75108	SN75108A	4-73
μA75154C	SN75154	4-237	MC75125	SN75125	4-163
μA8T13C	SN75121	4-143	MC75127	SN75127	4-163
μA8T13M	SN55121	4-143	MC75128	SN75128	4-169
μA8T14C	SN75122	4-147	MC75129	SN75129	4-169
μ <b>A8T14M</b>	SN55122	4-147	MC75140	SN75140	4-191
μA8T23C	SN75123	4-153	MC75S110	SN75110A	4-89
μA8T24C	SN75124	4-157	SN75172	SN75172	4-319
μA9614C	SN75114	4-113	SN75173	SN75173	4-327
μA9614M	SN55114	4-113	SN75174	SN75174	4-335
μA9615C	SN75115	4-121	SN75175	SN75175	4-343
μA9615M	SN55115	4-121	SN75176	SN75176B	4-351
μA96172C	SN75172	4-319	SN75177	SN75177B	4-361
μA96173C	SN75173	4-327	SN75178	SN75178B	4-361
μA96174C	SN75174	4-335	1		
μA96175C	SN75175	4-343			
μΑ96176	SN75176B	4-351			
μΑ96177	SN75177B	4-361			
μΑ96178	SN75178B	4-361			
μA9636AC	uA9636AC	4-523			

# LINE DRIVERS AND RECEIVERS CROSS-REFERENCE GUIDE

	SUGGESTED	PAGE
NATIONAL	TI REPLACEMENT	NO.
DS1488	SN75188	4-391
DS1489	SN75189	4-397
DS1489A	SN75189A	4-397
DS26LS31	AM26LS31C	4-5
DS26LS32	AM26LS32AC	4-13
DS26LS32M	AM26LS32AM	4-13
DS26LS33C	AM26LS33AC	4-13
DS26LS33M	AM26LS33AM	4-13
DS26S10C	AM26S10C	4-23
DS26S10M	AM26A10M	4-23
DS26S11C	AM26S11C	4-23
DS26S11M	AM26S11M	4-23
DS3486	MC3486	4-47
DS3487	MC3487	4-53
DS55107	SN55107B	4-73
DS55108	SN55108	4-73
DS55109	SN55109A	4-89
DS55110	SN55110A	4-89
DS55113	SN55113	4-101
DS55114	SN55114	4-113
DS55115	SN55115	4-121
DS55121	SN55121	4-143
DS55122	SN55122	4-147
DS75107	SN75107B	4-73
DS75108	SN75108B	4-73
DS75109	SN75109A	4-89
DS75110	SN75110A	4-89
DS75113	SN75113	4-101
DS75114	SN75114	4-113
DS75115	SN75115	4-121
DS75121	SN75121	4-143
DS75122	SN75122	4-147
DS75123	SN75123	4-153
DS75124	SN75124	4-157
DS75125	SN75125	4-163
DS75127	SN75127	4-163
DS75128	SN75128	4-169
DS75129	SN75129	4-169
DS75150	SN75150	4-205
DS75154	SN75154	4-237
DS75207	SN75207B	4-405
DS75207	SN75207	4-405
DS75208	SN75208	4-405
DS75208	SN75208B	4-405
DS75108	SN75108B	4-73
DS7820A	SN55182	4-377
DS78220	SN55182	4-377
DS7830	SN55183	4-385
DS8820	SN75182	4-377
DS8820A	SN75182	4-377
DS8830	SN75183	4-385

SIGNETICS	SUGGESTED	PAGE
0.0	TI REPLACEMENT	NO.
8T125	SN75125	4-163
8T126	SN75ALS126	4-163
8T127	SN75127	4-163
8T128	SN751284-169	
8T129	SN75129	4-169
8T13	SN75121	4-143
8T14	SN75122	4-147
8T23	SN75123	4-153
8T24	SN75124	4-157
8T26	N8T26	4-57
DM7820	SN55182	4-377
DM7830	SN55183	4-385
DM8820	SN75182	4-377
DM8830	SN75183	4-385
MC1488	SN75188	4-391
MC1489	SN75189	4-397
MC1489A	SN75189A	4-397

## AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

D2433, JANUARY 1979-REVISED OCTOBER 1986


- Meets EIA Standard RS-422-A
- Operates from a Single 5-V Supply
- TTL Compatible
- Complementary Outputs
- High Output Impedance in Power-Off Conditions
- Complementary Output Enable Inputs

#### description

The AM26LS31M and AM26LS31C are quadruple complementary-output line drivers designed to meet the requirements of EIA Standard RS-422-A and Federal Standard 1020. The three-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable input. Low-power Schottky circuitry reduces power consumption without sacrificing speed.

The AM26LS31M is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The AM26LS31C is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .


#### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

AM26LS31M . . . J PACKAGE AM26LS31C . . . D, J, OR N PACKAGE



AM26LS31M . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### **FUNCTION TABLE (EACH DRIVER)**

ſ	INPUT	ENABLES		OUT	PUTS
	Α	G	Ğ	Υ	Z
	Н	Н	Х	Н	L
١	L	н	х	L	н
١	н	×	L	н	L
1	Ł	×	L	L	н
١	Х	L	н	Z	Z


H = high level

L = low level

X = irrelevant


Z = high impedance (off)

#### logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

#### schematic (each driver)



## AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		AM26LS31M	AM26LS31C	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage		7	7	V
Output off-state voltage		5.5	5.5	V
	D package		950	
Continuous total dissipation at (or below) 25 °C free-air temperature	FK package	1375		mW
(see Note 2)	J package	1375	1025	mvv
	N package		1150	
Operating free-air temperature range		- 55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J pa	ckage	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or	N package		260	°C

- NOTES: 1. All voltage values, except differential output voltage VOD, are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, AM26LS31M chips are alloy mounted and AM26LS31C chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

#### recommended operating conditions

	Al	AM26LS31M		AM26LS31C			LIBUT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.5	V
High-level input voltage, V <sub>IH</sub>	2			2			V
Low-level input voltage, V <sub>IL</sub>			0.8			0.8	V
High-level output current, IOH			- 20			-20	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	- 55		125	0		70	°C



## AM26LS31M, AM26LS31C QUADRUPLE DIFFERENTIAL LINE DRIVERS

#### electrical charcteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			- 1.5	٧
VOH	High-level output voltage	$V_{CC} = MIN$ , $I_{OH} = -20 \text{ mA}$	2.5			V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20 mA			0.5	V
loz	Off-state (high-impedance-state) output current	$V_{CC} = MAX$ $V_O = 0.5 V$			- 20	μΑ
102	On-state (mgn-impedance-state) output current	$V_0 = 2.5 \text{ V}$			20	μ^
1 <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX$ , $V_I = 7 V$			0.1	mA
ΉΗ	High-level input current	$V_{CC} = MAX$ , $V_I = 2.7 V$			20	μΑ
IL	Low-level input current	$V_{CC} = MAX$ , $V_I = 0.4 V$			-0.36	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-30		- 150	mA
Icc	Supply current (both drivers)	V <sub>CC</sub> = MAX, All outputs disabled		32	80	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25 °C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tm	Propagation delay time,			14	20	ns
tPLH	low-to-high-level output		,	14	20	115
<b>t</b> =1.11	Propagation delay time,	C <sub>L</sub> = 30 pF, See Figure 1, S1 and S2 open		14	20	ns
tPHL	high-to-low-level output			14	20	115
	Output-to-output skew			1	6	ns
tPZH	Output enable time to high level	$C_L = 30 \text{ pF}, R_L = 75 \Omega, See Figure 1$		25	40	ns
tPZL	Output enable time to low level	$C_L = 30 \text{ pF}, R_L = 180 \Omega, \text{ See Figure 1}$		37	45	ns
tPHZ	Output disable time from high level	C <sub>1</sub> = 10 pF, See Figure 1, S1 and S2 closed -		21	30	ns
tPLZ	Output disable time from low level	CL = 10 pr, See Figure 1, 31 and 32 closed		23	35	ns




 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION




#### PROPAGATION DELAY TIMES AND SKEW



### ENABLE AND DISABLE TIMES

#### **VOLTAGE WAVEFORMS**



TEST CIRCUIT


- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx 50 \Omega$ ,  $t_r \leq 15 \text{ ns}$ , and  $t_f \leq 6 \text{ ns}$ .
  - B. When measuring propagation delay times and skew, switches S1 and S2 are open.
  - C. Each enable is tested separately.
  - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

    Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - E. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES



#### TYPICAL CHARACTERISTICS†



<sup>&</sup>lt;sup>†</sup> Data for temperature below 0°C and above 70°C are applicable to AM26LS31M circuits only.


FIGURE 4

NOTES: 3. The A input is connected to VCC during the testing of the Y outputs and to ground during testing of the Z outputs. 4. The A input is connected to ground during the testing of the Y outputs and to VCC during the testing of the Z outputs.



### AM26LS31M, AM26LS31C **OUADRUPLE DIFFERENTIAL LINE DRIVERS**

#### TYPICAL CHARACTERISTICS<sup>†</sup>



25 TA-Free-Air Temperature-°C

FIGURE 8

75

50

 $V_{CC} = 5 V$ 

See Note 4

-75 -50 -25

IOL = 40 mA

<sup>†</sup>Data for temperature below 0°C and above 70°C are applicable to AM26LS31M circuits only.

100 125

NOTES: 3. The A input is connected to VCC during the testing of the Y outputs and to ground during testing of the Z outputs. 4. The A input is connected to ground during the testing of the Y outputs and to VCC during the testing of the Z outputs.

0.3

0.2

0.1

0

20

40

60

IOL-Low-Level Output Current-mA

FIGURE 9


80


100

120



#### TYPICAL CHARACTERISTICS†





†Data for temperature below 0°C and above 70°C are applicable to AM26LS31M circuits only.

## AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC OUADRUPLE DIFFERENTIAL LINE RECEIVERS

D2434, OCTOBER 1980-REVISED SEPTEMBER 1986

- AM26LS32A Meets EIA Standards RS-422-A and RS-423-A
- AM26LS32A has ±7-V Common-Mode Range with ±200-mV Sensitivity
- AM26LS33A has ±15-V Common-Mode Range with ±500 mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- Operates from a Single 5-V Supply
- Low-Power Schottky Circuitry
- 3-State Outputs
- Complementary Output Enable Inputs
- Input Impedance . . . 12 kΩ Min
- Designed to be Interchangeable with Advanced Micro Devices AM26LS32C and AM26LS33C


#### description

The AM26LS32A and AM26LS33A are quadruple line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. Three-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that if the inputs are open, the outputs will always be high.

AM26LS32AM, AM26LS33AM . . . J PACKAGE
AM26LS32AC, AM26LS33AC . . . D, J, OR N PACKAGE
(TOP VIEW)

1B [	ſī	U <sub>16</sub>	Dvcc
1A [	2	15	☐ 4B
1Y 🗀	3	14	□ 4A
G [	4	13	] 4Y
2Y [	5	12	□Ē
2A 🗌	6	11	] 3Y
2B 🗌	7.	10	] 3A
GND [	8	9	] 3B

AM26LS32AM, AM26LS33AM . . . FK PACKAGE
(TOP VIEW)



NC-No internal connection

Compared to the AM26LS32C and the AM26LS33C, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this will not affect interchangeability in most applications.

The AM26LS32AM and the AM26LS33AM are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125  $^{\circ}$ C. The AM26LS32AC and AM26LS33AC are characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.

#### **FUNCTION TABLE (EACH RECEIVER)**

DIFFERENTIAL	ENA	BLES	OUTPUT
INPUT	G	Ğ	001701
V- > V	Н	Х	Н
V <sub>ID</sub> ≥ V <sub>TH</sub>	X	L	н
V= V V	Н	X	?
V <sub>TL</sub> ≤ V <sub>ID</sub> ≤ V <sub>TH</sub>	Х	L	?
V < V	Н	X	L
$V_{ID} \leq V_{TL}$	х	L	L
Х	L	Н	Z

H = high level, L = low level, X = irrelevant


Z = high impedance (off), ? = indeterminate



# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS


## logic symbol†

## logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

#### schematics of inputs and outputs



G (4)
G (12)
1A (2)
1B (1)
(3) 1Y
2A (6)
2B (7)
(5) 2Y
3A (10)
3B (9)
(111) 3Y
4A (14)
4B (15)

 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC OUADRUPLE DIFFERENTIAL LINE RECEIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		AM26LS32AM AM26LS33AM	AM26LS32AC AM26LS33AC	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage, any differential input		± 25	± 25	V
Differential input voltage (see Note 2)		± 25	± 25	V
	D package		950	
Continuous total dissipation at (or below) 25 °C free-air temperaure (see Note 3)	FK package	1375		
	J package	1375	1025	mW
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package		260	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	300	300	°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.
  - 3. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, AM26LS32AM and AM26LS33AM chips are alloy mounted and AM26LS32AC and AM26LS33AC chips are glass mounted. In the N package, use the 9.2 mW/°C curve.

#### recommended operating conditions

		AM26LS32AM		AM26LS32AC				
		AN	126LS33	AM	AM26LS33AC			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH		2			2			V
Low-level input voltage, V <sub>IL</sub>				0.8			0.8	V
Common-mode input voltage, VIC	AM26LS32AM, AM26LS32AC			± 7			± 7	v
Common-mode input voltage, VIC	AM26LS33AM, AM26LS33AC			±15			±15	) •
High-level output current, IOH				-440			-440	μΑ
Low-level output current, IOL				8			8	mA
Operating free-air temperature, TA		- 55		125	0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	70	°C



# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

## electrical characteristics over recommended ranges of VCC, V<sub>I</sub>C, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
\/··	Differential input	V- V- min	I <sub>OH</sub> = -440 μA	AM26LS32A			0.2	v
$V_{TH}$	high-threshold voltage	AO = AOHumi'	10H = -440 μA	AM26LS33A			0.5	
VTL	Differential input	$V_0 = 0.45  V_r$	lo 8 mA	AM26LS32A	-0.2‡			v
VIL	low-threshold voltage	VO = 0.45 V,	IOL - O IIIA	AM26LS33A	-0.5 <sup>‡</sup>			, v
V <sub>hys</sub>	Hysteresis, V <sub>T+</sub> - V <sub>T-</sub> §					50		mV
VIK	Enable input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA	,			- 1.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN,	V <sub>ID</sub> = 1 V,	'32AM, '33AM	2.5			v
VUH	riigii-ievei output voitage	$V_{I(\overline{G})} = 0.8 V$	$I_{OH} = -440 \mu A$	'32AC, '33AC	2.7		v	
Vol	OI Low-level output voltage	V <sub>CC</sub> = MIN,	$V_{ID} = -1 V$ ,	I <sub>OL</sub> = 4 mA			0.4	v
VOL	Low-level output voltage	$V_{I(\overline{G})} = 0.8 \text{ V}$		IOL = 8 mA			0.45	, v
	Off-state (high-impedance-state)	V <sub>CC</sub> = MAX		$V_0 = 2.4 \text{ V}$			20	μΑ
loz	output current	VCC = WAX		$V_0 = 0.4 \text{ V}$			- 20	μΛ
11	Line input current	$V_{  } = 15 V_{  }$	Other input at -	10 V to 15 V			1.2	mA
•1	Line input current	$V_{ } = -15 \text{ V},$	Other input at -	15 V to 10 V			- 1.7	IIIA
I(EN)	Enable input current	V <sub>I</sub> = 5.5 V					100	μΑ
ΊΗ	High-level enable current	V <sub>I</sub> = 2.7 V					20	μΑ
I <sub>I</sub> L	Low-level enable current	V <sub>j</sub> = 0.4 V					-0.36	mA
ri	Input resistance	$V_{IC} = -15 \text{ V to}$	15 V, One input	to AC ground	12	15		kΩ
los	Short-circuit output current	V <sub>CC</sub> = MAX			- 15		-85	mA
<sup>I</sup> CC	Supply current	V <sub>CC</sub> = MAX,	All outputs disabl	ed		52	70	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C, and VIC = 0.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C <sub>1</sub> = 15 pF, See Figure 1		20	35	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CL = 15 pr, See Figure 1		22	35	ns
<sup>t</sup> PZH	Output enable time to high level	C <sub>I</sub> = 15 pF, See Figure 1		17	22	ns
<sup>t</sup> PZL	Output enable time to low level	CL = 15 pr, See rigure 1		20	25	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>1</sub> = 5 pF, See Figure 1		21	30	ns
tPLZ	Output disable time from low level	CE = 5 pr, See Figure 1		30	40	ns


<sup>&</sup>lt;sup>‡</sup> The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only


 $<sup>^{\</sup>S}$  Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figures 10 and 11.

Not more than one output should be shorted at a time.


### AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC **OUADRUPLE DIFFERENTIAL LINE RECEIVERS**


#### PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS FOR tPLH, tPHL






VOLTAGE WAVEFORMS FOR tPHZ, tPZH

VOLTAGE WAVEFORMS FOR tPLZ, tPZL

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. All diodes are 1N3064 or equivalent.

  - C. Enable G is tested with G high; G is tested with G low.

FIGURE 1





## AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS









FIGURE 9


FIGURE 8

#### TYPICAL CHARACTERISTICS




#### **OUTPUT VOLTAGE** DIFFERENTIAL INPUT VOLTAGE 5 VCC = 5 V $T_A = 25^{\circ}C$ 10 = 0 . Vic⁼ 4 Vic 15 V -15 V 0 V Vo - Output Voltage 3 ۷<sub>T</sub>\_ ۷τ\_ ٧٢. VT+ VT+ 2 -200 -150 -100 -50 0 50 100 150 VID - Differential Input Voltage - mV FIGURE 11

AM26LS33A



# AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC QUADRUPLE DIFFERENTIAL LINE RECEIVERS

#### TYPICAL APPLICATION



<sup>\*</sup>RT equals the characteristic impedance of the line.

FIGURE 13. CIRCUIT WITH MULTIPLE RECEIVERS

D2298, JANUARY 1977-REVISED SEPTEMBER 1986


- Schottky Circuitry for High Speed, Typical Propagation Delay Time . . . 12 ns
- Drivers Feature Open-Collector Outputs for Party-Line (Data Bus) Operation
- Driver Outputs Can Sink 100 mA at 0.8 V Maximum
- P-N-P Inputs for Minimal Input Loading
- Designed to be Interchangeable with Advanced Micro Devices AM26S10 and AM26S11

#### description


The AM26S10 and AM26S11 are quadruple bus transceivers utilizing Schottky-diode-clamped transistors for high speed. The drivers feature open-collector outputs capable of sinking 100 mA at 0.8 V maximum. The driver and strobe inputs use p-n-p transistors to reduce the input loading.

The driver of the AM26S10 is inverting; the driver of the AM26S11 is noninverting. Each device has two ground connections for improved ground current-handling capability. For proper operation, the ground pins should be tied together.

AM26S10M, AM26S11M . . . J PACKAGE AM26S10C, AM26S11C . . . D, J, OR N PACKAGE (TOP VIEW)



AM26S10M, AM26S11M . . . FK PACKAGE
(TOP VIEW)



NC-No internal connection

The AM26S10M and AM26S11M are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $\,^{\circ}\text{C}$ . The AM26S10C and AM26S11C are characterized for operation over the temperature range of 0 $\,^{\circ}\text{C}$  to 70 $\,^{\circ}\text{C}$ .

#### AM26S10 FUNCTION TABLE (TRANSMITTING)

INP	UTS	OUT	PUTS
S	D	В	R
L	н	L	Н
L	L	н	L

#### AM26S11 FUNCTION TABLE (TRANSMITTING)


INP	UTS	OUT	PUTS
S	D	В	R
L.	Н	Н	L
L	L	L	н


#### AM26S10 AND AM26S11 FUNCTION TABLE (RECEIVING)

	INPUTS		OUTPUT
S	В	D	R
Н	Н	Х	L
н	L	х	н

H = high level, L = low level, X = irrelevant


#### logic symbols†







<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

#### logic diagrams (positive logic)



Pin numbers shown are for D, J, and N packages.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)
Driver or strobe input voltage0.5 V to 5.5 V
Bus voltage, driver output off: AM26S10M, AMS26S11M0.5 V to 5.5 V
AM26S10C, AM26S11C
Driver or strobe input current
Driver output current
Receiver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
FK package
J package (AM26S10M)
J package (AM26S10C)
N package
Operating free-air temperature range: AM26S10M, AM26S11M55°C to 125°C
AM26S10C, AM26S11C0°C to 70°C
Storage temperature range65°C to 150°C
Case temperature for 60 seconds: FK package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

NOTES: 1. All voltage values are with respect to network ground terminals connected together.

For operation above 25 °C free-air temperature, see Dissipation Derating Curves in Appendix A. In the J package, AM26S10M and AM26S11M chips are alloy mounted and AM26S10C and AM26S11C chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

#### recommended operating conditions

		1 -	AM26S10M AM26S11M			AM26S10C AM26S11C			
		MIN			MIN	IN NOM MAX			
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V	
Mink Investigation of the Control of	D or S	2			2			`,,	
High-level input voltage, VIH	В	2.4			2.25			\ \	
	D or S			0.8			0.8	T	
Low-level input voltage, VIL	В			1.6			1.75	\ \	
Receiver high-level output current, le	DH			-1			-1	mA	
1 1 1 1	Driver			100			100	·	
Low-level output current, IOL	Receiver			20			20	mA	
Operating free-air temperature, TA		- 55		125	0		70	°C	



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS <sup>†</sup>			AM26S10M AM26S11M			AM26S10C				
	PARAMETER		TEST CONDITIONS		MIN		MAX	MIN	M26S1 TYP‡	MAX	UNIT	
VIK	Input clamp voltage	D or S	V <sub>CC</sub> = MIN, I <sub>I</sub>	= -18 mA	A			-1.2			-1.2	V
Vон	High-level output voltage	R	$V_{CC} = MIN, V_I$ $I_{OH} = -1 \text{ mA}$	H = 2 V,	V <sub>IL</sub> = V <sub>IL</sub> max,	2.5	3.4		2.7	3.4		V
		R	VCC = MIN,		I <sub>OL</sub> = 20 mA			0.5			0.5	
VOL	Low-level		VIH = VIHMIN,		IOL = 40  mA		0.33	0.5		0.33	0.5	l <sub>v</sub>
1.05	output voltage	В	V <sub>IL</sub> = 0.8 V		$I_{OL} = 70 \text{ mA}$		0.42	0.7		0.42	0.7	
					$I_{OL} = 100 \text{ mA}$		0.51	0.8		0.51	0.8	
	Off-state	В	$V_{IH} = 2 \text{ V,}$ $V_{CC} = MAX$ $V_{IL} = 0.8 \text{ V}$ $V_{CC} = 0,$		$1, V_0 = 0.8 V$			- 50			- 50	
IO(off)	O(off) output current		VII = 0.8 V	CC = MAX	$1, V_0 = 4.5 V$			200			100	μΑ
			$V_{CC} = 0$ ,		$V_0 = 4.5 V$			100			100	
ηн	High-level	D	VCC = MAX, VI	= 27 V				30			30	μΑ
1.11	input current	S	100 11111111111111111111111111111111111		20	20			""			
l <sub>l</sub>	Input current at maximum input voltage	D or S	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 5.5 V				100			100	μΑ
1	Low-level	D	V MAY V	N				-0.54			-0.54	mA
l liL	input current	s	$V_{CC} = MAX, V_I = 0.4 V$				-0.36			-0.36	] ""A	
	Short-circuit											
los	output	R	V <sub>CC</sub> = MAX			- 20		- 55	- 18		- 60	mA
	current§											
laa	Supply AM269	S10	V <sub>CC</sub> = MAX, Strobe at 0 V, No load,			45	70		45	70	mA	
lcc	current AM265	311	All driver outputs low					80			80	'''A

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value shown under recommended operating conditions.


### switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		ом то	TEST	AM26S10			AM26S11			UNIT
PARAMETER	PROM	10	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output	D	В			10	15		12	19	ns
tphL Propagation delay time, high-to-low-level output		"   "			10	15		12	19	1115
tPLH Propagation delay time, low-to-high-level output	1 S 18 1			14	18		15	20	ns	
tpHL Propagation delay time, high-to-low-level output			See Figure 1		13	18		14	20	''5
tpLH Propagation delay time, low-to-high-level output	1 B I	R	See Figure 1		10	15		10	15	ns
tpHL Propagation delay time, high-to-low-level output		l "			10	15		10	15	1115
t <sub>TLH</sub> Transition time, low-to-high-level output		В		4	10		4	10		ns
tTHL Transition time, high-to-low-level output		l P		2	4		2	4		1 '''


 $<sup>^{\</sup>ddagger}$  All typical values are at T<sub>A</sub> = 25 °C and V<sub>CC</sub> = 5 V.

<sup>§</sup> Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



NOTES: A. The pulse generators have the following characteristics:  $Z_{out}$  = 50  $\Omega$ ,  $t_r$  = 10  $\pm$  5 ns.

- B. Includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.

#### FIGURE 1



#### TYPICAL APPLICATION STROBE STROBE STROBE DRIVER DRIVER DRIVER INPUTS INPUTS INPUTS RECEIVER RECEIVER RECEIVER OUTPUTS **OUTPUTS OUTPUTS** DDDD 5 V AM26S10/ AM26S10/ 5 V AM26S10/ AM26S11 AM26S11 AM26S11 R R R R в в в в в в в в в 100 Ω **100** Ω **100** Ω **100** Ω **100** Ω **100** Ω ₩... 100 Ω 100 Ω

100-Ω TRANSMISSION LINE FIGURE 2. PARTY-LINE SYSTEM



#### MC3446 QUADRUPLE BUS TRANSCEIVER

D2290, JANUARY 1977-REVISED SEPTEMBER 1986

- Driver Inputs Compatible with TTL and MOS Circuitry
- Driver Outputs Stay Off During Power Up and Power Down
- Drivers Feature Open-Collector Outputs for Party-Line Operation
- Designed for Interchangeability with Motorola MC3446
- Meet IEEE Standard 488-1975

#### description

These circuits are quadruple single-ended line transceivers designed for bidirectional flow of data and instructions. The bus terminal characteristic complies with paragraph 3.5.3 of IEEE Standard 488 (see Figure 3). Each driver output is tied to the junction of an internal voltage divider that sets the no-load output voltage and provides bus termination. The driver outputs are guaranteed to be "off" during power up and power down if either input is high. The receivers feature 950 millivolts typical hysteresis for noise immunity.

The MC3446 is characterized for operation from 0 °C to 70 °C.

## FUNCTION TABLE (TRANSMITTING)

INP	UTS	OUTPUT			
S	D	В	R		
L	Н	Н	Н		
L	L	L	L		


#### FUNCTION TABLE (RECEIVING)

IN	PUTS		OUTPUT
S	В	D	R
Н	Н	Х	Н
н	L	x	L

## D, J, OR N DUAL-IN-LINE PACKAGE (TOP VIEW)


1R [	ī	$U_{16}$	□vcc
1B [	2	15	] 4R
1D [	3	14	] 4B
1,2,38 🛚	4	13	] 4D
2D 🗀	5	12	] 4S
2B 🗌	6	11	] 3D
2R 🗌	7	10	] 3B
GND [	8	. 9	] 3R

### logic diagram (positive logic)



 $R1 = 2.4 \text{ k}\Omega \text{ NOM}, R2 = 5 \text{ k}\Omega \text{ NOM}$ 


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package 950 mW
J package
N package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and N package 260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, use
the 8.2 mW/°C curve, in the D package, use the 7.6 mW/°C curve, and in the N package, use the 9.2-mW/°C curve.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	٧
High-level input voltage, VIH	D or S	2			V
Low-level input voltage, V <sub>IL</sub>	D or S			0.8	V
High-level output current, IOH	Receiver			-0.4	mΑ
Lavo lavol autorit autorit la	Driver			48	A
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA		0		70	. °C



# electrical characteristics over recommended ranges of V<sub>CC</sub> and operating free-air temperature (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	D or S	I <sub>I</sub> = -12 mA			-1.5	٧
V <sub>T+</sub>	Positive-going input threshold voltage	В		1.5	1.8	2	V
VT-	Negative-going input threshold voltage	В		0.6	0.85	1.1	V
V <sub>hys</sub>	Input hysteresis, (VT+ - VT-)	В		400	950		mV
Voн	High-level output voltage	В	$V_{IH} = 2.4 \text{ V},  I_{OH} = 0$	2.5	3.3	3.7	V
VOH		R	$V_{IH} = 2 \text{ V},  I_{OH} = -400 \mu\text{A}$	2.4			<u> </u>
VOL	Low-level output voltage	В	$V_{IL} = 0.8 \text{ V},  I_{OL} = 48 \text{ mA}$			0.4	l v
VOL	Low-level output voltage	R	$V_{IL} = 0.8 \text{ V},  I_{OL} = 8 \text{ mA}$			0.4	L
I <sub>O(bus)</sub>	Bus current	В	$V_{IH} = 2.4 \text{ V},  V_{O} = 5.5 \text{ V}$ $V_{IH} = 2.4 \text{ V},  V_{O} = 5 \text{ V}$ $V_{IH} = 2.4 \text{ V},  V_{O} = 0.4 \text{ V}$	0.7		2.5	mA
Vok	Output clamp voltage	В	I <sub>O</sub> = -12 mA			- 1.5	V
l <sub>1</sub>	Input current at maximum input voltage	D or S	V <sub>I</sub> = 5.5 V			1	mA
۱н	High-level input current	D or S	V <sub>IH</sub> = 2.4 V		5	20	μА
կլ	Low-level input current	D or S	$V_{CC} = 5 \text{ V},  V_{IL} = 0.4 \text{ V},  T_A = 25 ^{\circ}\text{C}$		0.2	0.36	mA
los	Short-circuit output current	R	V <sub>IH</sub> = 2 V	4		14	mA
ІССН	Supply current, all outputs high		No load		10	19	mA
ICCL	Supply current, all outputs low		No load		32	39	mA

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
tour	Propagation delay time,					40	
<sup>t</sup> PLH	low-to-high-level output	D B			40	ns	
<b>+-</b>	Propagation delay time,		50	'''			
<sup>t</sup> PHL	high-to-low-level output			See Figure 1		50	
	Propagation delay time,	ropagation delay time, w-to-high-level output S B		See Figure 1		50	
<sup>t</sup> PLH	low-to-high-level output				50	ns	
	Propagation delay time,		·				50
<sup>t</sup> PHL	high-to-low-level output					50	
	Propagation delay time,					50	
<sup>t</sup> PLH	low-to-high-level output	В	l R	See Figure 2		50	ns
•	Propagation delay time,	В	"	See Figure 2		40	1115
<sup>t</sup> PHL	high-to-low-level output			i		40	l

### PARAMETER MEASUREMENT INFORMATION







FIGURE 1








FIGURE 2

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_W = 100$  ns, PRR  $\leq 1$  MHz,  $t_T \leq 10$  ns,  $t_f \leq \, 10 \; \text{ns, Z}_{\mbox{out}} \, \approx \, 50 \; \Omega. \label{eq:zero}$ 
  - B. This value includes probe and jig capacitance.
  - C. All diodes are 1N916 or 1N3064.

### TYPICAL CHARACTERISTICS





 $^{\dagger}$ Conditions for typical curve are  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



### MC3450, MC3452 Quadruple differential line receivers

D3006, FEBRUARY 1986-REVISED OCTOBER 1986

- Four Independent Receivers with Common Enable Input
- High Input Sensitivity . . . 25 mV Max
- High Input Impedance
- MC3450 has Three-State Outputs
- MC3452 has Open-Collector Outputs
- Glitch-Free Power-Up/Power-Down Operation

### description

The MC3450 and MC3452 are quadruple differential line receivers designed for use in balanced and unbalanced digital data transmission. The MC3450 and MC3452 are the same except that the MC3450 has three-state ouputs whereas the MC3452 has open-collector outputs, which permit the wire-AND function with similar output devices. Three-state and open-collector outputs permit connection directly to a bus-organized system.

The MC3450 and MC3452 are designed for optimum performance when used with either the MC3453 quadruple differential line driver or SN75109A, SN75110A, and SN75112 dual differential drivers.

The MC3450 and MC3452 are characterized for operation from 0 °C to 70 °C.

### D, J, OR N PACKAGE (TOP VIEW)

1B 🔲 1	$\cup_{16}$	]
1A 🔲 2	15	] 4B
1Y 🔲 3	14	] 4A
EN 🛮 4	13	] 4Y
2Y 🗌 5	12	]∨cc-
2A 🗌 6	11	] 3Y
2B 🗌 7	10	] 3A
B D DNE	9	] 3B


### **FUNCTION TABLE**


DIFFERENTIAL INPUTS  A-B	ENABLE EN	OUTPUT Y
V <sub>ID</sub> ≥ 25 mV	L	Н
$-25 \text{ mV} < \text{V}_{\text{ID}} < 25 \text{ mV}$	L	?
$V_{ID} \leq 25 \text{ mV}$	L	L
×	н	Z

H = high level, L = low level, ? = indeterminate,

Z = impedance (off)

### logic symbols†







<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)



### schematics of inputs and outputs



### MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC+ (see Note 1)
Supply voltage, VCC –
Differential input voltage (see Note 2)
Common-mode input voltage (see Note 3)
Enable input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 4):
D package
J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. Common-mode input voltage is the average of the voltages at the A and B inputs.
  - 4. For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/°C, the J package to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C. In the J package, MC3450 and MC3452 chips are glass mounted.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>	4.75	5	5.25	V
Supply voltage, V <sub>CC</sub> _	-4.75	5	-5.25	V
High-level enable input voltage, VIH	2			V
Low-level enable input voltage, V <sub>IL</sub>			0.8	V
Low-level output current, IOL			-16	mA
Differential input voltage, V <sub>ID</sub> (see Note 5)	-5 <sup>†</sup>		5	V
Common-mode input voltage, V <sub>IC</sub> (see Note 5)	-3†		3	V
Input voltage range, any differential input to ground	-5 <sup>†</sup>		3	V
Operating free-air temperature, TA	0		70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage.

### RECOMMENDED COMBINATIONS OF INPUT VOLTAGES




FIGURE 1



NOTE 5: The recommended combinations of input voltages fall within the shaded area of Figure 1.

### electrical characteristics over recommended operating free-air temperature range, VCC ± = ±5.25 V (unless otherwise noted)

	PARAMETER TEST CONDITIONS			MC345	)	MC:		IC3452		
	PARAIVIE I EN		TEST CONDITIONS		TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
	A input		V <sub>ID</sub> = -2 V		30	75		30	75	
1	High-level	B inputs	V <sub>ID</sub> = -2 V		30	75		30	75	μΑ
¹iH	input current	ĒN	V <sub>IH</sub> = 2.4 V			40			40	μΑ
L			V <sub>IH</sub> = 5.25 V			1			1	mA
	Low-level	A inputs	10			- 10			- 10	μΑ
ի կլ	input current	B inputs	V <sub>ID</sub> = 2 V			- 10			- 10	μΛ
	mpat carrent	EN	$V_{IL} = 0.4 V$			-1.6			- 1.6	mA
Voн	High-level out	put	$V_{CC\pm} = \pm 4.75 \text{ V}, V_{ID} = 25 \text{ mV}, \\ \overline{\text{EN}} \text{ at 0.8 V}, & I_{OH} = -400 \ \mu\text{V} \\ V_{IC} = -3 \text{ V to 3 V}$	A, 2.4						٧
loн	High-level out current	put	$V_{CC\pm} = \pm 4.75 \text{ V}, V_{OH} = 5.25 \text{ V}$						250	μА
VOL	Low-level out voltage	put	$V_{CC\pm} = \pm 4.75 \text{ V}, V_{ID} = -25 \text{ mV}$ $\overline{\text{EN}}$ at 2 V, $I_{OL} = 16 \text{ mA},$ $V_{IC} = -3 \text{ V}$ to 3 V	,		0.5			0.5	٧
lo-	High-impedan	ce-state	V <sub>O</sub> = 2.4 V			40				
loz	output curren	t .	V <sub>O</sub> = 0.4 V			- 40				μΑ
los	Short-circuit output curren	t‡	$V_{\text{ID}} = 25 \text{ mV}, \qquad V_{\text{O}} = 0,$ $\overline{\text{EN}}$ at 0.8 V	- 18		- 70	-			mA
ICCH+	Supply curren					60			60	mA
ICCH-	Supply curren					-30			-30	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC+  $\,=\,$  5 V, VCC-  $\,=\,$  -5 V, TA  $\,=\,$  25 °C.  $^{\ddagger}$  Not more one output should be shorted at a time.


### switching characteristics, $V_{CC\pm} = \pm 5 \text{ V}$ , $T_A = 25 \, ^{\circ}\text{C}$


DADAMETED	FROM	ROM TO		MC3450			MC3452							
PARAMETER	(INPUT) (OUTPUT) TEST CO		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT				
+	A and B	~	C <sub>L</sub> = 50 pF, See Figure 2		17	25								
<sup>t</sup> PLH	A and B		C <sub>L</sub> = 15 pF, See Figure 2					19	25	ns				
t	A and B		C <sub>L</sub> = 50 pF, See Figure 2		17	25								
<sup>t</sup> PHL	A and B	A and B	A and B	A and B	A and B	'	C <sub>L</sub> = 15 pF, See Figure 2					19	25	ns
<sup>t</sup> PZH	ĒN	Y	C <sub>I</sub> = 50 pF, See Figure 2			21								
<sup>t</sup> PZL	EN	Y	CL = 50 pr, See Figure 2			27				ns				
<sup>t</sup> PHZ	EN	Υ	C 15 -5 5 5 2			18								
<sup>t</sup> PLZ	ĒN	Υ	C <sub>L</sub> = 15 pF, See Figure 3			29				ns				
<sup>†</sup> PLH	EN	Υ	C <sub>L</sub> = 15 pF, See Figure 4						25	ns				
<sup>t</sup> PHL	ĒN	Y	C <sub>L</sub> = 15 pF, See Figure 4						25	ns				

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .



### MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS






NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r \leq$  6 ns.


- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.

**VOLTAGE WAVEFORMS** 

FIGURE 2. PROPAGATION DELAY TIMES

### MC3450, MC3452 QUADRUPLE DIFFERENTIAL LINE RECEIVERS







NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r \leq$  6 ns.

- B. CL includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.

FIGURE 3. MC3450 ENABLE AND DISABLE TIMES







NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns.

B. CL includes probe and jig capacitance.

FIGURE 4. MC3452 PROPAGATION DELAY TIMES FROM ENABLE

# MC3453 QUADRUPLE LINE DRIVER WITH COMMON ENABLE

D3000, FEBRUARY 1986

- Similar to a Dual Version of SN75110A Line Driver
- Improved Stability Over Supply Voltage and Temperature Ranges
- Constant-Current Outputs
- High Output Impedance
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- Glitch-Free Power-Up/Power-Down Operation
- TTL Input Compatibility
- Common Enable Circuit
- Designed to be Interchangeable with Motorola MC3453

### description


The MC3453 features four line drivers with a common enable input. When the enable input is high, a constant output current is switched between each pair of output terminals in response to the logic level at that channel's input. When the enable is low, all channel outputs are nonconductive (transistors biased to cutoff). This minimizes loading in party-line systems where a large number of drivers share the same line.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing common-mode voltages on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

The MC3453 is characterized for operation from 0°C to 70°C.

# D, J, OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




### **FUNCTION TABLE**

	LOGIC INPUT	ENABLE INPUT	OUT CURF Z	
	н	Н	ON	OFF
Ì	L	н	OFF	ON
	н	L	OFF	OFF
	L	L	OFF	OFF

L = low logic level


H = high logic level

### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### schematics of inputs and outputs



# MC3453 QUADRUPLE LINE DRIVER WITH COMMON ENABLE

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V <sub>CC+</sub> (see Note 1) 7 V
Supply voltage, V <sub>CC</sub> 7 V
Input voltage (any input)
Output voltage range (any output)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/°C, derate
    the J package to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2
    mW/°C. In the J package the MC3453 is glass mounted.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>			4.75	5	5.25	V
Supply voltage, V <sub>CC</sub> –			-4.75	- 5	-5.25	V
High-level input voltage, VIH			2		5.5	V
Low-level input voltage, V <sub>IL</sub>					0.8	V
Common-mode output voltage range	V <sub>OCR+</sub>		0		10	V
Common-mode output voltage range	Vocr-		0		-3	V
Operating free-air temperature, TA			0		70	°C

NOTE 3: All unused outputs must be grounded.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -12 mA			-0.9	-1.5	V
lo.	On state output current	$V_{CC+} = 5.25 V$ ,	V <sub>CC</sub> = -5.25 V		11	15	m 1
lO(on)	On-state output current	$V_{CC+} = 4.75 \text{ V},$	$V_{CC-} = -4.75 V$	6.5	11		mA
IO(off)	Off-state output current	$V_{CC+} = 4.75 V,$	$V_{CC-} = -4.75 \text{ V}$			100	μΑ
1	High-level input current	V <sub>1</sub> = 2.4 V				40	μΑ
lін	riigii-level liiput current	V <sub>I</sub> = 5.25 V			1	mA	
IL	Low-level input current	V <sub>1</sub> = 0.4 V				-1.6	mA
laa	Supply current from V <sub>CC+</sub>	A inputs at 0.4 V	Enable at 2 V		33	50	mA
ICC +	Supply current from VCC+	A inputs at 0.4 V	Enable at 0.4 V		33	50	] "IA
ICC -	Supply current from Voc	A inputs at 0.4 V	Enable at 2 V		-68	-90	mA
	Supply current from V <sub>CC</sub> -	A inputs at 0.4 V	Enable at 0.4 V		- 31	-40	A


 $<sup>^{\</sup>dagger}$  All typical values are at VCC  $_{+}~=~5$  V, VCC  $_{-}~=~-5$  V, and TA  $=~25\,^{o}\text{C}.$ 

### MC3453 QUADRUPLE LINE DRIVER WITH COMMON ENABLE


switching characteristics,  $VCC_+ = 5 \text{ V}$ ,  $VCC_- = -5 \text{ V}$ ,  $R_L = 50 \Omega$ ,  $C_L = 40 \text{ pF}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

PARAMETER		TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	Α	Y or Z			9	15	ns
tPHL Propagation delay time, high-to-low-level output	Α	Y or Z	See Figure 1		7	15	ns
tpLH Propagation delay time, low-to-high-level output	Enable	Y or Z	See Figure 1		14	25	ns
tphL Propagation delay time, high-to-low-level output	Enable	Y or Z			15	25	ns

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



### **VOLTAGE WAVEFORMS**

NOTES: A. The pulse generators have the following characteristics:  $Z_{Q} = 50 \Omega$ ,  $t_{r} = t_{f} = 10 \pm 5$  ns,  $t_{w1} = 200$  ns, PRR  $\leq 1$  MHz,  $t_{W2} = 1 \mu s$ , PRR  $\leq 500 \text{ kHz}$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES



# MC3486 QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT

D2434, JUNE 1980-REVISED SEPTEMBER 1986

- Meets EIA Standards RS-422-A and RS423-A and Federal Standards 1020 and 1030
- Three-State, TTL-Compatible Outputs
- Fast Transition Times
- Operates from Single 5-Volt Supply
- Designed to be Interchangeable with Motorola MC3486


### description

The MC3486 is a monolithic quadruple differential line receiver designed to meet the specifications of EIA Standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. The MC3486 offers four independent differential-input line receivers that have TTL-compatible outputs. The outputs utilize three-state circuitry to provide a high-impedance state at any output when the appropriate output enable is at a low logic level.

The MC3486 is designed for optimum performance when used with the MC3487 quadruple differential line driver. It is supplied in a 16-pin package and operates from a single 5-volt supply.

The MC3486 is characterized for operation from 0°C to 70°C.

### logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### D, J OR N PACKAGE (TOP VIEW)


1B[	ſī	$\cup_{16}$	□vcc
1 A 🗌	2	15	☐ 4B
1 Y 🗌	3	14	D4A
1,2EN 🗌	4	13	□ 4Y
2Y [	5	12	3,4EN
2A 🗌	6	11	] 3Y
2B 🗌	7	10	] 3A
GND	8	9	3B


### **FUNCTION TABLE (EACH RECEIVER)**

DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y	
V <sub>ID</sub> ≥ 0.2 V	Н	Н	
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Н	?	
V <sub>ID</sub> ≤ -0.2 V	Н	L	
Irrelevant	L	Z	


H = high level, L = low level, Z = high-impedance (off), ? = indeterminate

### logic diagram (positive logic)





### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Supply voltage, V <sub>CC</sub> (see Note 1)         8 V           nput voltage, A or B inputs         ±15 V
	Differential input voltage (see Note 2)
	Enable input voltage
ı	_ow-level output current
(	Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
	D package 950 mW
	J package 1025 mW
	N package 1150 mW
(	Operating free-air temperature range
	Storage temperature range65°C to 150°C
ı	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C
Į	ead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package
TES	1. All voltage values, except differential-input voltage, are with respect to network ground terminal

- NOTES: 1. All voltage values, except differential-input voltage, are with respect to network ground terminal.
  - 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, MC3486 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices. In the D package, use 7.6 mW/°C curve.

### recommended operating conditions

MIN	NOM	MAX	UNIT
4.75	5	5.25	V
		± 7	٧
		± 6	V
2			V
		0.8	V
0	1	70	°C
			4.75 5 5.25 ±7 ±6 2 0.8



### MC3486 QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	S	MIN	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 \text{ V},  I_0 = -0.4 \text{ m}$	nA		0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 \text{ V},  I_0 = 8 \text{ mA}$		-0.2 <sup>†</sup>		V
Vik	Enable-input clamp voltage	I <sub>I</sub> = -10 mA			- 1.5	V
Vон	High-level output voltage	$V_{ID} \star = 0.4 \text{ V},  I_{O} = -0.4 \text{ m}$ See Note 4 and Figure 1	nA,	2.7		V
VOL	Low-level output voltage	$V_{ID} \star = -0.4 \text{ V}, I_{O} = 8 \text{ mA},$ See Note 4 and Figure 1			0.5	V
lan	High impedance state output ourrent	$V_{IL} = 0.8 \text{ V}, \qquad V_{ID} = -3 \text{ V},$	$V_0 = 2.7 \text{ V}$		40	T.,
loz	High-impedance-state output current	$V_{IL} = 0.8 \text{ V}, \qquad V_{ID} = 3 \text{ V},$	$V_0 = 0.5 V$		- 40	μA
			$V_{  } = -10 \text{ V}$		-3.25	
Iв	Differential-input bias current	$V_{CC} = 0 \text{ V or } 5.25 \text{ V},$	$V_I = -3 V$	-	- 1.5	mA
אוי ן	Differential-input bias current	Other inputs at 0 V	V <sub>1</sub> = 3 V		. 1.5	7 '''A
			V <sub>I</sub> = 10 V		3.25	
la	High-level enable input current	$V_{  } = 5.25 \text{ V}$			100	μΑ
ΊΗ	riigii-ievei eliable iliput current	V <sub>I</sub> = 2.7 V	,		20	] #4
IL	Low-level enable input current	V <sub>I</sub> = 0.5 V			-100	μA
los	Short-circuit output current	$V_{ID} = 3 V$ , $V_{O} = 0$ ,	See Note 5	-15	-100	mA
Icc	Supply current	V <sub>IL</sub> = 0			85	mA

<sup>&</sup>lt;sup>†</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

NOTES: 4. Refer to EIA Standards RS-422-A and RS-423-A for exact conditions.

5. Only one output at a time should be shorted.

### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpHL Propagation delay time, high-to-low-level output		C <sub>1</sub> = 15 pF, See Figure 2		28	35	ns
tPLH	Propagation delay time, low-to-high-level output	CL = 15 pr, See Figure 2		27	30	ns
tPZH	Output enable time to high level			13	30	ns
tPZL	Output enable time to low level	C <sub>I</sub> = 15 pF, See Figure 3		20	30	ns
<sup>t</sup> PHZ	Output disable time from high level	CL = 15 pr., See Figure 3		26	35	ns
tPLZ	Output disable time from low level			27	35	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VOH, VOL





FIGURE 2. PROPAGATION DELAY TIMES


NOTES: A . The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\approx$  50%,  $t_r \leq$  6 ns.


B. CL includes probe and stray capacitance.


### MC3486 QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT


### PARAMETER MEASUREMENT INFORMATION











### **VOLTAGE WAVEFORMS**

### FIGURE 3. ENABLE AND DISABLE TIMES

NOTES: A . The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\approx$  50%, t<sub>f</sub>  $\leq$  6 ns.

- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or equivalent.



### MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

D2578, MAY 1980-REVISED SEPTEMBER 1986

- Meets EIA Standard RS-422-A and Federal Standard 1020
- Three-State, TTL-Compatible Outputs
- Fast Transition Times
- High-Impedance Inputs
- Single 5-Volt Supply
- Power-Up and Power-Down Protection
- Designed to be Interchangeable with Motorola MC3487

D,	J,	OR	N	DUAL-IN-LINE	PACKAGE
				(TOP VIEW)	

1A [	ī	U <sub>16</sub>	□ vcc
1Y [	2	15	] 4A
1Z [	3	14	] 4Y
1,2EN	4	13	] 4Z
2Z [	5	12	] 3,4EN
2Y [	6	11	] 3Z
2A [	7	10	] 3Y
GND [	8	9	] 3A

### description


The MC3487 offers four independent differential line drivers designed to meet the specifications of EIA Standard RS-422-A and Federal Standard 1020. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure a high-impedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low. The outputs are capable of source or sink currents of 48 milliamperes.


The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-volt supply.


The MC3487 is characterized for operation from 0°C to 70°C.

### logic symbol†



### logic diagram (positive logic)





 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS


### **FUNCTION TABLE (EACH DRIVER)**


INPUT	ОИТРИТ	JTPUT OUTPUTS				
INPOT	ENABLE	Y	Z			
Н	Н	H	L			
L	Н	L	н			
×	L	High-Impedance	High-Impedance			

H = TTL high level L = TTL low level

X = irrelevant

### schematics of inputs and outputs





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package 950 mW
J package
N package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and N packages 260°C

NOTES: 1. All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.

2. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, MC3487 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>	1		0.8	V
Operating free-air temperature, T <sub>A</sub>	0		70	°C



### MC3487 QUDRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				- 1.5	٧
∨он	High-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	$I_{OH} = -20 \text{ mA}$	2.5		٧
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	IOL = 48 mA		0.5	٧
V <sub>OD</sub>	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1		2		٧
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage †	$R_L = 100 \Omega$ ,	See Figure 1			±0.4	٧
Voc	Common-mode output voltage <sup>‡</sup>	$R_L = 100 \Omega$ ,	See Figure 1			3	٧
Δ V <sub>OC</sub>	Change in magnitude of . common-mode output voltage †	$R_L = 100 \Omega$ ,	See Figure 1			±0.4	v
lo.	Output current with power off	V <sub>CC</sub> = 0	V <sub>O</sub> = 6 V			100	μΑ
Ю	Output current with power on	ACC - 0	$V_0 = -0.25 \text{ V}$			- 100	] ##
loa	High-impedance-state	Output enables	$V_0 = 2.7 \text{ V}$			100	
loz	output current	at 0.8 V	$V_0 = 0.5 V$			- 100	μΑ
II	Input current at maximum input voltage	V <sub>I</sub> = 5.5 V				100	μΑ
Ιн	High-level input current	$V_{ } = 2.7 \text{ V}$				50	μΑ
ηL	Low-level input current	V <sub>I</sub> = 0.5 V				- 400	μА
los	Short-circuit output current§	V <sub>I</sub> = 2 V			- 40	- 140	mA
loo	Supply current (all drivers)	Outputs disabled				105	- A
<sup>1</sup> CC	Supply current (all drivers)	Outputs enabled,	No load			85	mA

 $<sup>^{\</sup>dagger}\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

### switching characteristics over recommended range of operating free-air temperature, VCC = 5 V

	PARAMETER	TEST CO	MIN	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output				20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF,	See Figure 2		20	ns
	Skew				6	ns
tTD	Differential-output transition time	$C_L \approx 15 \text{ pF},$	See Figure 3		20	ns
tPZH	Output enable time to high level		5 0 5		30	ns
tPZL	Output enable time to low level	C: 50 = E			30	ns
tPHZ	Output disable time from high level	$C_L = 50 \text{ pF},$	C <sub>L</sub> = 50 pF, See Figure 4		25	ns
tPLZ	Output disable time from low level	1			30	ns

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



the EIA Standard RS-422-A, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

<sup>§</sup>Only one output at a time should be shorted and duration of the short-circuit should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION




FIGURE 2. PROPAGATION DELAY TIMES





FIGURE 3. DIFFERENTIAL-OUTPUT TRANSITION TIMES



VOLTAGE WAVEFORMS

### FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_0 = 50 \Omega$ .
  - B. C<sub>1</sub> includes probe and stray capacitance.
  - C. All diodes are 1N916 or 1N3064.



### N8T26 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2462, MAY 1978-REVISED SEPTEMBER 1986

- P-N-P Inputs for Minimal Input Loading (200 μA Maximum)
- High-Speed Schottky Circuitry
- 3-State Outputs for Driver and Receiver
- Party-Line (Data-Bus) Operation
- Single 5-V Supply
- Designed to be Interchangeable with Signetics N8T26, also Called 8T26

### description

The N8T26 is a quadruple transceiver utilizing Schottky-diode-clamped transistors. Both the driver and receiver have three-state outputs. With p-n-p inputs, the input loading is reduced to a maximum input current of 200 micro-amperes. This device is capable of high switching rates into high-capacitance loads and are suitable for driving long bus lines.

The N8T26 is characterized for operation from 0°C to 70°C.

### **FUNCTION TABLE (DRIVER)**

INP	UT	OUTPUT
DE	D	В
Н	L	н
н	Н	L
L	Х	Z

### **FUNCTION TABLE (RECEIVER)**

IN	PUT	OUTPUT
RE	В	R
L	L	н
L	Н	L
н	X	z

H = high level

L = low level


X = irrelevant

Z = high impedance

### D, J, OR N PACKAGE (TOP VIEW)


RE [	1	U <sub>16</sub>	Vcc
1R [	2	15	DE
1B 🗌	3	14	4R
1 D [	4	13	4B
2R 🗌	5	12	4D
2B 🗌	6	11	3R
2D 🗌	7	10	3B
GND [	8	9	3D

### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	۷٠
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
D package	ηW
J package	٦W
N package	٦W
Operating free-air temperature range	°C
Storage temperature range65 °C to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260	°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. For N8T26 in the N package, use the 9.2-mW/°C curve. In the J package, N8T26 chips are glass mounted.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC	vel input voltage, V <sub>IH</sub> vel input voltage, V <sub>IL</sub> vel output current, I <sub>OH</sub> vel output current, I <sub>OH</sub> B, D, DE, RE  Driver, B  Receiver, R  Driver, B			5.25	٧
High-level input voltage, VIH	B, D, DE, RE	2			٧
Low-level input voltage, VIL	B, D, DE, RE			0.85	٧
	Driver, B			- 10	mA
rign-lever output current, IOH	Receiver, R		-2		] ""^
	Driver, B			40	mA
Low-level output current, IOL	Receiver, R			16	IIIA
Operating free-air temperature, TA		0		70	°C

N8T26

# electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	B,D,DE,RE	I <sub>I</sub> = -5 mA				<b>– 1</b>	٧
Vон	High-level output voltage	В	$V_{IH} = 2 V$ ,	$V_{IL} = 0.85 \text{ V}, I_{OH} = -10 \text{ mA}$	2.6	3.1		V
٧ОН	riigii-level output voltage	R	$V_{IL} = 0.85 V$	I <sub>OH</sub> -2 mA	2.6	3.1		ľ
VOL	Low-level output voltage	В	$V_{IH} = 2 V$ ,	I <sub>OL</sub> = 40 mA			0.5	V
VOL	Low-level output voltage	R	V <sub>IH</sub> = 2 V,	$V_{IL} = 0.85 \text{ V}, I_{OL} = 16 \text{ mA}$			0.5	1 "
loz	Off-state (high-impedance	B,R	DE at 0.85 V	RE at 2 V, $V_0 = 2.6 \text{ V}$			100	μА
102	state) output current	R	RE at 2 V,	$V_O = 0.5 V$			- 100	μΑ.
ΊΗ	High-level input current	D,DE,RE	V <sub>I</sub> = 5.25 V				25	μА
ΙΙL	Low-level input current	B,D,DE,RE	V <sub>1</sub> = 0.4 V				- 200	μΑ
loo	Short-circuit output current <sup>‡</sup>	В	V <sub>CC</sub> = 5.25 V		- 50		- 150	mA
los	Short-circuit output current	R	VCC = 5.25 V		- 30		- 75	IIIA
Icc	Supply current		$V_{CC} = 5.25 V_{c}$	No load			87	mA

 $<sup>^{\</sup>dagger}AII$  typical values are at  $T_{\mbox{\scriptsize A}}$  = 25  $^{o}\mbox{\scriptsize C}$  and  $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}$  = 5 V.

### switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	В	R	C <sub>L</sub> = 30 pF,		8	18	
tPHL	Propagation delay time, high-to-low-level output	1 8   8		See Figure 1		7	10	ns
tPLH	Propagation delay time, low-to-high-level output	D	В	$C_L = 300 pF$ ,		14	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	1 0 181		See Figure 2		12	20	115
tPLZ	Output disable time from low level	RE		$C_L = 30 pF$ ,		9	17	
tPZL	Output enable time to low level	RE R		See Figure 3		15	30	ns
tPLZ	Output disable time from low level	DE	В	$C_L = 300 pF$ ,		20	43	
tpzL	Output enable time to low level	DE	, B	See Figure 4		20	38	ns

Only one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION 2.6 V Vcc TEST POINT ≸ 92 Ω PULSE CIRCUIT (see Note D) В R GENERATOR UNDER (see Note A) DE TEST (see Note B) D (all) C<sub>L</sub> = 30 pF RE 1.3 kΩ (see Note C) OPEN GND **TEST CIRCUIT** – ≤5 ns ≼5 ns 26 V 90% 90% INPUT 10% tpi F tpui ۷он OUTPUT 1.5 V VOL

VOLTAGE WAVEFORMS
FIGURE 1. PROPAGATION DELAY TIMES FROM BUS TO RECEIVER OUTPUT




FIGURE 2. PROPAGATION DELAY TIMES FROM DRIVER INPUT TO BUS

- NOTES: A. The pulse generator in Figures 1 and 2 has the following characteristics: PRR  $\leq$  10 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .
  - B. All inputs and outputs not shown are open.
  - $\text{C. }\text{C}_{\text{L}}$  includes probe and jig capacitance.
  - D. All diodes are 1N916 or 1N3064.



### N8T26 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS




FIGURE 3. RECEIVER ENABLE AND DISABLE TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The pulse generator in Figures 3 and 4 has the following characteristics: PRR  $\leq$  5 MHz, duty cycle = 50%,  $Z_{Out} \approx 50 \, \Omega$ .

- B. All inputs and outputs not shown are open.
- C. C<sub>L</sub> includes probe and jig capacitance.
- D. All diodes are 1N916 or 1N3064.



### SN75061 DRIVER/RECEIVER PAIR WITH SQUELCH

D2959, JANUARY 1987

•	IEEE 802.3 1BASE5 Driver and Receiver	DW, J, OR N	PACKAGE
•	On-Chip Receiver Squelch with Adjustable Threshold	(TOP V	716 VCC
•	Adjustable Squelch Delay	DRO + □2 DRO – □3	15 DATEN
•	Direct TTL-Level Squelch Output	SQDLAJ ☐4	13 DLEN
•	Squelch Circuit Allows for External Noise Filtering	RXI + ☐ 5 RXI − ☐ 6 SQTHAJ ☐ 7	12 RXO 11 SQO 10 SQDLI
•	Two Driver-Enable Options	GND 8	9 SQRXC

- On-Chip Start-of-Idle Detection and Disable
- Driver Guarantees 2.0 Volts Minimum into a 50-0hm Differential Load to Allow for Use with Doubly-Terminated Lines and Multipoint Architectures
- On-Chip Driver Slew-Rate Control for Very Closely Matched Output Rise and Fall Times

	PIN	
NAME	NUMBER	DESCRIPTION
DATEN	. 15	Driver Data Enable. When low, places driver outputs in an active state. When high, the driver outputs are in a high-impedance state if DLEN is also high.
DLEN	13	Driver Delay Enable. When this signal is low and DATEN is high, the driver outputs are active for a period of time set by DRDLAJ after a positive-going transition on DRI. If there is no active data on DRI, the outputs are in a high-impedance state.
DRDLAJ	1 ,	Driver Delay Adjust is a connection for the external R-C combination that determines the duration of the driver output active state after a positive transition on DRI when DLEN is low and DATEN is high.
DRI	14	Driver Data Input
DRO+	2	Noninverting Driver Output
DRO -	3	Inverting Driver Output
GND	8	Ground. Common for all voltages
RXI+	5	Noninverting Receiver Input
RXI -	6	Inverting Receiver Input
RXO	12	Main Receiver Output
SQDLAJ	4	Squelch Delay Adjust is a connection for an external R-C combination that determines the duration of the receiver unsquelch after a negative-going transition on SQDLI.
SQDLI	10	Squelch Delay Input is the input to the one-shot that controls the duration of the receiver unsquelch period. The main receiver output remains unsquelched as long as SQDLI is held high. Timing of the unsquelch period begins on the high-to-low transition of SQDLI.
SQO	11	Squelch Output is high while the receiver is squelched.
SQRXO	9	Squelch Receiver Output is high only when the differential receiver input exceeds the threshold set by SQTHAJ.
SQTHAJ	7	Squelch Receiver Threshold Adjust. The voltage at this input determines the threshold of the squelch receiver in a ratio of -2, SQTHAJ to threshold. If left open, the squelch receiver threshold defaults to -600 mV.
VCC	16	Supply voltage input

# **ADVANCE INFORMATION**

### **FUNCTION TABLES**

DRIVER								
	INPUTS	OUTPUTS						
DRIVER	DATA	OUTDUT :	OUTPUT -					
IN	ENABLE	ENABLE	001101+	001701-				
L	L	Х	L	Н				
Н	L	X	н .	L				
×	Н	Н	Z	Z				
Н	н	L	Нţ	L <sup>†</sup>				
L	Н	L	L‡ .	н‡				

	RI	CEIVE	R§		
	INPL	JTS	OUTPUTS		
CONDITION	IN+	IN-	RECEIVER	SQUELCH	
	114 T		OUT	THRESHOLD	
No active signal	Х	Х	Н	н	
Active signal	L	Н	L	L	
Active signal i	Н	L	н	L	

SLEW CONTROL

SLEW CONTROL DRO+


NONINVERTING DRIVER OUTPUT.

INVERTING

§ Pins 9 and 10 are tied together.

### logic diagram (positive logic)

DRIVER DATA (14)



<sup>&</sup>lt;sup>†</sup> This condition is valid during the time period set by Driver Delay Adjust following a rising transition on Driver In. Following this, if no subsequent positive transition occurs on Driver In, the outputs will go to the high impedance state.

<sup>&</sup>lt;sup>‡</sup> This condition is valid if it occurs within the enable time set by Driver Delay Adjust after a rising transition on Driver In. Otherwise the outputs will be in the high-impedance state.

<sup>¶</sup>An active signal is one that has an amplitude greater than the threshold level set by Squelch Threshold Adjust.

### description

The SN75061 is a single-channel driver/receiver pair designed for use in IEEE 802.3, 1BASE5 applications as well as other general data communications circuits. The SN75061 offers the system designer both a driver and a receiver that are easily configured for use with a variety of controllers and data encoder/decoders.

The receiver features a full analog squelch circuit with an adjustable threshold and a programmable squelch delay. Internal nodes of the squelch circuitry are brought out to external connections to allow for the insertion of noise filtering circuitry of the designer's choice.

As with the receiver, the driver offers the user a variety of implementation options. Driver enabling may be controlled directly by an external logic input, or by use of an on-chip one-shot that is retriggered as long as data is being sent to the driver. The driver will then automatically go to the high-impedance state when end-of-packet occurs. The driver features internal slew-rate control for optimal matching of rise and fall times allowing for reduction of driver-induced jitter.

### receiver

The SN75061 receiver implements full analog squelch functions by integrating both a separate, parallel squelch receiver with an externally programmable threshold, and a programmable one-shot. The output of the squelch receiver and the input to the high-level dc-triggered one-shot are brought out to external connections. These pins can be shorted for direct implementation, or used for the insertion of noise-filtering circuitry of the implementer's design. The receiver one-shot can be effectively bypassed by applying a high logic level to Squelch Delay In. The squelch threshold may be set externally by applying an external voltage set to a level that is -2 times the desired threshold voltage. If Squelch Threshold Adjust is left open, the squelch receiver will default to its internal preset value of -600 millivolts. The receiver also outputs a high logic "squelch" signal when there is no active data present at the receiver inputs. When no data is present on the transmission line, the receiver output assumes a high level. The "unsquelch" duration is set externally with an R-C combination at Squelch Delay Adjust.

### driver

The driver offers the user a variety of implementation options. Driver enabling may be controlled directly by an active-low external logic input on Data Enable, or by use of another on-chip one-shot that retriggers with positive-going transitions on the driver input line. If no positive transition occurs within the pulse duration set by an external R-C combination, the one-shot times out and the driver is automatically put into a high-impedance state. When operating in the delay-enable mode, the 2-bit-time high-level start-of-idle pulse prescribed by IEEE 802.3 1BASE5 causes the one-shot to time out and automatically place the driver outputs in the high-impedance state. This delay time is also adjustable for use in other applications.

The driver implements an output slew-rate control that is internally set for nominally 40 mV/ns. (This is roughly a 100-ns peak-to-peak differential transition time.) The driver outputs are capable of driving a 50-ohm differential load with a guaranteed minimum output level of 2 volts. Short-circuit output current is guaranteed to be greater than 100 milliamperes.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC 7 V
Input voltage (any logic input)
Receiver differential input voltage
Receiver input voltage
Driver output voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 1):
DW or J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 260°C

NOTE 1: For operation above 25 °C free-air temperature, derate the DW and J packages to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Driver high-level input voltage, VIH	2			V
Driver low-level input voltage, V <sub>II</sub>			0.8	٧
Driver high-level output current, IOH			- 150	mA
Driver low-level output current, IOL			150	mA
Receiver common-mode input voltage, V <sub>IC</sub> (see Note 2)	- 2.5		5	V
External timing resistance, Rext	5		260	kΩ
External timing capacitance, Cext	N	o restric	tion	
Operating free-air temperature, TA	0		70	°C

NOTE 2: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage  $V_{IC}$  and threshold levels  $V_{TH}$  and  $V_{TL}$ .

# electrical characteristics over recommended operating free-air and supply voltage range (unless otherwise noted)

### driver

	PARAMETER	TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
.,	Differential-output voltage	$R_L = 50 \Omega$		2	2.4	3.3	v
VOD	Differential-output voltage	$R_L = 115 \Omega$				3.65	· •
A)/	Change in differential-output voltage					50	m∨
ΔV <sub>OD</sub>	for a change in logic input state					50	IIIV
ЧH	High-level input current	V <sub>I</sub> = 2.4 V				20	μΑ
ΊL	Low-level input current	V <sub>I</sub> = 0.5 V				- 35	μΑ
los	Short-circuit output current	V <sub>O</sub> = 0 V or 6 V	, V <sub>I</sub> = 0.8 V or 2.5 V	± 100		±300	mA
10-	Illah laan dan an arang arang arang arang arang arang arang arang arang arang arang arang arang arang arang ar	V <sub>CC</sub> = 5.25 V	V <sub>OC</sub> = 10 V			100	
loz	High-impedance output current	VCC = 5.25 V	V <sub>OC</sub> = 0			-100	μΑ

### receiver

PARAMETER			TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage, squelch de	lay	I <sub>I</sub> = -18 mA				-1.5	٧
VTH	Differential-input high-threshold	voltage	V <sub>O</sub> = 2.7 V, V <sub>IC</sub> = 5 V	$I_0 = -0.4 \text{ mA},$			50	mV
VTL	Differential-input low-threshold voltage (see Note 2)		V <sub>O</sub> = 0.5 V, V <sub>IC</sub> = 5 V	I <sub>O</sub> = 16 mA,	- 50			mV
V <sub>hys</sub>	Hysteresis (VTH - VTL)					50		mV
VIC	Common-mode input voltage						5	V
		RXO	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -400  \mu A$	2.7			
.,	I Park James Landon American	sao	SQDLAJ at 0.8 V		2.7	3.5		<b>v</b>
VOH	High-level output voltage	SQRXO	$V_{CC} = 4.75 \text{ V},$ $V_{ID(RXI)} = -0.7 \text{ V},$	I <sub>OH</sub> = -20 μA, SQDLAJ open	2.7	4.65		
	Low-level output voltage	RXO		I <sub>OL</sub> = 8 mA			0.45	v
			V <sub>CC</sub> = 4.75 V, SQDLAJ at 2 V	IOL = 16 mA			0.5	
VOL		soo		I <sub>OL</sub> = 8 mA		0.35	0.5	
		SQRXO	$V_{CC} = 4.75 \text{ V},$	IOL = 8 mA			0.45	
			$V_{ID(RXI)} = 50 \text{ mV}$	I <sub>OL</sub> = 16 mA			0.5	
ΉΗ	High-level input current	CODII	V <sub>I</sub> = 2.4 V				20	μΑ
IIL	Low-level input current	SQDLI	V <sub>I</sub> = 0.5 V				- 35	μΑ
		RXO			- 15		-85	mA
los	Short-circuit output current	SQO	$V_{CC} = 5.25 V$ ,	v0 = 0	- 15		-100	
	SQR		V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 0	-0.8	-1	-1.2	
rı	Input resistance					10		kΩ
	Squelch preset threshold voltage Ratio of Squelch Threshold Adjust input voltage to actual squelch threshold voltage				-570	- 600	-630	mV
			SQTHAJ at 200 mV	to 4 V	-1.9		- 2.1	

### driver and receiver

ICC Supply current	V <sub>CC</sub> = 5.25 V, No loads	Driver outputs disabled,	70	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

NOTE 2: The algebraic convention, in which the less-positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage V<sub>IC</sub> and threshold levels V<sub>TH</sub> and V<sub>TL</sub>.



## switching characteristics, VCC = 5 V, TA = 25°C

#### driver

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Differential-output slew rate	$V_0 = -2 \text{ V to 2 V},$ $R_1 = 100 \Omega \text{ (differential)}, See Figure 1$	28	40	52	mV/ns
tDD	Differential-output delay time (tDD+ and tDD-)	$C_1 = 15 \text{ pF},$ $R_1 = 100 \Omega \text{ (differential)}, See Figure 2$		128	140	ns
t <sub>DD+</sub> -t <sub>DD-</sub>	Differential-output delay time difference	$R_1 = 100 \Omega$ (differential), See Figure 2			5	ns
tPHZ tPLZ	Disable time from DATEN	,			220 250	ns ns
tPZH	Enable time from DATEN	See Figures 3, 4, and 5			220	ns
tPZL	Ellable time from DATEN				290	ns
tPZH	Enable time from DLEN				250	ns
t <sub>w(en)</sub>	Enable duration time (with DLEN low)	$C_{ext}$ = 100 pF, $R_{ext}$ = 62 k $\Omega$ , See Figure 6	. 2	2.5	3	μs

#### receiver

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>en(RX)</sub>	Receiver enable time	Squelch off,	See Figure 7		56		ns
tPLH	Propagation delay time, low-to-high-level output	Squelch off,	See Figure 8		20	35	ns
tPHL	Propagation delay time, high-to-low-level output	Squelch off,	See Figure 8		22	35	ns
		C <sub>ext</sub> = 50 pF, See Figure 9	$R_{ext} = 51 k\Omega$ ,	1	1.2	1.45	μs
<sup>t</sup> unsq	Unsquelch duration time	C <sub>ext</sub> = 0, See Figure 9	$R_{ext} = 6.8 k\Omega$			180	ns

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DRIVER SLEW RATE MEASUREMENTS


NOTE A: The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, Duty Cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>out</sub> = 50  $\Omega$ .



TEST CIRCUIT

VOLTAGE WAVEFORMS

#### FIGURE 2. DRIVER DIFFERENTIAL DELAY TIMES




TEST CIRCUIT

**VOLTAGE WAVEFORMS** 

#### FIGURE 3. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, Duty Cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>out</sub> = 50  $\Omega$ .


- B. C<sub>L</sub> includes probe and jig capacitance.
- C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, Duty Cycle  $\leq$  50%,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  7 ns,  $t_{f} \leq$  8 ns,  $t_{f} \leq$  8 ns,  $t_{f} \leq$  9 ns,  $t_{f} \leq$



TEST CIRCUIT

**VOLTAGE WAVEFORMS** 


#### FIGURE 4. DRIVER ENABLE AND DISABLE TIMES



#### FIGURE 5. ENABLE TIMES FROM DELAY ENABLE

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, Duty Cycle  $\leq$  50%,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $z_{out} =$  50  $\Omega$ .

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, Duty Cycle  $\leq$  50%,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm OUT} = 50~\Omega$ .



TEST CIRCUIT




FIGURE 6. ENABLE DURATION TIME WITH DELAY ENABLE LOW




FIGURE 7. RECEIVER ENABLE (UNSQUELCH) TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 500 MHz, Duty Cycle ≤ 50%,  $t_{\text{r}}\,\leq\,6~\text{ns,}~t_{\text{f}}\,\leq\,6~\text{ns,}~Z_{\text{out}}\,=\,50~\Omega.$ 

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  200 kHz, Duty Cycle  $\leq$  50%,  $t_r \leq$  6 ns,  $t_f \le 6 \text{ ns}, Z_{OUT} = 50 \Omega.$





FIGURE 8. RECEIVER PROPAGATION DELAY TIMES



#### FIGURE 9. UNSQUELCH DURATION TIME

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, Duty Cycle  $\leq$  50%,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{out} =$  50  $\Omega$ .

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  100 kHz, Duty Cycle  $\leq$  50%,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{Out} =$  50  $\Omega$ .

## SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS


D2304, JANUARY 1977-REVISED OCTOBER 1986

- High Speed
- Standard Supply Voltage
- Dual Channels
- High Common-Mode Rejection Ratio
- High Input Impedance
- High Input Sensitivity
- Differential Input Common-Mode Range of +3 V
- Strobe Inputs for Receiver Selection
- Gate Inputs for Logic Versatility
- TTL Drive Capability
- High DC Noise Margin
- '107A and '107B Have Totem-Pole Outputs
- '108A and '108B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input for Power-Off Condition


## description

These circuits are TTL-compatible high-speed line receivers. Each is a monolithic dual circuit featuring two independent channels. They are designed for general use as well as such specific applications as data comparators and balanced, unbalanced, and party-line transmission systems. These devices are unilaterally interchangeable with and are replacements for the SN55107, SN55108, SN75107, and SN75108, but offer diode-clamped strobe inputs to simplify circuit design.

SN55107A, SN55107B, SN55108A SN55108B . . . J PACKAGE SN75107A, SN75107B, SN75108A SN75108B . . . D, J, OR N PACKAGE (TOP VIEW)




SN55107A, SN55107B, SN55108A, SN55108B . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

The essential difference between the "A" and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple VCC + power supplies and may be operated with some of the VCC + supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:





This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.


The SN55107A, SN55107B, SN55108A, and SN55108B are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125 $\,^{\circ}$ C. The SN75107A, SN75107B, SN75108A, and SN75108B are characterized for operation from 0 $\,^{\circ}$ C to 70 $\,^{\circ}$ C.



4


## SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS

logic symbols†



 $^\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

## logic diagram (positive logic)




**FUNCTION TABLE** 

DIFFERENTIAL INPUTS	STR	OBES	OUTPUT
A-B	G S		1 Y
V <sub>ID</sub> ≥ 25 mV	Х	Х	н
	Х	L	Н
$-25 \text{ mV} < V_{\text{ID}} < 25 \text{ mV}$	L	Х	н
	Н	Н	Indeterminate
	X	L	Н
$V_{ID} \leq -25 \text{ mV}$	L	X	Н
	Н	Н	L

H = high level, L = low level, X = irrelevant



### schematic (each receiver)



 $^{\dagger}R$  = 1 k $\Omega$  for '107A and '107B, 750  $\Omega$  for '108A and '108B.

- NOTES: 1. Resistor values shown are nominal.
  - Components shown with dashed lines in the output circuitry are applicable to the '107A and '107B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '107A and '108A.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC + (see Note 3)	7 V
Supply voltage, VCC	~7 V
Differential input voltage (see Note 4)	±6 V
Common-mode input voltage (see Note 5)	±5 V
Strobe input voltage	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 6):	
D package	950 mW
FK package	1375 mW
J package	1025 mW
N package	1150 mW
Operating free-air temperature range: Series 55	-55°C to 125°C
Series 75	0°C to 70°C
Storage temperature range	
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C

- NOTES: 3. All voltage values, except differential voltages, are with respect to network ground terminal.
  - 4. Differential voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
  - 5. Common-mode input voltage is the average of the voltages at the A and B inputs.
  - For operation above 25 °C free-air temperature, derate linearly at the following rates: 7.6 mW/ °C for the D package, 11.0 mW/ °C for the FK package, 8.2 mW/ °C for the J package, and 9.2 mW/ °C for the N package.

## SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS


#### recommended operating conditions (see Note 7)

	SN55107A, SN55107B SN55108A, SN55108B		SN75107A, SN75107B SN75108A, SN75108B			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC+</sub>	4.5	5	5.5	4.75	5	5.25	٧
Supply voltage, V <sub>CC</sub> _	-4.5	- 5	-5.5	-4.75	- 5	-5.25	٧
High-level input voltage between differential inputs, V <sub>IDH</sub> (see Note 8)	0.025		- 5	0.025		5	٧
Low-level input voltage between differential inputs, VIDL (see Note 8)	-5 <sup>†</sup>		-0.025	-5 <sup>†</sup>		- 0.025	٧
Common-mode input voltage, VIC (see Notes 8 and 9)	-3 <sup>†</sup>		3	-3 <sup>†</sup>		3	V
Input voltage, any differential input to ground (see Note 8)	-5†		3	-5 <sup>†</sup>		3	٧
High-level input voltage at strobe inputs, VIH(S)	2		5.5	2		5.5	٧
Low-level input voltage at strobe inputs, V <sub>IL(S)</sub>	0		0.8	0		0.8	٧
Low-level output current, IOL			- 16			-16	mA
Operating free-air temperature, T <sub>A</sub>	- 55		125	0		70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for input voltage levels only.

- NOTES: 7. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.
  - 8. The recommended combinations of input voltages fall within the shaded area of the figure shown.
  - 9. The common-mode voltage may be as low as -4 V provided that the more positive of the two inputs is not more negative than -3 V.

## RECOMMENDED COMBINATIONS OF INPUT VOLTAGES



## SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS

## electrical characteristics over recommended free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS <sup>†</sup>			, '107B P <sup>‡</sup> MAX	'108A, '1		UNIT	
ЧН	High-level A input current B	V <sub>CC±</sub> = MAX	$V_{ID} = 5 V$ $V_{ID} = -5 V$		30 75 30 75	30	75 75	μΑ
IIL.	Low-level A input current B	V <sub>CC±</sub> = MAX	$V_{ID} = -5 V$ $V_{ID} = 5 V$		- 10 - 10		- 10 - 10	μΑ
ΊΗ	High-level input current into 1G or 2G	$V_{CC\pm} = MAX$ , $V_{IH(S)} = 2.4 V$ $V_{CC\pm} = MAX$ , $V_{IH(S)} = MAX$			40 1		40 1	μA mA
IIL	Low-level input current into 1G or 2G	$V_{CC\pm} = MAX$ , $V_{IL(S)} = 0.4 V$			-1.6		- 1.6	mA
ίιн	High-level input current into S	$V_{CC\pm} = MAX$ , $V_{IH(S)} = 2.4 V$ $V_{CC\pm} = MAX$ , $V_{IH(S)} = MAX$			80 2		80	μA mA
liL.	Low-level input current into S	$V_{CC\pm} = MAX$ , $V_{IL(S)} = 0.4 V$	-		-3.2		-3.2	mA
Voн	High-level output voltage	$V_{CC\pm} = MIN$ , $V_{IL(S)} = 0.8 \text{ V}$ $I_{OH} = -400 \mu A$ , $V_{IC} = -3 \text{ V}$ to		2.4				٧
VOL	Low-level output voltage	$V_{CC\pm} = MIN$ , $V_{IH(S)} = 2 V$ , $I_{OL} = 16 \text{ mA}$ , $V_{IC} = -3 V \text{ to}$			0.4		0.4	٧
ЮН	High-level output current	$V_{CC\pm} = MIN$ , $V_{OH} = MAX V$	CC+				250	μΑ
los	Short-circuit output current <sup>§</sup>	V <sub>CC±</sub> = MAX		-18	- 70			mA
Іссн+	Supply current from V <sub>CC+</sub> , outputs high	$V_{CC\pm} = MAX$ , $T_A = 25$ °C			18 30	18	30	mA
ł	Supply current form V <sub>CC</sub> , outputs high	V <sub>CC±</sub> = MAX, T <sub>A</sub> = 25°C		- 8	3.4 – 15	-8.4	15	mA

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


## switching characteristics, $V_{CC\pm} = \pm 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ , see Figure 1

PARAMETER		TEST CONDITIONS	'107A, '107B MIN TYP MAX		'108A, '108B				
		TEST CONDITIONS			MAX	MIN	TYP	MAX	UNIT
*	Propagation delay time, low-to-high-level	$R_L = 390 \Omega,  C_L = 50  pF$		17	25				
tPLH(D)	output, from differential inputs A and B	$R_L = 390 \Omega,  C_L = 15  pF$					19	25	ns
	Propagation delay time, high-to-low-level	$R_L = 390 \Omega$ , $C_L = 50 pF$		17	25				
tPHL(D)	output, from differential inputs A and B	$R_L = 390 \Omega$ , $C_L = 15 pF$					19	25	ns
	Propagation delay time, low-to-high-level	$R_L = 390 \Omega,  C_L = 50  pF$		10	15				ns
tPLH(S)	output, from strobe input G or S	$R_L = 390 \Omega$ , $C_L = 15  pF$					13	20	115
	Propagation delay time, high-to-low-level	$R_L = 390 \Omega,  C_L = 50  pF$		8	15				
tPHL(S)	output, from strobe input G or S	$R_L = 390 \Omega,  C_L = 15  pF$					13	20	ns
		I	í			ı			I

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time.

#### PARAMETER MEASUREMENT INFORMATION Vcc-DIFFERENTIAL INPUT OUTPUT 107A, '107B 1A I PULSE 1B **50** Ω GENERATOR 50 pF $V_{ref}$ (See Note A) (See Note C) 100 mV (See Note D) 2R **390** Ω 1G 2G Vcc+ **390** Ω OUTPUT 108A, 108B 15 pF STROBE 50.0 (See Note C) INPUT (See Note B) **PULSE** GENERATOR (See Note A)



**TEST CIRCUIT** 

FIGURE 1. PROPAGATION DELAY TIMES

- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_f = 10 \pm 5 \text{ ns}$ ,  $t_{pd1} = 500 \text{ ns}$ , PRR  $\leq 1 \text{ MHz}$ ,  $t_{pd2} = 1 \mu \text{s}$ , PRR  $\leq 500 \text{ kHz}$ .
  - B. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N916.



#### TYPICAL CHARACTERISTICS<sup>†</sup>







FIGURE 2





<sup>†</sup> Values below 0°C and above 70°C apply to SN55 Series only.

HIGH-LEVEL INPUT CURRENT INTO 1A or 2A




TA-Free-Air Temperature-°C

#### FIGURE 3

'107A, '107B PROPAGATION DELAY TIME (DIFFERENTIAL INPUTS)

## FREE-AIR TEMPERATURE



 $T_A$  – Free-Air Temperature –  ${}^{\circ}C$ 

FIGURE 5



#### TYPICAL CHARACTERISTICS<sup>†</sup>

'108A, '108B
PROPAGATION DELAY TIME, LOW-TO-HIGH LEVEL
(DIFFERENTIAL INPUTS)






FIGURE 6
'107A, '107B
PROPAGATION DELAY TIME (STROBE INPUTS)



<sup>&</sup>lt;sup>†</sup> Values below 0°C and above 70°C apply to SN55 Series only.

#### '108A, '108B ELAY TIME, HIGH-TO-LOW II


PROPAGATION DELAY TIME, HIGH-TO-LOW LEVEL (DIFFERENTIAL INPUTS)



T<sub>A</sub> – Free-Air Temperature – °C FIGURE 7

# '108A, '108B PROPAGATION DELAY TIME (STROBE INPUTS)

#### FREE AIR TEMPERATURE



TA—Free-Air Temperature— °C
FIGURE 9



#### basic balanced-line transmission system

The '107A, '107B, '108A, and '108B dual line circuits are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver-output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Crosstalk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately (30 + 1.3 L) nanoseconds, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:

$$VDIFF \approx 1/2IO(on) \cdot RT.$$

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line-termination resistors (R<sub>T</sub>) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:




FIGURE 10

#### data-bus or party-line system

The strobe feature of the receivers and the inhibit feature of the drivers allow these dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time-multiplexed on the transmission line. The device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.






FIGURE 11

## unbalanced or single-line systems

These dual line circuits may also be used in unbalanced or single-line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environmental noise is not severe.

The receiver threshold level is established by applying a dc reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of -3 volts to 3 volts. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

A single-ended output from a driver may be used in single-line systems. Coaxial or shielded line is preferred for minimum noise and crosstalk problems. For large signal swings, the high output current (typically 27 mA) of the SN75112 is recommended. Drivers may be paralleled for higher current. When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.





FIGURE 12

## SN55107A, SN55107B, SN55108A, SN55108B SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS

#### TYPICAL APPLICATION DATA

#### '108A, '108B dot-AND output connections

The '108A, '108B line receivers feature an opencollector-output circuit that can be connected in the dot-AND logic configuration with other similar open-collector outputs. This allows a level of logic to be implemented without additional logic delay.



#### increasing common-mode input voltage range of receiver

The common-mode voltage range or CMVR is defined as the range of voltage applied simultaneously to both input terminals that if exceeded does not allow normal operation of the receiver.

The recommended operating CMVR is  $\pm 3$  volts, making it useful in all but the noisiest environments. In extremely noisy environments, common-mode voltage can easily reach  $\pm 10$  V to  $\pm 15$  V if some precautions are not taken to reduce ground and power supply noise, as well as crosstalk problems. When the receiver must operate in such conditions, input attenuators should be used to decrease the system common-mode noise to a tolerable level at the receiver inputs. Differential noise is also reduced by the same ratio.

These attenuators have been intentionally omitted from the receiver input terminals so the designer may select resistors that will be compatible with his particular application or environment. Furthermore, the use of attenuators adversely affects the input sensitivity, the propagation delay time, the power dissipation, and in some cases (depending on the selected resistor values) the input impedance, therefore reducing the versatility of the receiver.

The ability of the receiver to operate with approximately  $\pm 15$  volts common-mode voltage at the inputs has been checked using the circuit shown in Figure 14. The resistors R1 and R2 provide a voltage divider network. Dividers with three different values presenting a 5-to-1 attenuation were used so as to operate the differential inputs at approximately  $\pm 3$  volts common-mode voltage. Careful matching of the two attenuators is needed so as to balance the overdrive at the input stage. The resistors used are shown in Table A.

TABLE A

Attenuator 1:	$R1 = 2 k\Omega$ , $R2 = 0.5 k\Omega$
Attenuator 2:	$R1 = 6 k\Omega$ , $R2 = 1.5 k\Omega$
Attenuator 3:	$R1 = 12 k\Omega$ , $R2 = 3 k\Omega$

Table B shows some of the typical switching results obtained under such conditions.

TABLE B. TYPICAL PROPAGATION DELAYS FOR RECEIVER WITH ATTENUATOR TEST CIRCUIT SHOWN IN FIGURE 14

DEVICE	PARAMETERS	INPUT ATTENUATOR	TYPICAL (ns)
-		1	20
	tPLH	2	32
′107A, ′107B	-	3	42
		1	22
	tPHL	2	31
		3	33
		1	36
	tPLH	2	47
/100A /100B		3	57
′108A, ′108B		1	29
	t <sub>PHL</sub>	2	38
		3	41






FIGURE 14. COMMON-MODE CIRCUIT FOR TESTING INPUT ATTENUATORS, WITH RESULTS SHOWN IN TABLE B

Two methods of terminating a transmission line to reduce reflections are:





FIGURE 15

The first method uses the resistors as the attenuation network and line termination. The second method uses two additional resistors for the line terminations.

For party-line operation, method 2 should be used as follows:



To minimize the loading, the values of R1 and R2 should be fairly large. Examples of possible values are shown in Table A.

#### furnace control using the SN75108A

The furnace control circuit in Figure 17 is an example of the possible use of the SN55107A Series in areas other than what would normally be considered electronic systems. Basically the operation of this control is as follows. When the room temperature is below the desired level, the resistance of the room temperature sensor is high and channel 1 noninverting input is below (less positive than) the reference level set on the input differential amplifier. This situation causes a low output, operating the "heat on" relay and turning on the heat. The channel 2 noninverting input is below the reference level when the bonnet temperature of the furnace reaches the desired level. This causes a low output, thus operating the blower relay. Normally the furnace is shut down when the room temperature reaches the desired level and the channel 1 output goes high, turning the heat off. The blower remains on as long as the bonnet temperature is high, even after the "heat on" relay is off. There is also a safety switch in the bonnet that shuts the furnace down if the temperature there exceeds desired limitations. The types of temperature-sensing devices and bias-resistor values used are determined by the particular operating conditions encountered.




FIGURE 17. FURNACE CONTROL USING SN75108A



#### repeaters for long lines

In some cases, the driven line may be so long that the noise level on the line reaches the common-mode limits or the attenuation becomes too large and results in poor reception. In such a case, a simple application of a receiver and a driver as repeaters [shown in Figure 18(a)] restores the signal level and allows an adequate signal level at the receiving end. If multichannel operation is desired, then proper gating for each channel must be sent through the repeater station using another repeater set as in Figure 18(b).




FIGURE 18. RECEIVER-DRIVER REPEATERS

## receiver as dual differential comparator

There are many applications for differential comparators, such as voltage comparison, threshold detection, controlled Schmitt triggering, and pulse width control.

As a differential comparator, a '107A or '108A may be connected so as to compare the noninverting input terminal with the inverting input as shown in Figure 19. Thus the output will be high or low resulting from the A input being greater or less than the reference. The strobe inputs allow additional control over the circuit so that either output or both may be inhibited.





FIGURE 19. SN55107A SERIES RECEIVER AS A DUAL DIFFERENTIAL COMPARATOR

#### window detector

The window detector circuit in Figure 20 has a large number of applications in test equipment and in determining upper limits, lower limits, or both at the same time — such as detecting whether a voltage or signal has exceeded its limits or "window". Illumination of the upper-limit (lower-limit) indicator shows that the input voltage is above (below) the selected upper (lower) limit. A mode selector is provided for selecting the desired test. For window detecting, the "upper and lower limits" test position is used.



#### MODE SELECTOR LEGEND

POSITION	CONDITION
1	OFF
2	TEST FOR UPPER LIMIT
3	TEST FOR LOWER LIMIT
4	TEST FOR UPPER AND LOWER LIMITS

FIGURE 20. WINDOW DETECTOR USING SN75108A

#### temperature controller with zero-voltage switching

The circuit in Figure 21 switches an electric resistive heater on or off by providing negative-going pulses to the gate of a triac during the time interval when the line voltage is passing through zero. The pulse generator is the 2N5447 and four diodes. This portion of the circuit provides negative-going pulses during the short time (approximately  $100~\mu s$ ) when the line voltage is near zero. These pulses are fed to the inverting input of one channel of the '108A. If the room temperature is below the desired level, the resistance of the thermistor is high and the noninverting input of channel 2 is above the reference level determined by the thermostat setting. This provides a high-level output from channel 2. This output is AND'ed with the positive-going pulses from the output of channel 1, which are reinverted in the 2N5449.




FIGURE 21. ZERO-VOLTAGE SWITCHING TEMPERATURE CONTROLLER

## SN55109A, SN55110A, SN75109A, SN75110A, SN75112 DUAL LINE DRIVERS

D2106, DECEMBER 1975-REVISED SEPTEMBER 1986


- Improved Stability over Supply Voltage and Temperature Ranges
- Constant-Current Outputs
- High Speed
- Standard Supply Voltages
- High Output Impedance
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- TTL Input Compatibility
- Inhibitor Available for Driver Selection

-55°C to 125°C J or FK PACKAGE	0°C to 70°C J or N PACKAGE	OUTPUT FUNCTION
SN55109A	SN75109A	6-mA Current Switch
SN55110A	SN75110A	12-mA Current Switch
	SN75112	27-mA Current Switch

#### description

The SN55109A, SN55110A, SN75109A, SN751109A, SN75110A, and SN75112 have improved output current regulation with supply voltage and temperature variations. In addition, the higher current of the SN75112 (27 mA) allows data to be transmitted over longer lines. These drivers offer optimum performance when used with the SN55107A, SN55108A, SN75107A, and SN75108A line receivers.

## logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IED Publication 617-12.

SN55109A, SN55110A, . . . . J PACKAGE SN75109A, SN75110A, SN75112 . . .

D, J, OR N PACKAGE (TOP VIEW)


1A 🗌	1 U	14	Vcc+
1B 🗌	2	13	1Y
1C 🗌	3	12	1Z
2C 🗌	4	11	Vcc-
2A 🗌	5	10	D
2B 🗌	6	9	2Z
GND □	7	8	2Y

SN55109A, SN55110A . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.



## SN55109A, SN55110A SN75109A, SN75110A, SN75112 DUAL LINE DRIVERS

#### description (continued)

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the three drivers is in the output current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by low logic levels on the enable inputs. The output current is nominally 6 milliamperes for the '109A, 12 milliamperes for the '110A, and 27 milliamperes for the SN75112.

The enable/inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor (enable D), common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode, IO(off), is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high—the output impedance of a transistor biased to cutoff.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing common-mode voltage on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2.0 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These test guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

The SN55109A and SN55110A are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125  $^{\circ}$ C. The SN75109A, SN75110A, and SN75112 are characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.

#### FUNCTION TARIE (FACH DRIVER)


	LOGIC INPUTS		ENABLE INPUTS		UTS <sup>†</sup>
Α	В	С	D	Y	Z
X	X	L	Х	OFF	OFF
X	×	х	L	OFF	OFF
L	Х	н	н	ON	OFF
X	L	Н	Н	ON	OFF
Н	Н	н	Н	OFF	ON

H = high level, L = low level, X = irrelevant



<sup>&</sup>lt;sup>†</sup> When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.

## schematic (each driver)



Pin numbers shown are for D, J, and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

			SN55109A SN55110A	SN75109A SN75110A	SN75112	UNIT	
V <sub>CC+</sub> Supply voltage (see Note 1)			7 .	7	7	V	
V <sub>CC</sub> Supply voltage			-7	-7	- 7	V	
V <sub>I</sub> Input voltage			5.5	5.5	5.5	V	
Output voltage range			-5 to 12	-5 to 12	-5 to 12	V	
	D package			950			
Continuous total dissipation at (or below)	K package		1375			\^/	
25 °C free-air temperature (see Note 2)	J package		1375	1025	1025	mW	
	N package			1150	1150		
Operating free-air temperature range			-55 to 125	0 to 70	0 to 70	°C	
Storage temperature range			-65 to 150	-65 to 150	-65 to 150	°C	
Case temperature for 60 seconds: FK page	260			°C			
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package			300	300	300	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds				260	260	°C	
Lead temperature 1,0 mm (1/10 mcn) from	ii case for to seconds	N package		260	260		

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to Dissipation Derating Table. In the J package, SN55109A and SN55110A chips are alloy mounted, and SN75109A and SN75110A chips are glass mounted.

#### DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
D	950 mW	7.6 mW/°C	25 °C
FK	1375 mW	11.0 mW/°C	25°C
J (Alloy-mounted chip)	. 1375 mW	11.0 mW/°C	25°C
J (Glass-mounted chip)	1025 mW	8.2 mW/°C	25°C
N	1150 mW	9.2 mW/°C	25 °C

## recommended operating conditions (see Note 3)

		i	SN55109A, SN55110A		SN75109A, SN75110A SN75112			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V <sub>CC+</sub>	T <sub>A</sub> ≥ 0°C	4.5	5	5.5	4.75	5	5.25	
Johbi A ourage A CC +	T <sub>A</sub> < 0°C	4.75	5	5.5				]
C	T <sub>A</sub> ≥ 0°C	-4.5	- 5	5.5	- 4.75	- 5	- 5.25	J
Supply voltage V <sub>CC</sub> -	T <sub>A</sub> < 0°C	-4.75	- 5	- 5.5				] *
Positive common-mode output voltage		0		10	0		10	V
Negative common-mode output voltage		0		- 3	0		- 3	V
High-level input voltage, V <sub>IH</sub>		2			2			V
Low-level input voltage, V <sub>IL</sub>				0.8			0.8	V
Operating free-air temperature, TA		- 55		125	0		70	°C

NOTE 3: When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS <sup>†</sup>		SN55109A, SN75109A		SN55110A, SN75110A		SN75112			UNIT		
		!	l		MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK	Input clamp voltage		V <sub>CC±</sub> = MIN, I	I <sub>1</sub> = -12 mA		-0.9	-1.5		-0.9	- 1.5		-0.9	-1.5	V
Lea	On state subjut surrent		V <sub>CC±</sub> = MAX, \	V <sub>O</sub> = 10 V		6	7		12	15		27	36	mA
IO(on) On-state output current		F	V <sub>CC±</sub> = MIN, \	$V_{O} = -3 V$	3.5	6		6.5	12		18	27		mA
IO(off)	Off-state output current	T	V <sub>CC±</sub> ≈ MIN, \	V <sub>O</sub> = 10 V			100			100			100	μΑ
	Input current at maximum	A, B, or C inputs	V MAY	V <sub>CC+</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1			1	mA
14	input voltage	D input	VCC ± = IVIAA,	vi = 5.5 v			2			2			2	
	111 to level in not occurrent	A, B, or C inputs	VCC+ = MAX, \	2.4.7			40			40			40	μА
ЧH	High-level input current	D input	VCC± = IVIAA,	VI = 2.4 V			80			80			80	μΑ
		A, B, or C inputs	Tue May	· 04V			- 3			- 3			- 3	mA
IIL	Low-level input current	D input	V <sub>CC±</sub> = MAX, \	VI = 0.4 V			6			- 6			- 6	IIIA .
		V <sub>CC±</sub> = MAX, A and B inputs at (	0.4 V.		18	30		23	35		25	40	mA	
		with driver enabled	C and D inputs at 2			- 18	- 30		34	50		- 65	- 100	
ICC + (off)	Supply current from V <sub>CC+</sub>	with driver inhibited	V <sub>CC±</sub> = MAX,			18			21			30		mA
ICC - (off)	Supply current from V <sub>CC</sub> -	with driver inhibited	A, B, C, and D inpu	uts at 0.4 V		-10			-17			32		III/A


 $^{\dagger}For$  conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.  $^{\ddagger}AII$  typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25 °C.

## switching characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A or B	Y or Z	C <sub>L</sub> = 40 pF,		9	15	ns
t <sub>PHL</sub>	A 01 B	1012	$R_L = 50 \Omega$ ,		9	15	ns
tрLH	C or D	Y or Z	See Figure 1		16	25	ns
t <sub>PHL</sub>	COID	1012	See Figure 1		13	25	ns

<sup>†</sup>tpl H = Propagation delay time, low-to-high-level output.

#### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generators have the following characteristics:  $Z_{Out} = 50 \Omega$ ,  $t_r = t_f = 10 \pm 5$  ns,  $t_{W1} = 500$  ns, PRR  $\leq 1$  MHz,  $t_{W2} = 1 \mu s$ , PRR  $\leq 500$  kHz.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. For simplicity, only one channel and the enable connections are shown.

FIGURE 1. PROPAGATION DELAY TIMES



tpHL = Propagation delay time, high-to-low-level output.

#### TYPICAL CHARACTERISTICS

ON-STATE OUTPUT CURRENT NEGATIVE SUPPLY VOLTAGE




FIGURE 2




FIGURE 3





FIGURE 4

#### special pulse-control circuit

Figure 5 shows a circuit that may be used as a pulse generator output or in many other testing applications.






FIGURE 5. PULSE CONTROL CIRCUIT

## SN75111 QUADRUPLE LINE DRIVER WITH COMMON ENABLE

D3000, FEBRUARY 1986

- Similar to a Dual Version of SN75109A Line
- Improved Stability Over Supply Voltage and **Temperature Ranges**
- **Constant-Current Outputs**
- **High Output Impedance**
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- Glitch-Free Power-Up/Power-Down Operation
- TTL Input Compatibility
- Common Enable Circuit

#### description

The SN75111 features four line drivers with a common enable input. When the enable input is high, a constant output current is switched between each pair of output terminals in response to the logic level at that channel's input. When the enable is low, all channel outputs are nonconductive (transistors biased to cutoff). This minimizes loading in party-line systems where a large number of drivers share the same line.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing commonmode voltages on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

The SN75111 is characterized for operation from 0°C to 70°C.

#### D, J, OR N **DUAL-IN-LINE PACKAGE** (TOP VIEW) 1A [1 U16 VCC+ 1Y 🛛 2 15 4A 1Z 🛚 3 14 AY 2Z 🛮 4 13 4Z 12 3Z 2У П 5 11 3Y ENABLE 06 10 3A 2A 🛛 7 GND □8


#### **FUNCTION TABLE**

9 DVCC−

LOGIC	ENABLE	OUT CURI	
		Z	Υ
н	Н	ON	OFF
L	н	OFF	ON
н	L	OFF	OFF
L	L	OFF	OFF

L = low logic level H = high logic level


## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## logic diagram (positive logic)



## schematics of inputs and outputs



## SN75111 QUADRUPLE LINE DRIVER WITH COMMON ENABLE

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/°C, derate
    the J package to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2
    mW/°C. In the J package the SN75111 is glass mounted.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>		4.75	5	5.25	V
Supply voltage, V <sub>CC</sub> -		-4.75	- 5	-5.25	V
High-level input voltage, VIH		2		5.5	V
Low-level input voltage, VIL		0		0.8	V
Common-mode output voltage range	Vocr+	0		10	V
V <sub>OCR</sub> –		0		-3	V
Operating free-air temperature, TA		0		70	°C

NOTE 3: All unused outputs must be grounded.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5.25 \text{ V}$ , $V_{CC-} = -5.25 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS			MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -12 mA			-0.9	-1.5	V
0		$V_{CC+} = 5.25 V$ ,	$V_{CC-} = -5.25 \text{ V}$	1	5.5	7	
<sup>1</sup> O(on)	On-state output current	$V_{CC+} = 4.75 \text{ V},$	$V_{CC-} = -4.75 \text{ V}$	3.5	5.5		mA
IO(off)	Off-state output current	$V_{CC+} = 4.75 \text{ V},$	$V_{CC-} = -4.75 \text{ V}$			100	μΑ
I III I I I I I I I I I I I I I I I I		V <sub>I</sub> = 2.4 V				40	μΑ
lН	High-level input current	V <sub>1</sub> = 5.25 V				1	mA
I <sub>I</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V				-1.6	mA
1	Summit august from V	A increase at 0.4 V	Enable at 2 V		28	40	T
ICC+ Supply current from V <sub>CC+</sub>		A inputs at 0.4 V	Enable at 0.4 V		27	40	mA
I <sub>CC</sub> Supply current from V <sub>CC</sub> –		A inputs at 0.4 V	Enable at 2 V		-43	- 55	
		A inputs at 0.4 V	Enable at 0.4 V		- 25	- 35	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, and T<sub>A</sub> = 25 °C.




## SN75111 QUADRUPLE LINE DRIVER WITH COMMON ENABLE


switching characteristics,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $R_L = 50 \Omega$ ,  $C_L = 40 \text{ pF}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

PARAMETER		TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	Α	Y or Z			9	15	ns
tpHL Propagation delay time, high-to-low-level output	Α	Y or Z	See Figure 1		7	15	ns
tpLH Propagation delay time, low-to-high-level output	Enable	Y or Z	See Figure 1		14	25	ns
tpHL Propagation delay time, high-to-low-level output	Enable	Y or Z			15	25	ns

#### PARAMETER MEASUREMENT INFORMATION



**TEST CIRCUIT** 



#### **VOLTÁGE WAVEFORMS**

NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_f = t_f = 10 \pm 5$  ns,  $t_{W1} = 200$  ns, PRR  $\leq 1$  MHz,  $t_{W2} = 1 \mu s$ , PRR  $\leq 500 \text{ kHz}$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES



## SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

D1315, SEPTEMBER 1973-REVISED SEPTEMBER 1986

- Choice of Open-Collector, Open-Emitter, or 3-State Outputs
- High-Impedance Output State for Party-Line Applications
- Single-Ended or Differential AND/NAND Outputs
- Single 5-V Supply
- Dual Channel Operation
- Compatible with TTL
- Short-Circuit Protection
- High-Current Outputs
- Common and Individual Output Controls
- Clamp Diodes at Inputs and Outputs
- Easily Adaptable to SN55114 and SN75114 Applications
- Designed for Use with SN55115 and SN75115


#### description

The SN55113 and SN75113 dual differential line drivers with three-state outputs are designed to provide all the features of the SN55114 and SN75114 line drivers with the added feature of driver output controls. Individual controls are provided for each output pair, as well as a common control for both output pairs. If any output is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.


The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins.

The SN55113 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 °C. The SN75113 is characterized for operation over the temperature range of 0 °C to 70 °C.

SN55113 . . . J PACKAGE SN75113 . . . D, J, OR N PACKAGE



SN55113 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### **FUNCTION TABLE**

INF	PUTS	OUTPUTS			
OUTPUT	CONTROL	DATA	AND	NAND	
С	CC	A B <sup>†</sup>	Y	Z	
L	×	хх	Z	Z	
×	L	x x	z	Z	
н	н	LX	L	н	
н	н	ΧL	L	Н	
н	н	нн	н	L	

H = high level, L = low level, X = irrelevant,

Z = high impedance (off)

<sup>†</sup>B input and 4th line of function table are applicable only to driver number 1.




## SN55113, SN75113 **DUAL DIFFERENTIAL LINE DRIVERS**

### logic symbolt

#### 1C (7) EN 1 (9) CC EN 2 2C (10) (4) 1YP & D 1 0 (5) (3) 1YS 1A 1 Δ (1) 1ZP 1 🗸 (6)(2) 1ZS 1B 1 🗘 (12) 2YP 2 🛇 (13) 2YS 2 众 (11)(15) 2 <del>ک</del> 2ZP (1<u>4)</u> 2ZS 2 众


## logic diagram (positive logic)



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

#### schematic



W. . . V<sub>CC</sub> bus

<sup>&</sup>lt;sup>‡</sup>These components common to both drivers. Resistor values shown are nominal and in ohms.



## SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)
Input voltage
Off-state voltage applied to open-collector outputs
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
FK or J package
N package
Operating free-air temperature range: SN55113
SN75113 0°C to 70°C
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C
Case temperature for 60 seconds: FK package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, see Dissipation Derating Curves in Appendix A. In the J and FK packages, SN55113 chips are alloy mounted; SN75113 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

## recommended operating conditions

		SN55113			SN75113		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, VIL			0.8			0.8	V
High-level output current, IOH			-40			- 40	mA
Low-level output current, IOL			40			40	mA
Operating free-air temperature, TA	- 55		125	0		70	°C



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMET	·n		TEST CONDITION	uet	S	N55113		S	N75113		
	PARAMETI	:K	′	TEST CONDITION	vo'	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIK	input clamp v	oltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-0.9	- 1.5		-0.9	-1.5	٧
V	High-level out	nut valtaas	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -10 mA	2.4	3.4		2.4	3.4		V
VOH	riign-level out	put voltage	V <sub>IL</sub> = 0.8 V		IOH = -40 mA	2	3.0		2	3.0		ľ
VOL	Low-level out	out voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,			0.23	0.4		0.23	0.4	V
*UL	2011 16161 041	out voltage	$_{I}V_{IL} = 0.8 V$	$I_{OL} = 40 \text{ mA}$			0.23	0.4		0.23	0.4	L
Vok	Output clamp	voltage	V <sub>CC</sub> = MAX,	$I_0 = -40 \text{ mA}$			-1.1	-1.5		1.1	-1.5	٧
				V <sub>OH</sub> = 12 V	T <sub>A</sub> = 25°C		1	10				
101.50	Off-state oper	n-collector	V <sub>CC</sub> = MAX	VOH - 12 V	T <sub>A</sub> = 125°C			200				μΑ
O(off)	output current	:	VCC - WAX	V <sub>OH</sub> = 5.25 V	T <sub>A</sub> = 25°C					1	10	μΑ
					$T_A = 70$ °C						20	
				$T_A = 25$ °C,	$V_0 = 0$ to $V_{CC}$			± 10			±10	
	Off-state		V <sub>CC</sub> = MAX,		V <sub>0</sub> = 0			~ 150			- 20	
loz	(high-impedan	ce-state)	Output controls	$T_A = MAX$	V <sub>O</sub> = 0.4 V			±80			± 20	μΑ
	output current		at 0.8 V	A - MAX	V <sub>O</sub> = 2.4 V			±80			± 20	1
					V <sub>O</sub> = V <sub>CC</sub>			80			20	1
	Input current	A, B, C						1			1	
l <sub>1</sub>	at maximum input voltage	СС	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				2			2	mA
l	High-level	A, B, C	V <sub>CC</sub> = MAX,					40			40	
ΊΗ	input current	CC	VCC - MAX,	V  - 2.4 V				80			80	μΑ
IIL	Low-level	A, B, C	V <sub>CC</sub> = MAX,	V: - 0.4 V				-1.6			- 1.6	mA
'IL	input current	cc	VCC - WAY,	VI = 0.4 V				-3.2			-3.2	] ""^
los	Short-circuit		V <sub>CC</sub> = MAX,	Vo = 0.	T <sub>Δ</sub> = 25°C	-40	- 90	- 120	-40	- 90	- 120	mA
	output current				,,							L
<sup>1</sup> CC	Supply current		All inputs at 0 V,	No load,	V <sub>CC</sub> = MAX		47	65		47	65	mA
	(both drivers	)	T <sub>A</sub> = 25°C		$V_{CC} = 7 V$		65	85		65	85	''''

<sup>†</sup>All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 30 \text{ pF}$ , $T_A = 25 ^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	SN55113			S	UNIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONI
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	See Figure 1		13	20		13	30	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 1		12	20		12	30	ns
<sup>t</sup> PZH	Output enable time to high level	$R_L = 180 \Omega$ , See Figure 2		7	15		7	20	ns
tPZL	Output enable time to low level	R <sub>L</sub> = 250 Ω, See Figure 3		14	30		14	40	ns
tPHZ	Output disable time from high level	R <sub>L</sub> = 180 Ω, See Figure 2		10	20		10	30	ns
tPLZ	Output disable time from low level	$R_L = 250 \Omega$ , See Figure 3		17	35		17	35	ns

 $<sup>^{\</sup>ddagger}$ All typical values are at T<sub>A</sub> = 25 °C and V<sub>CC</sub> = 5 V, with the exception of I<sub>CC</sub> at 7 V.

<sup>§</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. tpLH and tpHL

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_W = 100 \text{ ns}$ . B.  $C_L$  includes probe and jig capacitance.

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




FIGURE 2. tpzH and tpHZ

NOTES: A. The pulse generator has the following characteristics:  $Z_{OUt} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_W = 100 \text{ ns}$ . B.  $C_L$  includes probe and jig capacitance.

# PULSE GENERATOR (See Note A) 5 V 1 kΩ CL = 30 pF OUTPUT OUTPUT OUTPUT CL = 30 pF (See Note B) OUTPUT

PARAMETER MEASUREMENT INFORMATION

#### TEST CIRCUIT





FIGURE 3. tpzL and tpLZ

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_{W} = 100 \text{ ns}$ . B.  $C_{L}$  includes probe and jig capacitance.

# TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>†</sup>Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

V<sub>I</sub>-Input Voltage (Output Control)-V


FIGURE 7


V<sub>I</sub>-Input Voltage (Output Control)-V


FIGURE 6



# TYPICAL CHARACTERISTICS<sup>†</sup>










FIGURE 11

<sup>†</sup>Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.


SUPPLY CURRENT (BOTH DRIVERS)

## TYPICAL CHARACTERISTICS<sup>†</sup>

20

10 0

0



# FIGURE 12

SUPPLY CURRENT (BOTH DRIVERS)




FIGURE 14





FIGURE 13

3

SUPPLY CURRENT (BOTH DRIVERS)

VCC-Supply Voltage-V


7




Data for temperature below 0°C and above 70°CC and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.




#### TYPICAL CHARACTERISTICS<sup>†</sup>





†Data for temperature below 0 °C and above 70 °CC and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

## TYPICAL APPLICATION DATA



 $^{\dagger}R_{T} = Z_{O}$ . A capacitor may be connected in series with  $R_{T}$  to reduce power dissipation.

**SN75115 RECEIVER** 

FIGURE 18. BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION



# SN55114, SN75114 Dual differential line drivers

D1315, SEPTEMBER 1973-REVISED SEPTEMBER 1986


- Choice of Open-Collector, Open-Emitter, or Totem-Pole Outputs
- Single-Ended or Differential AND/NAND Outputs
- Single 5-V Supply
- Dual Channel Operation
- TTL-Compatible
- Short-Circuit Protection
- High-Current Outputs
- Triple Inputs
- Clamp Diodes at Inputs and Outputs
- Designed for Use with SN55115 and SN75115 Differential Line Receivers
- Designed to be Interchangeable with Fairchild 9614 Line Driver

# description

The SN55114 and SN75114 dual differential line drivers are designed to provide differential output signals with the high-current capability for driving balanced lines, such as twisted pair, at normal line impedances without high power dissipation. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pullup terminals, YP and ZP, available on adjacent package pins. Since the output stages provide TTL-compatible output levels, these devices may also be used as TTL expanders or phase splitters.


The SN55114 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75114 is characterized for operation from 0 °C to 70 °C.

# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/!EEE Std 91-1984 and IEC Publication 617-12.

SN55114 . . . J PACKAGE SN75114 . . . D, J, OR N PACKAGE (TOP VIEW)



SN55114 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

#### **FUNCTION TABLE**

	INPUTS		OUTI	PUTS		
Α	В	С	Υ	Z		
Н	н	Н	Н	L		
ALL OTHER IN	ALL OTHER INPUT COMBINATIONS					

H = high level, L = low level

## logic diagram (positive logic)




Pin numbers shown are for D, J, and N packages.



Copyright © 1985, Texas Instruments Incorporated

# schematic (each driver)



Pin numbers shown are for D, J, and N packages

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55114	SN75114	UNIT
Supply voltage, VCC (see Note 1)		7	7	V
Input voltage		5.5	5.5	V
Off-state voltage applied to open-collector of	outputs	12	12	V
	D package		950	
Continuous total dissipation at (or below)	FK package	1375		mW
25 °C free-air temperature (see Note 2)	J package	1375	1025	mvv
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK pack	age	260		°C
Lead temperature 1,6 mm (1/16 inch) from	case for 60 seconds: J package	300		°C
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds: D or N package		260	°C

NOTES: 1. Voltage values are with respect to network ground terminal.

## recommended operating conditions

	8	N5511	4	S	N7511	4	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	ONL
Supply voltage, V <sub>CC1</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, VIL			0.8			0.8	V
High-level output current, IOH			-40			-40	mA
Low-level output current, IOL			40			40	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

<sup>&</sup>lt;sup>†</sup>These components are common to both drivers. Resistor values shown are nominal and in ohms.

For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the FK and J packages, SN55114 chips are alloy mounted. In the J package, SN75114 chips are glass mounted.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Γ	DADAMETED	-	EST CONDITIO	no†		SN5511	4		N7511	4*	
1	PARAMETER		EST COMPITIO	IND .	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-0.9	-1.5		-0.9	- 1.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN,	$V_{IH} = 2 V$ ,	IOH = -10  mA	2.4	3.4		2.4	3.4		V
VOH	riigir-iever output voitage	$V_{IL} = 0.8 V$ ,		$l_{OH} = -40 \text{ mA}$	2	3.0		2	3.0		
VOL	Low-level output voltage	$V_{CC} = MIN,$				0.2	0.4		0.2	0.45	V
-01			IOL = 40  mA								
Vok	Output clamp voltage		$I_0 = 40 \text{ mA},$			6.1	6.5		6.1	6.5	V
VOK		$V_{CC} = MAX$	$I_0 = -40 \text{ m/s}$	$T_A = 25$ °C		- 1.1	- 1.5		- 1.1	- 1.5	
			V <sub>OH</sub> = 12 V	$T_A = 25 ^{\circ}C$		1	100				
	Off-state open-collector	V MAY					200				
'O(off)	output current	V <sub>CC</sub> = MAX	V- 5 25	$V = \frac{T_A = 123 \text{ C}}{T_A = 25 \text{ °C}}$ $V = \frac{T_A = 70 \text{ °C}}{T_A = 70 \text{ °C}}$					1	100	μΑ
1			VOH = 5.25	T <sub>A</sub> = 70°C						200	
Ŋ	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				. 1			1	mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.4 V$				40			40	μΑ
IIL.	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-1.1	- 1.6		-1.1	-1.6	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0,	$T_A = 25  ^{\circ}C$	- 40	- 90	- 120	- 40	- 90	- 120	mA
1	Supply current	All inputs at C	V, No load,	V <sub>CC</sub> = MAX		37	50		37	50	mA
¹cc	(both drivers)	T <sub>A</sub> ≈ 25°C		$V_{CC} = 7 V$		47	65		47	70	l IIIA


<sup>†</sup> All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		PARAMETER TEST CONDITIONS		SN55114			SN75114			
L	PANAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$C_L = 30 pF$ ,		15	20		15	30	ns	
tPHL	Propagation delay time, high-to-low-level output	See Figure 1		11	20		11	30	ns	

 $<sup>^\</sup>ddagger$  All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V, with the exception of I<sub>CC</sub> at 7 V.  $^\S$  Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 500 \ \Omega$ , PRR  $\leq 500 \ kHz$ ,  $t_W \geq 100 \ ns$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES

TYPICAL CHARACTERISTICS<sup>†</sup>

#### **OUTPUT VOLTAGE OUTPUT VOLTAGE** DATA INPUT VOLTAGE DATA INPUT VOLTAGE 6 No load V<sub>C</sub>C = 5 V TA = 25°C No load 5 5 T<sub>A</sub> = 125°C Vo-Output Voltage-V Vo-Output Voltage-V V<sub>CC</sub> = 5.5 V 4 4 VCC = 5 V V<sub>CC</sub> = 4.5 V 3 3 $T_A = 25^{\circ}C$ TA = -55°C 2 2 1 1 2 0 2 V<sub>1</sub>-Data Input Voltage-V V<sub>I</sub>-Data Input Voltage-V FIGURE 2 FIGURE 3




<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0 °C and above 70 °C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55114 circuits only. These parameters were measured with the active pullup connected to the sink output.

25

T<sub>A</sub>-Free-Air Temperature-°C FIGURE 7

50

#### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>†</sup> Data for temperatures below 0 °C and above 70 °C are applicable to SN55114 circuits only. These parameters were measured with the active pullup connected to the sink output.

125

**-75 -50** 

0.4

\_75 **\_**50

-25

Vol(IOL = 40 mA)

FIGURE 6


25 50 75 100

TA-Free-Air Temperature-°C



100 125

# TYPICAL CHARACTERISTICS†




(BOTH DRIVERS) FREE-AIR TEMPERATURE V<sub>CC</sub> = 5 V Inputs grounded 40 Outputs open ICC-Supply Current-mA 38 36 34 32 30 \_75 **\_**50 25 50 100 125 TA-Free-Air Temperature-°C

SUPPLY CURRENT

FIGURE 9

SUPPLY CURRENT (BOTH DRIVERS)


FREQUENCY



<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0 °C and above 70 °C are applicable to SN55114 circuits only. These parameters were measured with the active pullup connected to the sink output.



# TYPICAL CHARACTERISTICS<sup>†</sup>



 $^{\dagger}$  RT = Z<sub>O</sub>. A capacitor may be connected in series with RT to reduce power dissipation.

FIGURE 11. BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION

# SN55115, SN75115 Dual differential line receivers

D1315, SEPTEMBER 1973-REVISED OCTOBER 1986

- Choice of Open-Collector or Active Pull-Up (Totem-Pole) Outputs
- Single 5-V Supply
- Differential Line Operation
- Dual-Channel Operation
- TTL Compatible
- ± 15 V Common-Mode Input Voltage Range
- Optional-Use Built-In 130-Ω Line-Terminating Resistor
- Individual Frequency Response Controls
- Individual Channel Strobes
- Designed for Use with SN55113, SN75113, SN55114, and SN75114 Drivers
- Designed to be Interchangeable with Fairchild 9615 Line Receivers


#### description

The SN55115 and SN75115 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the differential input voltage. The open-collector output configuration permits the wire-ANDing of similar TTL outputs (such as SN5401/SN7401) or other SN55115/SN75115 line receivers. This permits a level of logic to be implemented without extra delay. The output stages are similar to TTL totem-pole outputs, but with sink outputs, 1YS and 2YS, and the corresponding active pull-up terminals, 1YP and 2YP, available on adjacent package pins. The frequency response and noise immunity may be provided by a single external capacitor. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level.


The SN55115 is characterized for operation over the full military range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN75115 is characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

#### SN55115 . . . J DUAL-IN-LINE PACKAGE SN75115 . . . D, J, OR N PACKAGE (TOP VIEW)

(TOP VIEW)



# SN55115 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### **FUNCTION TABLE**


STROBE	DIFF INPUT	OUTPUT (YP AND YS TIED TOGETHER)
L	X	Н
н	L	н .
н	н	L

 $H = V_I \ge V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max  $L = V_I \le V_{IL}$  max or  $V_{ID}$  more negative than  $V_{TL}$  max X = irrelevant

#### logic symbol† logic diagram (positive logic) (2) 1YP (PULLUP) & D 1A (7) (2) 1YP 1RT (6) 1A ठ 1RT (6) 1RTC (4) (1) 1YS 1STRB (3) 1STRB (3) ٥ 1RTC (4) RESP 2B (11) 2B 1A <sup>(9)</sup> (14) 2YP (9) 1RT (10) 2A (10) 2RT 2RTC (12) (15) 2YS 2STRB (13) 1STRB (13)

# schematic (each receiver)

2RTC (12)



Pin numbers shown are for D, J, and N packages.



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55115	SN75115	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage at A, B, and R <sub>T</sub> inputs		± 25	± 25	V
Input voltage at strobe input		5.5	5.5	V
Off-state voltage applied to open-collector outputs		14	14	V
	D package		950	
Continuous total dissipation at (or below)	FK package	1375		1
25 °C free-air temperature (see Note 2)	J package	1375	1025	mW
	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	s: J package	300		°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	s: D or N package		260	°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the FK and J packages, SN55115 chips are alloy mounted and SN75115 chips are glass mounted. For these devices in the N package, use the 7.0-mW/°C curve.

# recommended operating conditions

	:	SN5511	5		SN7511	5	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level (strobe) input voltage, VIH	2.4			2.4			V
Low-level (strobe) input voltage, VIL			0.4			0.4	V
High-level output current, IOH			-5			- 5	mA
Low-level output current, IOL			15			15	mA
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	†		SN55115			SN75115		UNIT
	FANAMETER	TEST CONDITIONS		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
∨ <sub>TH</sub> §	Differential input high-threshold voltage	$V_0 = 0.4 \text{ V},  I_{OL} = 15 \text{ mA},$	V <sub>IC</sub> = 0			500			500	mV
V <sub>TL</sub> §	Differential input low-threshold voltage	$V_0 = 2.4 \text{ V},  I_{OH} = -5 \text{ mA},$	V <sub>IC</sub> = 0	- 500¶			- 500¶			mV
	Common-mode			+15	+ 24		+15	+ 24		
VICR	input voltage range	$V_{ID} = \pm 1 V$		to	to		to	to		٧
				- 15	- 19		- 15	- 19		
		$V_{CC} = MIN, V_{ID} = -0.5 V,$	T <sub>A</sub> = MIN	2.2			2.4			
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA		2.4	3.4		2.4	3.4		V
			$T_A = MAX$	2.4			2.4			
$v_{OL}$	Low-level output voltage	$V_{CC} = MIN, V_{ID} = 0.5 V,$ $I_{OL} = 15 \text{ mA}$			0.22	0.4		0.22	0.45	٧
		$V_{CC} = MAX$ , $V_1 = 0.4 V$ ,	TA = MIN			-0.9		,.,	-0.9	
կլ	Low-level input current	Other input at 5.5 V.	T <sub>A</sub> = 25°C		-0.5	-0.7		-0.5	-0.7	mA
		Other input at 5.5 v.	$T_A = MAX$			-0.7			-0.7	
I <sub>SH</sub>	High-level strobe current	$V_{CC} = MIN,  V_{ID} = -0.5 \text{ V},$	$T_A = 25  ^{\circ}C$			2			5	μΑ
-311	- Ingiliara an anaba aan an	V <sub>strobe</sub> = 4.5 V	$T_A = MAX$			5			10	μ
ISL	Low-level strobe current	$V_{CC} = MAX$ , $V_{ID} = 0.5 V$ , $V_{strobe} = 0.4 V$	T <sub>A</sub> = 25°C		-1.15	-2.4		-1.15	-2.4	mA
I <sub>(RTC)</sub>	Response-time-control current	$V_{CC} = MAX$ , $V_{ID} = 0.5 V$ , $V_{RC} = 0$	T <sub>A</sub> = 25°C	-1.2	-3.4		-1.2	-3.4		mA
		V <sub>CC</sub> = MIN, V <sub>OH</sub> = 12 V,	T <sub>A</sub> = 25°C			100				
1	Off-state open-collector	V <sub>ID</sub> = -4.5 V	TA = MAX			200				
IO(off)	output current	$V_{CC} = MIN, V_{OH} = 5.25 V,$	T <sub>A</sub> = 25°C						100	μΑ
		V <sub>ID</sub> = -4.75 V	T <sub>A</sub> = MAX						200	
R <sub>T</sub>	Line-terminating resistance	V <sub>CC</sub> = 5 V	T <sub>A</sub> = 25°C	77	130	167	74	130	179	Ω
los	Short-circuit output current	$V_{CC} = MAX$ , $V_{O} = 0$ , $V_{ID} = -0.5 \text{ V}$	T <sub>A</sub> = 25°C	- 15	- 40	- 80	- 14	-40	-100	mA
<sup>I</sup> cc	Supply current (both receivers)	$V_{CC} = MAX$ , $V_{ID} = 0.5 V$ , $V_{IC} = 0$	T <sub>A</sub> = 25°C		32	50		32	50	mA

<sup>†</sup> Unless otherwise noted V<sub>Strobe</sub> = 2.4 V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 30 \text{ pF}$ , $T_A = 25 ^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	SN55115			5	UNIT		
		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONII
tPLH	Propagation delay time, low-to-high-level output	R <sub>L</sub> = 3.9 kΩ, See Figure 1		18	50		18	75	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	R <sub>L</sub> = 390 Ω, See Figure 1		20	50		20	75	ns


 $<sup>^{\</sup>ddagger}$  All typical values are at VCC = 5 V, TA = 25 °C, and VIC = 0.

<sup>§</sup> Differential voltages are at the B input terminal with respect to the A input terminal.

The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

I Only one output should be shorted to ground at a time, and duration of the short-circuit should not exceed one second.


## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ ,  $t_W = 100 \text{ ns}$ , duty cycle = 50%. B.  $C_L$  includes probe and jig capacitance.

## FIGURE 1. PROPAGATION DELAY TIMES


# TYPICAL CHARACTERISTICS







OUTPUT VOLTAGE

## TYPICAL CHARACTERISTICS<sup>†</sup>





LOW-LEVEL OUTPUT VOLTAGE



<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0 °C and above 70 °C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.



0

0

- 10

- 20

-30


IOH-High-Level Output Current-mA


FIGURE 5

-40

-- 50

# TYPICAL CHARACTERISTICS†









FIGURE 9



V<sub>ID</sub>—Differential Input Voltage—V FIGURE 8

OUTPUT VOLTAGE





FIGURE 10

<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0 °C and above 70 °C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull up connected to the sink output.



## TYPICAL CHARACTERISTICS<sup>†</sup>




<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

FIGURE 14

FIGURE 13



# TYPICAL APPLICATION DATA





 $^{\dagger}\,\text{A}$  capacitor may be connected in series with  $\text{Z}_0$  to reduce power dissipation.

FIGURE 15. BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION

D2143, MAY 1976-REVISED SEPTEMBER 1986

#### features common to all types

- Single 5-V Supply
- 3-State Driver Output Circuitry
- TTL-Compatible Driver Inputs
- TTL-Compatible Receiver Output
- Differential Line Operation
- Receiver Output Strobe ('116, '117) or Enable ('118, '119)
- Designed for Party-Line (Data-Bus)
   Applications
- Choice of Ceramic or Plastic Packages

#### additional features of the SN55116/SN75116

- Independent Driver and Receiver
- Choice of Open-Collector or Totem-Pole Outputs on Both Driver and Receiver
- Dual Data Inputs on Driver
- Optional Line-Termination Resistor in Receiver
- ±15-V Receiver Common-Mode Capability
- Receiver Frequency Response Control

# additional features of the SN55117/SN75117

 Driver Output Internally Connected to Receiver Input

The SN55118/SN75118 is an SN55116/SN75116 with 3-State Receiver Output Circuitry The SN55119/SN75119 is an SN55117/SN75117 with 3-State Receiver Output Circuitry

#### description

These integrated circuits are designed for use in interfacing between TTL-type digital systems and differential data transmission lines. They are especially useful for party-line (data-bus) applications. Each of these circuit types combine in one package a three-state differential line driver and a differential-input line receiver, both of which operate from a single 5-volt power supply. The driver inputs and receiver outputs are TTL compatible. The driver employed is similar to the SN55113/SN75113 three-state line driver, and the receiver is similar to the SN55115/SN75115 line receiver.


The '116 and '118 circuits offer all the features of the SN55113/SN75113 driver and the SN55115/SN75115 receiver combined. The driver performs the dual input AND and NAND functions when enabled, or presents a high impedance to the load when in the disabled state. The driver output stages are similar to TTL totem-pole outputs, but have the current-sink portion separated from the current-sourcing portion and both are brought out to adjacent package pins. This feature allows the user the option of using the driver in the open-collector output configuration, or, by connecting the adjacent source and sink pins together, of using the driver in the normal totem-pole output configuration.

The receiver portion of the '116 and '118 features a differential-input circuit having a common-mode voltage range of  $\pm$ 15 volts. An internal 130-ohm resistor is also provided, which may optionally be used for terminating the transmission line. A frequency response control pin allows the user to reduce the speed of the receiver or to improve differential noise immunity. The receiver of the '116 also has an output strobe and a split totem-pole output. The receiver of the '118 has an output-enable for the three-state split totem-pole output. The receiver section of either circuit is independent of the driver section except for the VCC and ground pins.

The '117 and '119 circuits provide the basic driver and receiver functions of the '116 and '118, but use a package that is only half as large. The '117 and '119 are intended primarily for party-line or bus-organized systems as the driver outputs are internally connected to the receiver inputs. The driver has a single data input and a single enable input, and the '117 receiver has an output strobe while the '119 receiver has a three-state-output enable. These devices do not, however, provide output connection options, line termination resistors, or receiver frequency-response controls.

The SN55116, SN55117, SN55118, and SN55119 are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125 $\,^{\circ}$ C; the SN75116, SN75117, SN75118, and SN75119 are characterized for operation from 0 $\,^{\circ}$ C to 70 $\,^{\circ}$ C.







SN55117 . . . JG PACKAGE SN75117 . . . D, JG, OR P PACKAGE (TOP VIEW)



SN55117 FK PACKAGE (TOP VIEW)




NC-No internal connection.






#### SN55118 FK PACKAGE (TOP VIEW)



SN55119 . . . JG PACKAGE SN75119 . . . D, JG, OR P PACKAGE (TOP VIEW)



SN55119 FK PACKAGE (TOP VIEW)



'116, '118 FUNCTION TABLE OF DRIVER

II	NPUTS	OUT	PUTS	
DE	DA	DB	DY	DZ
L	Х	Х	Z	Z
н	Ł	Х	L	Н
н	Χ	L	L	Н
н	Н	Н	Н	L

'116, '118
FUNCTION TABLE OF RECEIVER

RS/RE	DIFF	OUTP	JT RY
NO/NE	INPUT	'116	'118
L	X	Н	Z
н	L	Н	н
Н	Н	L	L

'117, '119 FUNCTION TABLE OF DRIVER

INP	UTS	OUTI	PUTS
DI	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	z	Z

'117, '119 FUNCTION TABLE OF RECEIVER

		INPL	JTS	OUTPUT RY				
	Α	В	RS/RE	1117	′119			
1	Н	L	Н	Н	Н			
	L	Н	Н	L	L			
	Х	Х	L	Н	Z			


 $H = high level (V_I \ge V_{IH} min or V_{ID} more positive than V_{TH} max)$ 

 $L = low level (V_I \le V_{IL} max or V_{ID} more negative than V_{TL} max)$ 


X = irrelevant

Z = high impedance (off)

#### schematics of inputs and outputs







<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown for '116 and '118 are for J and N packages; those shown for '117 and '119 are for JG and P packages.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		′116,	′117,	LIBIT
		′118	1119	UNIT
Supply voltage, VCC		7	7	V
	DA, DB, DE, DI, RE, RS	5.5	5.5	
Input voltage, V <sub>I</sub>	RA, RB, RT	± 25		] v
	A and B		0 to 6	
Off-state voltage applied to o	pen-collector outputs	12		V

		SN55116 THRU SN55119	SN75116 THRU SN75119	UNIT
	D package		950	
	FK package	1375		1
Continuous total dissipation at (or below)	J package	1375	1025	mw
25 °C free-air temperature (see Note 2)	JG package	1050	825	1 ""
25 °C Tree-air temperature (see Note 2)	N package		1150	1
	P package		1000	1
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package		260		°C
Lead temperature 1,6 mm (1/16 inch) from case		300	300	°C
for 60 seconds: J and JG packages		300	300	"
Lead temperature 1,6 mm (1/16 inch) from case			260	°C
for 10 seconds: D, N, or P package			200	"

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the FK and J packages, SN55116 through SN55119 chips are alloy mounted and SN75116 through SN75119 chips are glass mounted. In the JG package, SN55117 and SN55119 are alloy mounted and SN75117 and SN75119 chips are glass mounted. In the N package, use the 9.2 mW/°C curve for these devices. In the P package, use the 8-mW/°C curve for these devices.

## recommended operating conditions

PARAMETE	<b>n</b>			UNIT				
PARAMETE	n	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH	All inputs except	2			2			V
Low-level input voltage, VIL	differential inputs			0.8			0.8	V
I E - L - L - L - L - L - L - L - L - L -	Drivers			-40			-40	^
High-level output current, IOH	Receivers			-5			-5	mA
Laurent autout autout la	Drivers			40			40	^
Low-level output current, IOL	Receivers		15				15	mA
Descination in the second	′116, ′118			± 15			±15	v
Receiver input voltage, V <sub>I</sub>	′117, ′119	0 6		0		6	] "	
Operating free-air temperature, TA		- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### driver section

	DADAMETED		TEST CONDITIONS <sup>†</sup>		′1	16, '118	3	′1	17, '119	)	LIAUT
	PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT .
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	$I_{CC} = MIN$ , $I_{I} = -12 \text{ mA}$			-0.9	- 1.5		-0.9	-1.5	V
		Voc - MIN	T <sub>A</sub> = 25°C (SN55')	I <sub>OH</sub> = -10 mA	2.4	3.4		2.4	3.4		
VOH	High-level output voltage	V 08 V	$T_A = 0$ °C to 70 °C (SN75') $T_A = -55$ °C to 125 °C	$I_{OH} = -40 \text{ mA}$	2	3		2	3		v
TOH	riigir iever output voitage	V <sub>IH</sub> = 2 V	$T_A = -55$ °C to 125°C	I <sub>OH</sub> = -10 mA	2			2			
		VIH = 2 V	(SN55')	$I_{OH} = -40 \text{ mA}$	1.8			1.8			
VOL	Low-level output voltage	V <sub>CC</sub> = MIN,	***				0.4			0.4	V
			I <sub>OL</sub> = 40 mA								
VOK	Output clamp voltage		$I_0 = -40 \text{ mA, DE at } 0.8 \text{ V}$				-1.5			-1.5	V
	Off-state open-collector	V <sub>CC</sub> = MAX,	1A = 25°C	1		1	10				
lO(off)	output current	V <sub>0</sub> = 12 V	TA = MAX	SN55'			200			~~~~~	μΑ
		14 14414	V 0: V 25 : 0.0	SN75′			20				
	Off-state	$V_{CC} = MAX,$ $T_A = 25^{\circ}C$	$V_0 = 0$ to $V_{CC}$ , DE at 0.8	V,			± 10				
loz	(high-impedance-state)	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0	SN55'	<b></b>		- 300				μΑ
02	output current	00	V <sub>O</sub> = 0.4 V to V <sub>CC</sub>	SN55'			± 150				1
			$V_O = 0$ to $V_{CC}$	SN75'			± 20				1
	Input current										
l <sub>l</sub>	at maximum	VCC = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
	input voltage Driver or										
	High-level enable	Vcc = MAX	V 24V				40			40	
ΉΗ	input current input	VCC = MAX,	V  = 2.4 V				40			40	μΑ
հլ Մ	Low-level	Vcc = MAX	V <sub>1</sub> = 0.4 V				~ 1.6			- 1.6	mA
'IL	input current	· CC · WAA,								1.0	
los	Short-circuit	Vcc = MAX.	$V_{\Omega} = 0$ , $T_{\Delta} = 25$ °C		- 40		- 120	-40		- 120	mA
	output current§		- U - 7 - M								
lcc	Supply current (driver and receiver combined)	V <sub>CC</sub> = MAX	, T <sub>A</sub> = 25°C			42	60		42	60	mA

<sup>†</sup> All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, CL = 30 pF, TA = 25 °C

#### driver section

PARAMETER	TEST CONDITIONS	MiN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	See Figure 13		14	30	
tpHL Propagation delay time, high-to-low-level output	See Figure 13		12	30	ns
tpZH Output enable time to high level	R <sub>L</sub> = 180 Ω, See Figure 14		8	20	ns
tpZL Output enable time to low level	$R_L = 250 \Omega$ , See Figure 15		17	40	ns
tpHZ Output disable time from high level	$R_L = 180 \Omega$ , See Figure 14		16	30	ns
tpLZ Output disable time from low level	$R_L = 250 \Omega$ , See Figure 15		20	35	ns



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C.  $^{\ddagger}$  Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

.... ....

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### receiver section

	PARAMETER		TEST CONDITIONS†		'1	16, '118	3	1117, 1119			UNIT			
	PARAMETER			TEST CONDITIO	. SNC	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT		
					V <sub>CC</sub> = MIN,			0.5			0.5			
V	Differential input	:	$V_0 = 0.4 V$	$I_{OL} = 15 \text{ mA},$				0.5			0.5	v		
$v_{TH}$	high-threshold ve	oltage §	See Note 3		V <sub>CC</sub> = 5 V,			1			1	1 * 1		
					See Note 5			'	l		,			
				V <sub>CC</sub> = MIN,	-0.51			-0.5¶						
.,	Differential input $V_0 = 2.4 \text{ V}$ , $I_{OH} = -5 \text{ mA}$ , See			-0.51			-0.51			<sub>v</sub>				
VTL	low-threshold vo	ltage §	See Note 3		$V_{CC} = 5 V$	-19			-11			1 '		
					See Note 5	-11			- 11			1 1		
						15			6					
V <sub>I</sub>	Input voltage rar	nge#	V <sub>CC</sub> = 5 V, V <sub>I</sub>	D = -1  V or  1	V, See Note 3	to			to			v		
						- 15			0					
				V <sub>CC</sub> = MIN,	$V_{1D} = -0.5 V$ ,	2.4			24					
13.4	10-6-1		I <sub>OH</sub> = −5 mA,	See Note 4		2.4			2.4			ا ا		
∨он	High-level outpu	t voitage	See Note 3	$V_{CC} = 5 V$	$V_{ID} = -1 V$	2.4						\ \ \		
				See Note 5		2.4			2.4					
				V <sub>CC</sub> = MIN,	$V_{ID} = 0.5 \text{ V},$									
			IOI = 15 mA,	See Note 4	.5			0.4	İ		0.4			
VOL	V <sub>OL</sub> Low-level output voltage		Low-level output voltage		See Note 3	$V_{CC} = 5 V$	V <sub>ID</sub> = 1 V,							٧
				See Note 5				0.4			0.4			
				$V_1 = 0 V$	Other input at 0 V		-0.5	-0.9		-0.5	1			
I <sub>I(rec)</sub> Receiver in	Receiver input of	er input current		$V_1 = 0.4 \text{ V},$	Other input at 2.4 V		-0.4	-0.7		-0.4	-0.8	mA		
	, i		See Note 3	$V_{i} = 2.4 \text{ V},$	Other input at 0.4 V		0.1	0.3		0.1	0.4	1		
	Input current at		V <sub>CC</sub> = MIN,		L.,,				1					
l <sub>l</sub>	maximum input	Strobe	V <sub>strobe</sub> = 4.5					5	1		5	μΑ		
	voltage	Enable	V <sub>CC</sub> = MAX,		′118, ′119			1			1	mA		
	High-level	F			440 440									
lН	input current	Enable	V <sub>CC</sub> = MAX,	$V_1 = 2.4 \text{ V}$	′118, ′119			40	1		40	μΑ		
	Laure Iarral	Carret	V <sub>CC</sub> = MAX,	'V <sub>ID</sub> = 0.5 V,	(110 (117			2.4			2.4			
l <sub>IL</sub>	Low-level	Strobe	V <sub>strobe</sub> = 0.4		′116, ′117			- 2.4	1		-2.4	mA		
	input current	Enable	V <sub>CC</sub> = MAX,		'118, '119			-1.6			- 1.6	1 1		
	Response-time-c	ontrol	V <sub>CC</sub> = MAX,	$V_{ID} = 0.5 V_{c}$										
I(RC)	current (Pin 9)		RC at 0 V,	See Note 4	T <sub>A</sub> = 25°C	-1.2			ļ			mA		
	0"		V <sub>CC</sub> = MAX,	T <sub>A</sub> = 25°C			1	10						
IO(off)	Off-state open-c	ollector	$V_0 = 12 V_1$		SN55'			200				μA		
- 1-1.7	output current		V <sub>ID</sub> = −1 V	T <sub>A</sub> = MAX	SN75'			20				1		
			· · · · · · · · · · · · · · · · · · ·	TA = 25°C	'118, '119			±10			±10			
	Off-state		$V_{CC} = MAX,$		SN55118			± 150	1			1 1		
loz	(high-impedance	state)	$V_0 = 0 \text{ to } V_{CC}$ , RE at 0.4 V	l	SN55119						± 150	μΑ		
	output current			IA = MAX	SN75118			± 20				1		
					SN75119						± 20			
RT	Line-terminating	resistance	V <sub>CC</sub> = 5 V		T <sub>A</sub> = 25°C	77		167				Ω		
	Short-circuit		V <sub>CC</sub> = MAX,	$V_0 = 0$ ,		1.5			1		00			
los	output current		$V_{ID} = -0.5 V_{i}$	See Note 4	T <sub>A</sub> = 25°C	- 15		80	- 15		- 80	mA		
I	Supply current (	driver	V <sub>CC</sub> = MAX,	$V_{ID} = 0.5 V$	7 2500		40		T	40				
lcc	and receiver con	nhined)	See Note 4		T <sub>A</sub> = 25°C		42	60	1	42	60	mA		

<sup>†</sup> Unless otherwise noted V<sub>strobe</sub> = 2.4 V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>5.</sup> For '116 and '118, this applies with the more positive receiver input at 15 V or the more negative receiver input at -15 V. For '117 and '119, this applies with the more positive receiver input at 6 V.



<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ , and  $V_{IC} = 0$ .

<sup>&</sup>lt;sup>5</sup> Differential voltages are at the B input terminal with respect to the A input terminal. Neither receiver input of the '117 or '119 should be taken negative with respect to GND.

The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

<sup>#</sup>Input voltage range is the voltage range that, if exceeded at either input, will cause the receiver to cease functioning properly.

Not more than one output should be shorted at a time.

<sup>3.</sup> Measurement of these characteristics on the '117 and '119 requires the driver to be disabled with the driver enable at 0.8 V.

<sup>4.</sup> This applies with the less positive receiver input grounded.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 30 \text{ pF}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

#### receiver section

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-l	evel output	$R_{I} = 400 \Omega$ , See Figure 16		20	75	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-l	evel output	ng = 400 11, See rigule 10		17	75	ns
<sup>t</sup> PZH	Output enable time to high level	′118	$R_L = 480 \Omega$ , See Figure 14		9	. 20	ns
tPZL	Output enable time to low level	and	$R_L = 250 \Omega$ , See Figure 15		16	35	ns
tPHZ	Output disable time from high level	′119	$R_L = 480 \Omega$ , See Figure 14		12	30	ns
tPLZ	Output disable time from low level	onlỳ	$R_L = 250 \Omega$ , See Figure 15		17	35	ns

## TYPICAL CHARACTERISTICS

# DRIVER OUTPUT VOLTAGE

VS DRIVER INPUT VOLTAGE




FIGURE 1

# DRIVER OUTPUT VOLTAGE vs DRIVER INPUT VOLTAGE




FIGURE 2

#### TYPICAL CHARACTERISTICS DRIVER HIGH-LEVEL OUTPUT VOLTAGE DRIVER LOW-LEVEL OUTPUT VOLTAGE vs OUTPUT CURRENT OUTPUT CURRENT 6 0.6 $T_{\Delta} = 25^{\circ}C$ TA = 25°C VOH-High-Level Output Voltage-V 5 0.5 VOL-Low-Level Output Voltage-V V<sub>CC</sub> = 4.5 V 0.4 V<sub>CC</sub> = 5.5 V V<sub>CC</sub> = 5.5 V V<sub>CC</sub> = 4.5 V 3 0.3 2 0.2 0.1 -20 -60 -80 -100 -40 20 40 60 80 100 120 IOH-High-Level Output Current-mA IOL-Low-Level Output Current-mA FIGURE 3 FIGURE 4 DRIVER PROPAGATION DELAY TIMES DRIVER OUTPUT ENABLE AND DISABLE TIMES FREE-AIR TEMPERATURE<sup>†</sup> FREE-AIR TEMPERATURE 20 30 VCC = 5 V V<sub>CC</sub> = 5 V CL = 30 pF 18 See Note 6 See Figure 13 **Output Enable and Disable Times—ns** 25 16 Propagation Delay Times-ns **tPLH** 14 tPLZ. 20 12 **tPZL tPHL tPHZ** 10 15 8 10 6 tPZH 4 5 2 -50 -2525 50 75 100 125 \_75 \_50 -25 25 50 75 100 125

<sup>†</sup> Data for temperatures below 0 °C and above 70 °C are applicable to SN55116 through SN55119 devices only. NOTE 6: For tp<sub>7H</sub> and tp<sub>H7</sub>:  $R_{I} = 180 \Omega$ , see Figure 14. For tp<sub>7I</sub> and tp<sub>I7</sub>:  $R_{I} = 250 \Omega$ , see Figure 15.

TA-Free-Air Temperature-°C

FIGURE 5



TA-Free-Air Temperature-°C


FIGURE 6

RECEIVER OUTPUT VOLTAGE

#### TYPICAL CHARACTERISTICS

0

-0.2



RECEIVER PROPAGATION DELAY TIMES FREE-AIR TEMPERATURE<sup>†</sup>





FIGURE 9

RECEIVER OUTPUT VOLTAGE



0 VID-Differential Input Voltage-V FIGURE 8

0.1

0.2

RECEIVER OUTPUT ENABLE AND DISABLE TIMES

-0.1

FREE-AIR TEMPERATURET 30 VCC = 5 V See Note 7 25 Output Enable and Disable Times—ns **tPLZ** 20 **tPZL** 15 tPHZ 10 **tPZH** 5 50 75 100 125 -75 -50 -25 25 TA-Free-Air Temperature-°C

FIGURE 10


† Data for temperatures below 0°C and above 70°C are applicable to SN55116 through SN55119 devices only. NOTE 7: For tpzH and tpHz:  $R_L = 480 \Omega$ , see Figure 14. For tpzL and tpLz:  $R_L = 250 \Omega$ , see Figure 15.



100 125

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

#### TYPICAL CHARACTERISTICS



<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0 °C and above 70 °C are applicable to SN55116 through SN55119 devices only.

# SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

#### PARAMETER MEASUREMENT INFORMATION FROM OUTPUT TEST FROM OUTPUT TEST UNDER TEST POINT UNDER TEST POINT CL = 30 pF $C_L = 30 pF$ (See Note B) (See Note B) LOAD CIRCUIT LOAD CIRCUIT – **≤**5 ns < 5 ns 90% 90% INPUT 90% INPUT tpui L tPLH VOH NAND 15 V OUTPUT OUTPUT **tPLH** +tPHL tPHZ-AND OUTPUT Val **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** FIGURE 14. tpzH and tpHZ FIGURE 13. tplH and tpHL (DRIVERS ONLY) TEST POINT R<sub>L</sub> = 250 Ω = 400 Ω FROM OUTPUT TEST FROM OUTPUT **UNDER TEST** POINT UNDER TEST = 30 pF C<sub>L</sub> = 30 pF (See Note C) (See Note B) (See Note B) LOAD CIRCUIT LOAD CIRCUIT 4-<5 ns **1**−<5 ns 90% -<5 ns < 5 ns INPUT B INPUT (See Note E) <sup>t</sup>PZL 10% -tPLH tPHL Vон OUTPUT OUTPUT VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS**

- NOTES: A. Input pulses are supplied by generators having the following characteristics  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 kHz$ ,  $t_{W} = 100 ns$ .
  - B.  $C_{\underline{L}}$  includes probe and jig capacitance.

FIGURE 15. tpzL and tpLZ

- C. All diodes are 1N3064 or equivalent.
- D. When testing the '116 and '118 receiver sections, the response-time control and the termination resistor pins are left open.

FIGURE 16. tplH and tpHL (RECEIVERS ONLY)

E. For 116 and 118,  $V_H=3$  V,  $V_L=-3$  V, the A input is at 0 V. For 117 and 119,  $V_H=3$  V,  $V_L=0$  V, the A input is at 1.5 V.



D1334, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Designed for Digital Data Transmission over 50-Ω to 500-Ω Coaxial Cable, Strip Line, or Twisted Pair
- High-Speed . . .tpd = 20 ns Max at CL = 15 pF
- TTL Compatible with Single 5-V Supply
- 2.4-V Output at IOH = -75 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- Designed for Use with Triple Line Receivers SN55122, SN75122
- Designed to be Interchangeable with Signetics N8T13

#### description

The SN55121 and SN75121 dual line drivers are designed for digital data transmission over lines having impedances from 50 to 500  $\Omega$ . They are also compatible with standard TTL logic and supply voltage levels.


The low-impedance emitter-follower outputs of the SN55121 and SN75121 will drive terminated lines such as coaxial cable or twisted pairs. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops below approximately 1.5 volts. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN55121 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75121 is characterized for operation from 0 °C to 70 °C.

SN55121 . . . J PACKAGE SN75121 . . . D, J, OR N PACKAGE (TOP VIEW)

	,		• •
1 A	$\Box$ 1	U <sub>16</sub>	D vcc
1B	$\square^2$	15	2F
1C	<b>□</b> 3	14	] 2E
1D	□4	13	2D
1E	<b>∏</b> 5	12	] 2C
1F	□6	11	] 2B
1Y	٦,	10	] 2A
GND	<b>□</b> 8	9	2Y

SN55121 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### FUNCTION TABLE

		INP	UTS			OUTPUT
Α	В	С	D	E	F	Y
Н	Н	Н	Н	Х	Х	Н
Х	X	Х	Х	Н	Н	н
Δ	d othe	r input	comb	ination	ıs	L

H = high level

L = low level


X = irrelevant



#### logic symbol† logic diagram (positive logic) > 10 (2) 1B (2) 1B (3) 1C 1C (3) (7) 1Y (4) (7) 1Y ō 1D 1D (4) 1E -(5) 1E (5) (6) 1F (6) 1F (10) 2A (11) 2A 2B (11) 2B (12)2C (<u>9)</u> 2Y (12) 2D (13) 2C (13) (<u>9)</u> 2Y 20 (14)2E (14)(15) 2F (15)

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

#### schematic (each driver)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55121	SN75121	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		6	6	V
Input voltage		6	6	V
Output voltage		6	6	٧
	D package		950	
Continuous total dissipation at (or below)	FK or J package	1375		mW
25 °C free air temperature (see Note 2)	J package		1025	1
	N package		6 6 6 950	1
Operating free-air temperature range		- 55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds FK pack	age	260		°C
Lead temperature 1,6 mm (1/16 inch) from	case for 60 seconds: J package	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds: D or N package		260	°C

NOTES: 1. All voltage values are with respect to both ground terminals connected together.

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55121 chips are alloy mounted and SN75121 chips are glass mounted. In the N package, use the 9.2 mW/°C curve for these devices.



## recommended operating conditions

	S	N5512	1 SN75121			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	Civil
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, VIL			0.8			0.8	V
High-level output current, IOH			- 75			- 75	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA			- 1.5	٧
V <sub>(BR)I</sub>	Input breakdown voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = 10 mA		5.5		V
Voн	High-level output voltage	V <sub>IH</sub> = 2 V,	IOH = -75  mA,	See Note 3	2.4		V
lau	High-level output current	V <sub>CC</sub> = 5 V,	$V_{IH} = 4.5 V,$	V <sub>OH</sub> = 2 V,	100	-100 -250 -800	mA
Іон	riigii-level oatput carrent	$T_A = 25$ °C,	See Note 3		- 100		
loL	Low-level output current	$V_{IL} = 0.8 V,$	$V_{OL} = 0.4 V$ ,	See Note 3		-800	μA
lO(off)	Off-state output current	$V_{CC} = 3 V$ ,	$V_0 = 3 V$			500	μΑ
ЧН	High-level input current	V <sub>I</sub> = 4.5 V				40	μΑ
1 <sub>L</sub>	Low-level input current	V <sub>I</sub> = 0.4 V			-0.1	- 1.6	mA
los	Short-circuit output current <sup>†</sup>	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C			- 30	mA
Іссн	Supply current, outputs high	$V_{CC} = 5.25 V,$	All inputs at 2 V,	Outputs open		28	mA
<sup>I</sup> CCL	Supply current, outputs low	$V_{CC} = 5.25 V,$	All inputs at 0.8 V,	Outputs open		60	mA

 $<sup>\</sup>ensuremath{^{\dagger}}\xspace$  Not more than one output should be shorted at a time.

NOTE 3. The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

#### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 15 pF$ ,		11	20	
tPHL	Propagation delay time, high-to-low-level output	See Figure 1		8	20	ns
tPLH	Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 1000 pF$ ,		22	50	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 1		20	50	115

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. SWITCHING TIMES

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50 \ \Omega$ ,  $t_W = 200 \ ns$ , duty cycle  $\leq 50\%$ . B.  $C_L$  includes probe and jig capacitance.



#### TYPICAL CHARACTERISTICS



# TYPICAL APPLICATION DATA




FIGURE 3. SINGLE-ENDED PARTY LINE CIRCUITS



#### SN55122, SN75122 TRIPLE LINE-RECEIVERS

D1334, SEPTEMBER 1973-REVISED SEPTEMBER 1986

- Designed for Digital Data Transmission Over Coaxial Cable, Strip Line, or Twisted Pair
- Designed for Operation with 50- $\Omega$  to 500- $\Omega$  Transmission Lines
- TTL Compatible
- Single 5-V Supply
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation
   Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Fanout to 10 Series 54/74 Standard Loads
- Can be Used with Dual Line-Drivers SN55121 and SN75121
- Interchangeable with Signetics N8T14

#### description

The SN55122 and SN75122 are triple linereceivers that are designed for digital data transmission over lines having impedances from 50 to 500 ohms. They are also compatible with standard TTL logic and supply voltage levels. SN55122 . . . J PACKAGE SN75122 . . . D, J, OR N PACKAGE (TOP VIEW)

1 A	Œ٦	U <sub>16</sub>	□ vcc
1B	$\square_2$	15	1S
2R	[]₃	14	] 1R
2\$	□4	13	1Y
2A	[]₅	12	] 3A
2B	□6	11	3S
2Y	ď٦	10	] 3R
GND	П́в	9	□ 3Y


SN55122 . . . FK PACKAGE

NC-No internal connection

The SN55122 and SN75122 have receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. The high impedance of this input presents a minimum load to the driver and allows termination of the transmission line in its characteristic impedance to minimize line reflection. An open line will affect the receiver input as would a low-level voltage. The receiver can withstand a level of -0.15 volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, will hold the output low. The third receiver has only an A input that, if high, will hold the output low.

The SN55122 is characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125  $^{\circ}$ C. The SN75122 is characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.


# logic symbol†



 $^\dagger \text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

#### logic diagram



#### **FUNCTION TABLE**

	INP		OUTPUT	
Α	В‡	R	S	Y
Н	Н	X	Х	L
X	X	L	н	L
L	Х	Н	х	Н
L	Х	Х	L	H
X	L	н	х	Н
Х	L	Х	L	Н


<sup>†</sup> B input and last two lines of the function table are applicable to receivers 1 and 2 only.

H = high level

L = low level

X = irrelevant

# schematic diagram (each receiver)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	i)
Input voltage: R input	6 V
A, B, or S input	5.5 V
Output voltage	6 V
Output current	± 100 mA
Continuous total power dissipa	on at (or below) 25°C case temperature (see Note 2):
D package	
J or FK package	
N package	
Operating free-air temperature	nge: SN55122 55°C to 125°C
, -	SN75122
Storage temperature range	65°C to 150°C
Case temperature for 60 secon	s: FK package
Lead temperature 1,6 mm (1/1	inch) from case for 60 seconds: J package 300 °C
Lead temperature 1,6 mm (1/1	inch) from case for 10 seconds: D or N package 260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

For operation above 25 °C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the FK and J package, SN55122 chips are alloy mounted and in the J package, SN75122 chips are glass mounted. For derating the N package, use the 9.2-mW/°C curve and for the D package, use the 7.6-mW/°C curve.

# SN55122, SN75122 TRIPLE LINE-RECEIVERS

#### recommended operating conditions

		 BAIRI	NON	***	
		 MIN	NOM	MAX	UNII
Supply voltage, VCC		4.75	5	5.25	٧
High-level input voltage, VIH	A, B, R, or S	2			V
Low-level input voltage, V <sub>IL</sub>	A, B, R, or S			0.8	V
High-level output current, IOH				- 500	μA
Low-level output current, IOL				16	mA
Operating free-air temperature, TA	SN55122	- 55		125	°C
Operating free-air temperature, 1A	SN75122	0		70	°C

# electrical characteristics over recommended operating free-air temperature, V<sub>CC</sub> = 4.75 V to 5.25 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>hys</sub> ‡	Hysteresis	R	$V_{CC} = 5 \text{ V},  T_A = 25 ^{\circ}\text{C}$	0.3	0.6		V
VIK	Input clamp voltage	A,B, or S	$V_{CC} = 5 \text{ V},  I_{I} = -12 \text{ mA}$			- 1.5	V
V <sub>I(BR)</sub>	Input breakdown voltage	A,B, or S	$V_{CC} = 5 \text{ V},  I_{I} = 10 \text{ mA}$	5.5			V
			$V_{IH} = 2 \text{ V}, \qquad V_{IL} = 0.8 \text{ V},  I_{OH} = -500 \mu\text{A}$	2.6			
Vali	High-level output voltage		$V_{I(A)} = 0$ , $V_{I(B)} = 0$ , $V_{I(S)} = 2 V$ ,				v
Vон	riigii-level output voltage		$V_{I(R)} = 1.45 \text{ V} \text{ (see Note 3),}$	2.6			•
			$I_{OH} = -500 \mu A$				
	r		$V_{IH} = 2 V$ , $V_{IL} = 0.8 V$ , $I_{OL} = 16 \text{ mA}$			0.4	
Vai	Low-level output voltage		$V_{I(A)} = 0,   V_{I(B)} = 0,   V_{I(S)} = 2 V,$				v
VOL	Low-level output voltage		$V_{I(R)} = 1.45 \text{ V} \text{ (see Note 4),}$			0.4	· •
			$I_{OL} = 16 \text{ mA}$				
lu.	High-level input current	A,B, or S	$V_1 = 4.5 \text{ V}$			40	μΑ
ΉΗ	rigii-level iliput current	R	V <sub>I</sub> = 3.8 V			170	μΑ
ΊL	Low-level input current	A,B, or S	$V_{I} = 0.4 \text{ V}, \qquad V_{IR} = 0.8 \text{ V}$	-0.1		- 1.6	mA
los§	Short-circuit output curren	t	$V_{CC} = 5 \text{ V},  T_A = 25 ^{\circ}\text{C}$	- 50		- 100	mA
Іссн	High-level supply current		V <sub>CC</sub> = 5.25 V, All inputs at 0.8 V, Outputs oper			72	mA
CCL	Low-level supply current		V <sub>CC</sub> = 5.25 V, All inputs at 2 V, Outputs open			100	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25 \,^{\circ}\text{C}$ .

NOTES: 3. The receiver input was high immediately before being reduced to 1.45 V.

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output from R input	See Figure 1		20	30	ns
tpHL Propagation delay time, high-to-low-level output from R input	See Figure 1		20	30	ns




<sup>&</sup>lt;sup>‡</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figure 4.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

<sup>4.</sup> The receiver input was low immediately before being increased to 1.45 V.

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \ \Omega$ ,  $t_{w} = 200 \ ns$ , duty cycle = 50%.

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES

#### TYPICAL CHARACTERISTICS



#### TYPICAL APPLICATION DATA





FIGURE 3. SINGLE-ENDED PARTY LINE CIRCUITS



The high gain and built-in hysteresis of the SN55122 and SN75122 line receivers enable them to be used as Schmitt triggers in squaring pulses.

FIGURE 4. PULSE SQUARING

# D1322, SEPTEMBER 1973—REVISED SEPTEMBER 1986

- Meets IBM System 360 Input/Output Interface Specifications
- Operates from Single 5-V Supply
- TTL Compatible
- 3.11 V Output at IOH = -59.3 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- Designed for Use with Triple Line Receiver SN75124
- Designed to be Interchangeable with Signetics N8T23

#### description

The SN75123 dual line driver is specifically designed to meet the input/output interface specifications for IBM System 360. It is also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN75123 will drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops below approximately 1.5 volts. All the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN75123 is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

D,	J,	OR	Ν	PACKAGE
		(TO	P١	/IEW)

IA UI	$\sim$ 10 $\text{H}$ ACC
1B 🔲 2	15 2F
1C 🛛 3	14 🛛 2E
1D 🛮 4	13 🛭 2D
1E 🗌 5	12 🛛 2C
1F 🗌 6	11 🛭 2B
1Y 🛮 7	10 🔲 2A
GND 🛮 8	9 🗌 2Y

#### **FUNCTION TABLE**


		INP	JTS		OUTPUT	
Α	В	С	D	EF		Υ
Н	Н	Н	Н	Х	Х	Н
Х	Х	Х	Χ	Н	н	Н
			er inp natio			L

H = high level

L = low level


X = irrelevant

# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram, each driver (positive logic)



Texas VI

#### schematic (each driver)



Resistor values shown are nominal.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Output voltage
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/ °C, the
J package to 656 mW at 70 °C at the rate of 8.2 mW/ °C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/ °C.
In the J package, SN75123 chips are glass mounted.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	٧
High-level input voltage, VIH	2			٧
Low-level input voltage, VIL			0.8	V,
High-level output current, IOH			- 100	mA
Operating free-air tempeature, TA	0		70	°C

# electrical characteristics, $V_{CC} = 4.75 \text{ V}$ to 5.25 V, $T_A = 0 \,^{\circ}\text{C}$ to $70 \,^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDITION	S	MIN	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>(BR)I</sub>	Input breakdown voltage	$V_{CC} = 5 V$ ,	I <sub>I</sub> = 10 mA		5.5		V
Voн	High-level output voltage	$V_{CC} = 5 V$ ,	V <sub>IH</sub> = 2 V,	$T_A = 25$ °C	3.11		v
VOH	High-level output voltage	$I_{OH} = -59.3 \text{ mA},$	See Note 3,	$T_A = 0$ °C to $70$ °C	2.9		l v
lou	High-level output current	V <sub>CC</sub> = 5 V,	$V_{IH} = 4.5 V,$	V <sub>OH</sub> = 2 V,	- 100	- 250	mA
ЮН	riigii-ievei oatpat carrent	$T_A = 25$ °C,	See Note 3		1-100	- 250	IIIA
VOL	Low-level output voltage	$V_{IL} = 0.8 V$	$I_{OL} = -240 \mu\text{A}$	See Note 3		0.15	V
IO(off)	Off-state output current	$V_{CC} = 0$ ,	V <sub>O</sub> = 3 V			40	μΑ
ΉΗ	High-level input current	$V_1 = 4.5 \text{ V}$				40	μΑ
ΊL	Low-level input current	$V_I = 0.4 V$			-0.1	- 1.6	mA
los	Short-circuit output current <sup>†</sup>	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C			- 30	mA
lacu	Supply current, outputs high	$V_{CC} = 5.25 V$ ,	All inputs at 2 V,			28	mA
ІССН	Supply current, outputs high	Outputs open				20	IIIA
logi	Supply current, outputs low	$V_{CC} = 5.25 V$ ,	All inputs at 0.8	V,		60	mA
ICCL	Supply current, outputs low	Outputs open					I IIIA


<sup>&</sup>lt;sup>†</sup>Not more than one output should be shorted at a time.

NOTE 3: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	$R_L = 50 \Omega$ , $C_L = 15 pF$ ,		12	20	
tphL Propagation delay time, high-to-low-level output	See Figure 1		12	20	ns
tpLH Propagation delay time, low-to-high-level output	$R_L = 50 \Omega$ , $C_L = 100 pF$ ,		20	35	
tphL Propagation delay time, high-to-low-level output	See Figure 1		15	25	ns

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $Z_{OUt} \approx 50 \ \Omega$ ;  $t_W = 200 \ ns$ , duty cycle = 50%. B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SN75123 SWITCHING TIMES



#### TYPICAL CHARACTERISTICS

OUTPUT CURRENT vs
OUTPUT VOLTAGE



#### TYPICAL APPLICATION DATA




FIGURE 3. UNBALANCED LINE COMMUNICATION USING '123 AND '124

D1322, SEPTEMBER 1973-REVISED SEPTEMBER 1986

- Meets IBM System 360 Input/Output Interface Specifications
- Operates from Single 5-V Supply
- TTL Compatible
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay
   Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Designed for Use with Dual Line Driver SN75123
- Designed to be Interchangeable with Signetics N8T24

#### description

The SN75124 triple line receiver is specifically designed to meet the input/output interface specifications for IBM System 360. It is also compatible with standard TTL logic and supply voltage levels.

The SN75124 has receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. An open line will affect the receiver input as would a low-level input voltage and the receiver input can withstand a level of -0.15 volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, will hold the output low. The third receiver has only an A input that, if high, will hold the output low.

The SN75124 is characterized for operation from 0 °C to 70 °C.


#### **FUNCTION TABLE**

	INPUT		OUTPUT	
Α	B‡	R	S	Υ
Н	Н	Х	Х	L
X	X	L	Н	L
L	X	Н	Х	н
L	X	X	L	н
X	L	H	X	н
Х	L	Х	L	н

<sup>‡</sup>B input and last two lines of the function table are applicable to receivers 1 and 2 only.


#### D. J. OR N PACKAGE (TOP VIEW) 1A [ 16∏ VCC 1B ∏<sub>2</sub> 15 T 1S 2R [ 14 🗍 1R 3 2S 🗖 13 1Y 4 12 3A 2A 🗂 5 2В ∏6 11 🗌 3S 2Y 17 10 T 3R э∏зγ GND [

#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





Copyright © 1981, Texas Instruments Incorporated

schematic (each receiver)

# V<sub>CC</sub> (16) TO OTHER RECEIVERS 4 kΩ 800 Ω (13, 7, 9)

... V<sub>CC</sub> bus

GND (8)

TO OTHER RECEIVERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage: R input with VCC applied
R input with VCC not applied
A, B, or S input 5.5 V
Output voltage
Output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Storage temperature range – 65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

 $(2, 6)^{\dagger}$ 

NOTES: 1. Voltage values are with respect to network ground terminal.



<sup>&</sup>lt;sup>†</sup>B input is provided on receivers 1 and 2 only. Resistor values shown are nominal.

For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN75124 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	A, B, or S	2			V
	R	1.7		0.8 0.7 -800 μ	ľ
Low-level input voltage, VII	A, B, or S			0.8	V
Low-level input voltage, VIL	R		2 7 0.8 0.7 -800 µ 16 n	ľ	
High-level output current, IOH				-800	μΑ
Low-level output current, IOL				16	mA
Operating free-air temperature, T	Α	0		70	°C

# electrical characteristics, $V_{CC} = 4.75 \text{ V}$ to 5.25 V, $T_A = 0 \, ^{\circ}\text{C}$ to $70 \, ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		٦	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	R	$V_{CC} = 5 V$ ,	$T_A = 25$ °C	0.2	0.4		V
VIK	Input clamp voltage	A,B, or S	$V_{CC} = 5 V$ ,	I <sub>I</sub> = -12 mA			- 1.5	V
V <sub>(BR)I</sub>	Input breakdown voltage	A,B, or S	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = 10 mA	5.5			V
V <sub>OH</sub>	High-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> min, See Note 3	$V_{IL} = V_{IL} \text{ max}, I_{OH} = -800 \mu\text{A},$	2.6			٧
V <sub>OL</sub>	Low-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> min, See Note 3	$V_{IL} = V_{IL} \text{ max}, I_{OL} = 16 \text{ mA},$			0.4	٧
l <sub>1</sub>	Input current at maximum input voltage	R	$V_{I} = 7 V$ $V_{I} = 6 V,$	V <sub>CC</sub> = 0			5 5	mA
1	High lovel input accept	A,B, or S	$V_1 = 4.5 \text{ V}$				40	
ИН	High-level input current	R	$V_1 = 3.11 \text{ V}$				170	μΑ
I <sub>IL</sub>	Low-level input current	A,B, or S	V <sub>I</sub> = 0.4 V		- 0.1		- 1.6	mA
los	Short-circuit output current	‡	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C	- 50		- 100	mA
lcc	Supply current		$V_{CC} = 5.25 \text{ V}$				72	mA

 $<sup>^{\</sup>dagger}$ Typical value is at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.


# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output from R input	See Figure 1		20	30	ns
tpHL Propagation delay time, high-to-low-level output from R input	See Figure 1		115		

<sup>&</sup>lt;sup>‡</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \ \Omega$ , PRR  $\leq 5 \ MHz$ , duty cycle = 50%. B.  $C_1$  includes probe and jig capacitance.

FIGURE 1. SN75124 SWITCHING TIMES

#### TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE

RECEIVER INPUT VOLTAGE




FIGURE 2

#### TYPICAL APPLICATION DATA




FIGURE 3. UNBALANCED LINE COMMUNICATION USING SN75123 AND SN75124

## SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS

D2239, JANUARY 1977-REVISED SEPTEMBER 1986


- Meets IBM 360/370 I/O Specification
- Input Resistance . . . 7 kΩ to 20 kΩ
- Output Compatible with TTL
- Schottky-Clamped Transistors
- Operates from Single 5-V Supply
- High Speed . . . Low Propagation Delay
- Ratio Specification for Propagation Delay Time, Low-to-High/High-to-Low
- Seven Channels in One 16-Pin Package
- Standard V<sub>CC</sub> and Ground Positioning on SN75127

#### description

The SN75125 and SN75127 are monolithic seven-channel line receivers designed to satisfy the requirements of the IBM System 360/370 input/output interface specifications. Special low-power design and Schottky-clamped transistors allow for low supply-current requirements while maintaining fast switching speeds and high-current TTL outputs.

The SN75125 and SN75127 are characterized for operation from 0°C to 70°C.

# logic symbols†



SN75125	D, J,	OR N	PACKAGE
(1	OP V	IEW)	

1A [	ſī	U <sub>16</sub>	D	1Y
2A [	2	15	Þ	Vcc
3A [	3	14	Р	3Y
4A [	4	13		4Y
5A 🗌	5	12		5Y
6A 🗌	6	11		6Y
7A 🗌	7	10		7Y
GND □	8	9		2Y


# SN75127 . . . D, J, OR N PACKAGE (TOP VIEW)

1A 🔲	$\cup_{16}$	□ vcc
2A 🛮 2	15	] 1Y
<b>3A</b> □3	14	] 2Y
4A 🛮 4	13	] 3Y
5A 🛮 5	12	] 4Y
6A ∏6	11	] 5Y
7A 🔲 7	10	] 6Y
SND □8	9	] 7Y

	SN75127		
1A (1)	D	(15)	1Y
1A (1) 2A (2)			2Y
3A (3)		(13)	37
4A (4)		(12)	4Y
5A (5)		(11)	5Y
6A (6)		(10)	6Y
70 (7)		(9)	77

<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publicaiton 617-12.

#### schematic (each receiver)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range: SN75125
SN75127 –2 V to 7 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

 For operation above 25 °C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN75125 and SN75127 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

# SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
High-level input voltage, VIH	1.7			V
Low-level input voltage, V <sub>IL</sub>			0.7	V
High-level output current, IOH			-0.4	٧
Low-level output current, I <sub>OL</sub>			16	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$V_{CC} = 4.5 \text{ V},  V_{IL} = 0.7 \text{ V},  I_{OH} = -0.4 \text{ mA}$	2.4	3.1		V
VOL	Low-level output voltage	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 1.7 V, I <sub>OL</sub> = 16 mA		0.4	0.5	V
ΊΗ	High-level input current	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 3.11 V		0.3	0.42	mA
I <sub>I</sub> L	Low-level input current	$V_{CC} = 5.5 \text{ V},  V_{I} = 0.15 \text{ V}$			30	μΑ
los	Short-circuit output current <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},  V_{O} = 0$	- 18		- 60	mA
rį	Input resistance	$V_{CC} = 4.5 \text{ V}, 0 \text{ V}, \text{ or open},$ $\Delta V_I = 0.15 \text{ V to } 4.15 \text{ V}$	7		20	kΩ
1	Supply current	$V_{CC} = 5.5 \text{ V},  I_{OH} = -0.4 \text{ mA},$ All inputs at 0.7 V		15	25	mA
lcc	Supply current	$V_{CC} = 5.5 \text{ V},  I_{OL} = 16 \text{ mA},$ All inputs at 4 V		28	47	mA


# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output		7	14	25	ns
tpHL Propagation delay time, high-to-low-level output		10	18	30	ns
TPLH to the transfer of the tr	$R_L = 400 \Omega$ , $C_L = 50 pF$ , See Figure 1	0.5	0.8	1.3	
t <sub>TLH</sub> Transition time, low-to-high-level output		1	7	12	ns
t <sub>THL</sub> Transition time, high-to-low-level output		1	3	12	ns




 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\ddagger}$  Not more than one output should be shorted at a time.

#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




#### **VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics: Z $_{out}$   $\approx$  50  $\Omega$ , PRR  $\leq$  5 MHz.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.


FIGURE 1

#### TYPICAL CHARACTERISTICS



V<sub>I</sub>-Input Voltage-V

FIGURE 2








FIGURE 3



#### TYPICAL CHARACTERISTICS



# SN75128, SN75129 EIGHT-CHANNEL LINE RECEIVERS

D2305, JANUARY 1977-REVISED SEPTEMBER 1986

11 25/25\*

<ul> <li>Meets IBM 360/370 I/O Specification</li> </ul>	DW, J, OR N PACKAGE
• Input Resistance 7 k $\Omega$ to 20 k $\Omega$	(TOP VIEW)
Output Compatible with TTL	1S/1S*
<ul> <li>Schottky-Clamped Transistors</li> </ul>	2A 3 18 2Y
Operates from a Single 5-Volt Supply	3A
High Speed Low Propagation Delay	5A ☐6 15 ☐ 5Y
Ratio Specification tpLH/tTHL	6A 🛮 7 14 🗍 6Y 7A 🔲 8 13 🗍 7Y

Common Strobe for Each Group of Four Receivers

\*S and  $\overline{S}$  for SN75128 and SN75129, respectively


GND 10


#### description

The SN75128 and SN75129 are eight-channel line receivers designed to satisfy the requirements of the input-output interface specification for IBM 360/370. Both devices feature common strobes for each group of four devices. The SN75128 has active-high strobes; the SN75129 has active-low strobes. Special low-power design and Schottky-diode-clamped transistors allow low supply-current requirements while maintaining fast switching speeds and high-current TTL outputs.

The SN75128 and SN75129 are characterized for operation from 0°C to 70°C.

#### logic symbols†





<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN75128 . . . Active-High Strobes
 SN75129 . . . Active-Low Strobes

# logic diagrams (positive logic) SN75128 SN75129 18 <del>(1)</del> 1S (1) (<u>19)</u> 1Y (1<u>8)</u> 2Y (<u>17)</u> 3Y (17) 3Y (1<u>6)</u> 4Y (16) 4Y (<u>13)</u> 7Y (13) 7Y (<u>12)</u> 8Y (<u>12)</u> 8Y schematic (each driver) Vcc NOM INPUT OUTPUT 17 kΩ NOM 12 kΩ NOM SN75129 GND 7 INPUT ONE OF TWO COMMON CIRCUITRY TO THREE TO SEVEN OTHER CHANNELS CHANNELS



# SN75128, SN75129 EIGHT-CHANNEL LINE RECEIVERS

Supply voltage, Vcc (see Note 1)	7 \
A input voltage range	-0.15 V to 7 \
Strobe input voltage	
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
DW package	1125 mV
J package	

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 DW package
 1125 mW

 J package
 1025 mW

 N package
 1150 mW

 Operating free-air temperature range
 0°C to 70°C

 Storage temperature range
 -65°C to 150°C

NOTES: 1. All voltage values are with respect to network ground terminal.

 For operation above 25 °C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN75128 amd SN75129 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve.

#### recommended operating conditions

		MI	NOM	MAX	UNIT	
Supply voltage, VCC		4.	5 5	5.5	V	
High level inner valence Mr.	A	1.	7			
High-level input voltage, V <sub>IH</sub>	S		2		1 °	
Low-level input voltage, V <sub>IL</sub>	Α .			0.7	T	
	S			0.7	]	
High-level output current, IOH				-0.4	mA	
Low-level output current, IOL				16	mΑ	
Operating free-air temperature,	1		)	70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<del></del>	PARAMETER			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output v	oltage		$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.7 \text{ V}, I_{OH} = -0.4 \text{ mA}$	2.4	3.1		V
VOL	Low-level output v	oltage		V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 1.7 V, I <sub>OL</sub> = 16 mA		0.4	0.5	V
VIK	Input clamp voltag	е	S	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			- 1.5	٧
1	High-level input cu	rrant	Α	$V_{CC} = 5.5 \text{ V}, V_I = 3.11 \text{ V}$		0.3	0.42	mA
ΉΗ	mign-level impat ca	rrent	S	$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$			20	μΑ
1	Low lovel input ou	rront	Α	$V_{CC} = 5.5 \text{ V}, V_{I} = 0.15 \text{ V}$			30	μΑ
ήL	Low-level input current S		S	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V}$			-0.4	mA
los	Short-circuit output current <sup>‡</sup>		t <sup>‡</sup>	$V_{CC} = 5.5 \text{ V}, V_{O} = 0$	- 18		- 60	mA
rį	Input resistance			$V_{CC} = 4.5 \text{ V}, 0 \text{ V}, \text{ or open}; \qquad \Delta V_{I} = 0.15 \text{ V to } 4.15 \text{ V}$	7		20	kΩ
		SN75	128	V <sub>CC</sub> = 5.5 V, Strobe at 2.4 V, All A inputs at 0.7 V		19	31	
loo	ICC Supply current	SN75	129	V <sub>CC</sub> = 5.5 V, Strobe at 0.4 V, All A inputs at 0.7 V		19	31	mA
'CC		SN75	128	V <sub>CC</sub> = 5.5 V, Strobe at 2.4 V, All A inputs at 4 V		32	53	IIIA
		SN75	129	V <sub>CC</sub> = 5.5 V, Strobe at 0.4 V, All A inputs at 4 V		32	53	1

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .




<sup>&</sup>lt;sup>‡</sup>Not more than one output should be shorted at a time.

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITIONS	SN75128			SN75129			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output		$A$ S $R_L = 400 Ω$ , $C_L = 50 pF$ ,	7	14	25	7	14	25	ns
tpHL Propagation delay time, high-to-low-level output			10	18	30	10	18	30	ns
tpLH Propagation delay time, low-to-high-level output	9			26	40		20	35	ns
tphL Propagation delay time, high-to-low-level output	3			22	35		16	30	ns
TPLH Ratio of propagation delay times	Α	See Figure 1	0.5	0.8	1.3	0.5	0.8	1.3	
t <sub>TLH</sub> Transition time, low-to-high-level output			1	7	12	1	7	12	ns
t <sub>THL</sub> Transition time, high-to-low-level output			1	3	12	1	3	12	ns


#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $Z_0 = 50 \Omega$ , PRR  $\leq 5 MHz$ .
  - B. Includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. The strobe inputs of SN75129 are in-phase with the output.
  - E.  $V_{ref1} = 0.7 \text{ V}$  and  $V_{ref2} = 1.7 \text{ V}$  for testing data (A) inputs,  $V_{ref1} = V_{ref2} = 1.3 \text{ V}$  for strobe inputs.

FIGURE 1

#### TYPICAL CHARACTERISTICS





O.4

VCC = 5 V

No Load

TA = 25°C

0.1

2

V<sub>I</sub>-Input Voltage-V

FIGURE 4

3

4


5

0

0

1

vs



# SN75136 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2291, JANUARY 1977-REVISED SEPTEMBER 1986

- P-N-P Inputs for Minimal Input Loading (200 μA Maximum)
- High-Speed Schottky Circuitry
- 3-State Outputs for Driver and Receiver
- Party-Line (Data-Bus) Operation
- Single 5-V Supply
- Driver has 40-mA Current Sink Capability
- Designed to be Functionally Interchangeable with Signetics N8T26, also Called 8T26

#### description

The SN75136 is a quadruple transceiver utilizing Schottky-diode-clamped transistors. Both the driver and receiver have three-state outputs. With p-n-p inputs, the input loading is reduced to a maximum input current of 200 microamperes.

The SN75136 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### **FUNCTION TABLE (DRIVER)**

INF	PUT	OUTPUT		
D	DE	В		
L	н	н		
Н	н	L		
X	L	Z		

#### **FUNCTION TABLE (RECEIVER)**

INPUT		OUTPUT
В	RE	R
L	L	н
н	L	L
х	Н	z

H = high level

L = low level


X = irrelevant

Z = high impedance

## D, J, OR N PACKAGE (TOP VIEW)


RE [	1	U <sub>16</sub>	□ vcc
1R (	]2	15	DE
1B (	]3	14	] 4R
1D	]4	13	4B
2R	<b>]</b> 5	12	] 4D
2B (	<b>]</b> 6	11	] 3R
2D (	7	10	] 3B
GND (	_8_	9	] 3D

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	<i></i> 7 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
D package	950 mW
J package	1025 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package .	260°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the N package, use the 9.2-mW/°C curve for these devices. In the J package, SN75136 chips are glass mounted, and use the 8.25 mW/°C curve.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	B, D, DE, RE	2			V
Low-level input voltage, V <sub>IL</sub>	B, D, DE, RE			0.85	V
High-level output current, IOH	Driver, B	,		-10	A
riigii-ievei output cuireitt, IOH	Receiver, R		4.75 5 5.25 2 0.85	mA	
Low-level output current, IOI	Driver, B			40	- A
cow-level output current, IOL	Receiver, R			5 5.25 0.85 -10 -2 40 16	mA
Operating free-air temperature, TA				70	°C

# SN75136 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

# electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER				TEST COND	ITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	B,D,DE,RE	$I_1 = -5 \text{ mA}$					- 1	٧
Vari	High-level output voltage	В	$V_{IH} = 2 V$ ,	$V_{IL} = 0.85 V_{I}$	IOH = -10 mA	2.6	3.1		V
VOH	High-level output voltage	R	$V_{IL} = 0.85 V$ ,	IOH = -2 m/	1	2.6	3.1		· ·
VOI	Low-level output voltage	В	$V_{IH} = 2 V$ ,	IOL = 40 mA				0.5	
VOL	Low-level output voltage	R	$V_{IH} = 2 V$ ,	$V_{IL} = 0.85 V_{I}$	I <sub>OL</sub> = 16 mA			0.5	٧
loz	Off-state (high-impedance	B,R	DE at 0.85 V,	RE at 2 V,	V <sub>O</sub> = 2.6 V			100	μΑ
·02	state) output current	R	RE at 2 V,	$V_0 = 0.5 \text{ V}$				- 100	μ
ΙН	High-level input current	D,DE,RE	$V_{I} = 5.25 V$					25	μΑ
I <sub>I</sub> L	Low-level input current	B,D,DE,RE	$V_1 = 0.4 V$					- 200	μΑ
loo	Short-circuit output current <sup>‡</sup>	В	V <sub>CC</sub> = 5.25 V			- 50		- 150	mA
los	Short-circuit output current	R	VCC = 5.25 V			- 30		- 75	IIIA
Icc	Supply current		$V_{CC} = 5.25 V$ ,	No load				87	mA

# switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	FROM	то	TEST CONDITIONS	· MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	В	R	C <sub>I</sub> = 30 pF, See Figure 1		8	18	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	- B	'`	CL = 30 pr, See Figure 1		7	14	115
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	D	В	C <sub>I</sub> = 300 pF,See Figure 2		11	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	D	L .	C[ = 300 pi ,3ee rigure 2		16	24	115
tPLZ	Output disable time from low level	RE	R	C <sub>1</sub> = 30 pF, See Figure 3		16	24	ns
tPZL	Output enable time to low level	NE .	l "	CL = 30 pr, See Figure 3		15	30	115
tPLZ	Output disable time from low level	DE	B C <sub>1</sub> = 300 pF,See Figure 4			9	24	ns
tPZL	Output enable time to low level	DL	"	CL = 300 pr, see rigure 4		31	38	115

 $<sup>^{\</sup>dagger}AII$  typical values are at  $T_{\mbox{\scriptsize A}}~=~25\,^{\rm o}\mbox{\scriptsize C}$  and  $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}~=~5$  V.

<sup>‡</sup>Only one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION 2.6 V Vcc TEST POINT **92** Ω PULSE CIRCUIT (see Note D) GENERATOR UNDER (see Note A) TEST DE (see Note B) D (all) CL = 30 pF RE 1.3 kΩ (see Note C) OPEN GND **TEST CIRCUIT** - <5 ns <5 ns 90% 90% INPUT 5 V 10% <sup>t</sup>PLH tPHL. ۷он OUTPUT 1.5 V VOL

VOLTAGE WAVEFORMS
FIGURE 1. PROPAGATION DELAY TIMES FROM BUS TO RECEIVER OUTPUT




FIGURE 2. PROPAGATION DELAY TIMES FROM DRIVER INPUT TO BUS

- NOTES: A. The pulse generator in Figures 1 and 2 has the following characteristics: PRR  $\leq$  10 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .
  - B. All inputs and outputs not shown are open.
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N916 or 1N3064.



# SN75136 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS




FIGURE 3. RECEIVER ENABLE AND DISABLE TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The pulse generator in Figures 3 and 4 has the following characteristics: PRR  $\leq$  5 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ .

- B. All inputs and outputs not shown are open.
- C. C<sub>1</sub> includes probe and jig capacitance.
- D. All diodes are 1N916 or 1N3064.



# SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

D1663, SEPTEMBER 1973-REVISED SEPTEMBER 1986

- Single 5-V Supply
- High-Input-Impedance, High-Threshold Receivers
- Common Driver Strobe
- TTL-Compatible Driver and Strobe Inputs with Clamp Diodes
- High-Speed Operation
- 100-mA Open-Collector Driver Outputs
- Four Independent Channels
- TTL-Compatible Receiver Output

## description

The SN55138 and SN75138 quad bus transceivers are designed for two-way data communication over single-ended transmission lines. Each of the four identical channels consists of a driver with TTL inputs and a receiver with a TTL output. The driver output is of the open-collector type, and is designed to handle loads of up to 100 milliamperes (50 ohms to 5 volts). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver-output current and the high receiver-input impedance, a very large number (typically hundreds) of transceivers may be connected to a single data bus.


The receiver design also features a threshold of 2.3 volts (typical), providing a wider noise margin than would be possible with a receiver having the usual TTL threshold. A strobe turns off all drivers (high impedance) but does not affect receiver operation. These circuits are designed for operation from a single five-volt supply and include a provision to minimize loading of the data bus when the power-supply voltage is zero.

The SN55138 is characterized for operation over the full military temperature range of -55 °C to 125 °C; the SN75138 is characterized for operation from 0 °C to 70 °C.

SN55138 . . . J PACKAGE SN75138 . . . D, J, OR N PACKAGE (TOP VIEW)

GND [	1	U <sub>16</sub> V <sub>CC</sub>
1B 🗌	2	15 🗌 4B
1R 🗌	3	14 🗌 4R
1D [	4	13 🗌 4D
2D 🗌	5	12 🗆 S
2R 🗌	6	11 🗌 3D
2B 🗌	7	10 3R
GND [	8	9 3B

# SN55138 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

FUNCTION TABLE	
(TRANSMITTING)	


# FUNCTION TABLE (RECEIVING)

INP	UTS	OUT	PUTS
S	D	В	R
L	Н	L	Н
L	L	н	L

INPUTS	OUTPUT
SBD	R
ннх	L
нцх	н

H = high level, L = low level, X = irrelevant

#### logic symbol†




 $<sup>^{\</sup>dagger}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.




# logic diagram (positive logic)



Pin numbers showns are for D, J, and N packages.

#### schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55138	SN75138	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage		5.5	5.5	V
Driver off-state output voltage		7	7	٧
Low-level output current into the driver output	Low-level output current into the driver output			mA
	D package		950	
Continuous total dissipation at (or below)	FK or J package	1375		mW
25 °C free-air temperature (see Note 2)	J package		1025	11144
Driver off-state output voltage Low-level output current into the driver output  Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)  Operating free-air temperature range  Storage temperature range  Lead temperature 1,6 mm (1/16 inch) from case for 60 s	N package		1150	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 s	econds: J package	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package			260	°C
Case temperature for 60 seconds: FK package		260		°C

- NOTES: 1. All voltage values are with respect to both ground terminals connected together.
  - For operation above 25 °C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN55138 chips are alloy mounted and SN75138 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

# recommended operating conditions

		S	SN55138			SN75138			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧	
	Driver or strobe	2			2			v	
High-level input voltage, VIH	Receiver	3.2			2.9			ľ	
I am land in the second and Market	Driver or strobe			8.0			0.8	V	
Low-level input voltage, V <sub>IL</sub>	Receiver			1.5			1.8	ľ	
High-level output current, IOH	Receiver output			-400			-400	μΑ	
Landard and a second and a second	Driver output			100			100	^	
Low-level output current, IOL	Receiver output			16			16	mA	
Operating free-air temperature, TA		- 55		125	0		70	°C	



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†		S	N5513	8	S	N7513	8	UNIT
l	PARAM	EIEK	IEST CONL	JITIONS '	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	Input clamp voltage	Driver or strobe	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			- 1.5			-1.5	٧
Vон	High-level output voltage	Receiver		$I_{OH} = -400 \mu A$	2.4	3.5		2.4	3.5		٧
VOL	Low-level	Driver	$V_{IL(S)} = 0.8 V$				0.45			0.45	V
100	output voltage	Receiver	$V_{CC} = MIN,$ $V_{IH(S)} = 2 V,$	$V_{IH(R)} = V_{IH} min,$ $I_{OL} = 16 mA$			0.4			0.4	·
lı	Input current at maximum input voltage	Driver or strobe	V <sub>CC</sub> = MAX,	V <sub>I</sub> = V <sub>CC</sub>			1			1	mA
	High-level	Driver or strobe	$V_{CC} = MAX$ ,				40			40	
ΊΗ	input current	Receiver	$V_{CC} = 5 V$ , $V_{I(S)} = 2 V$	$V_{I(R)} = 4.5 V,$		25	300		25	300	μΑ
	Low-level	Driver or strobe	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		- 1	-1.6		- 1	-1.6	mA
IΙL	input current	Receiver	$V_{CC} = MAX,$ $V_{I(S)} = 2 V$	$V_{I(R)} = 0.45 \text{ V},$			- 50			- 50	μΑ
	Input current with power off	Receiver	V <sub>CC</sub> = 0,	V <sub>I</sub> = 4.5 V		1.1	1.5		1.1	1.5	mA
los	Short-circuit output current§	Receiver	V <sub>CC</sub> = MAX,		- 20		- 55	- 18		- 55	mA
		All driver outputs low	$V_{I(S)} = 0.8 \text{ V}$	$V_{I(D)} = 2 V,$		50	65		50	65	
Icc	Supply current	All driver outputs high	V <sub>CC</sub> = MAX, V <sub>I(S)</sub> = 2 V, Receiver outputs of	V <sub>I(R)</sub> = 3.5 V,		42	55		42	55	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Parenthetical letters D, R, and S used with V<sub>I</sub> refer to the driver input, receiver input, and strobe input, respectively.

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT			
<sup>t</sup> PLH	Driver	Driver			15	24	ns			
<sup>t</sup> PHL	Dilvei	$C_L = 50 \text{ pF},  R_L = 50 \Omega,$	14	24	115					
<sup>t</sup> PLH	Strobe	Dairean	Driver	Driver	Driver	See Figure 1		18	28	no
<sup>t</sup> PHL	Strobe	Dilvei			22	32	ns			
<sup>t</sup> PLH	Receiver	Receiver	$C_L = 15 \text{ pF},  R_L = 400 \Omega,$	-	7	15				
<sup>t</sup> PHL	Neceivei	neceivei	See Figure 2		8	15	ns			

<sup>†</sup>tpLH ≡ propagation delay time, low-to-high-level output



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

tpHL ≡ propagation delay time, high-to-low-level output

4 V

VOL

tPHL —— VOH

1.5 V

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. PROPAGATION DELAY TIMES FROM DATA AND STROBE INPUTS

FIGURE 2. PROPAGATION DELAY TIMES
FROM RECEIVER INPUT

- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_W = 100$  ns, PRR  $\leq 1$  MHz,  $t_f \leq 10$  ns,  $t_f \leq$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N916 or 1N3064.
  - D. When testing driver input (solid line) strobe must be low; when testing strobe input (dashed line) driver input must be high.

# TYPICAL CHARACTERISTICS†




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10





FIGURE 11

<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C is applicable to SN55138 circuits only.



# TYPICAL CHARACTERISTICS<sup>†</sup>



RECEIVER INPUT CURRENT RECEIVER INPUT VOLTAGE 1.6 V<sub>CC</sub> = 5 V VI(S) =2 V TA = 125, 25°C Current-mA 1.2 TA = -55°C 1.0 Input 8.0 0.6 TA = 25°C, -55°C TA = 125°C 0 VI(R)-Receiver Input Voltage-V





FIGURE 12 SUPPLY CURRENT



Current

ġ 20

40

10

n

FIGURE 13






FIGURE 14



Vcc-SupplyVoltage-V FIGURE 15

5 6

3



DRIVER PROPAGATION DELAY TIMES

V<sub>CC</sub>-SupplyVoltage-V

FIGURE 16




FIGURE 17




FIGURE 19

<sup>†</sup>Data for temperatures below 0 °C and above 70 °C is applicable to SN55138 circuits only.

CC-Supply Current-mA

20

10

n






FIGURE 21. POINT-TO-POINT COMMUNICATION OVER 50 FEET OF TWISTED PAIR AT 5 MHz




FIGURE 22. PARTY-LINE COMMUNICATION ON 500 FEET OF TWISTED PAIR AT 1 MHz



# 

TYPICAL VOLTAGE WAVEFORMS

FIGURE 23. POINT-TO-POINT COMMUNICATION OVER 1000 FEET OF COAX AT 1 MHz

D2155, JANUARY 1977-REVISED OCTOBER 1986

- Single 5-V Supply
- ±100 mV Sensitivity
- For Application As: Single-Ended Line Receiver Gated Oscillator Level Comparator
- Adjustable Reference Voltage
- TTL Outputs
- TTL-Compatible Strobe
- Designed for Party-Line (Data-Bus) Applications
- Common Reference Pin
- Common Strobe
- '141 Has Diode-Protected Input Stage for Power-Off Condition

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.


#### description

Each of these devices consists of a dual single-ended line receiver with TTL-compatible strobes and outputs. The reference voltage (switching threshold) is applied externally and can be adjusted from 1.5 volts to 3.5 volts, making it possible to optimize noise immunity for a given system design. Due to their low input current (less than 100 microamperes), they are ideally suited for party-line (bus-organized) systems.


The '140 has a common reference voltage pin and a common strobe. The '141 is the same as the '140 except that the input stage is diode protected.

The SN75140 and SN75141 are characterized for operation from 0 °C to 70 °C.

# D, JG, OR P PACKAGE (TOP VIEW)




#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




# FUNCTION TABLE

LINE INPUT	STROBE	OUTPUT
≤ V <sub>ref</sub> - 100 mV	L	Н
≥ V <sub>ref</sub> + 100 mV	X	L
×	н	L

H=high level, L=low level, X=irrelevant

#### schematic (each receiver)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

			UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	,	7	V
Reference input voltage, V <sub>ref</sub>		5.5	V
Line input voltage with respect to ground		-2 to 5.5	V
Line input voltage with respect to V <sub>ref</sub>		± 5	V
Strobe input voltage	5.5	V	
	D package	725	
Continuous total dissipation at (or below)	JG package	825	mW
25°C free-air temperature (see Note 2)	P package	1000	1
Operating free-air temperature range		0 to 70	°C
Storage temperature range		-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package		300	°C
ead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package			°C

NOTES: 1. Unless otherwise specified, voltage values are with respect to network terminal.

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, these chips are glass mounted. For SN75140 and SN75141 devices in the P package, use the 8.0-mW/°C curve.

#### recommended operating conditions

	MIN NO	XAM MC	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5 5.5	V
Reference input voltage, V <sub>ref</sub>	1.5	3.5	V
High-level line input voltage, VIH(L)	V <sub>ref</sub> +0.1	V <sub>CC</sub> -1	٧
Low-level line input voltage, VIL(L)	0	V <sub>ref</sub> - 0.1	V
High-level strobe input voltage, VIH(S)	2	5.5	V
Low-level strobe input voltage, V <sub>IL(S)</sub>	0	0.8	V



# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 10\%$ , V<sub>ref</sub> = 1.5 V to 3.5 V (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK(S)	Strobe input clamp vo	ltage	$I_{I(S)} = -12 \text{ mA}$			-1.5	V
Vон	High-level output volt	age	$V_{IL(L)} = V_{ref} - 100 \text{ mV}, V_{IL(S)} = 0.8 \text{ V},$ $I_{OH} = -400 \mu A$	2.4			v
V	Low lovel output velt		$V_{IH(L)} = V_{ref} + 100 \text{ mV}, V_{IL(S)} = 0.8 \text{ V},$ $I_{OL} = 16 \text{ mA}$			0.4	V
VOL	Low-level output voltage		$V_{IL(L)} = V_{ref} - 100 \text{ mV}, V_{IH(S)} = 2 \text{ V},$ $I_{OL} = 16 \text{ mA}$			0.4	
	Strobe input current	Strobe				1	
I(S)	at maximum input voltage	Com strb	$V_{I(S)} = 5.5 \text{ V}$			2	mA
	High-level	Strobe	V <sub>I(S)</sub> = 2.4 V			40	
		Com strb				80	1
I <sub>IH</sub>		Line input	V <sub>I(L)</sub> = 3.5 V, V <sub>ref</sub> = 1.5 V		35	100	μΑ
	input current	Reference	V <sub>I(L)</sub> = 0 V, V <sub>ref</sub> = 3.5 V		35	100	
		Com ref			70	200	
		Strobe	$V_{I(S)} = 0.4 \text{ V}$			-1.6	mA
	Low-level	Com strb	- VI(S) - 0.4 V			-3.2	11114
ΊL		Line input	$V_{I(L)} = 0 \text{ V, } V_{ref} = 1.5 \text{ V}$			-10	
	input current	Reference	V. 15 V. V. 20 V.			-10	μΑ
		Com ref	$V_{I(L)} = 1.5 \text{ V}, V_{ref} = 0 \text{ V}$			-20	1
los	Short-circuit output co	ırrent <sup>‡</sup>	V <sub>CC</sub> = 5.5 V	- 18		-55	mA
Іссн	Supply current, outpu	t high	$V_{I(S)} = 0 \text{ V}, V_{I(L)} = V_{ref} - 100 \text{ mV}$		18	30	mA
CCL	Supply current, outpu	t low	$V_{I(S)} = 0 \text{ V, } V_{I(L)} = V_{ref} + 100 \text{ mV}$		20	35	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\ddagger}$  Only one output should be shorted at a time.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $V_{ref} = 2.5 \text{ V}$ , $T_A = 25 ^{\circ}C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
•	Propagation delay time, low-to-			22	35	
tPLH(L)	high-level output from line input	$C_L = 15$ pF, $R_L = 400 \Omega$ , See Figure 1				ns
<sup>t</sup> PHL(L)	Propagation delay time, high-to-			22	30	115
	low-level output from line input			22	30	1
	Propagation delay time, low-to-			12	22	
tPLH(S)	high-level output from strobe input			12	22	
	Propagation delay time, high-to-			8	15	ns
tPHL(S)	low-level output from strobe input			٥	15	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$ 50%, Z<sub>out</sub> = 50  $\Omega$ .

- B. Unused strobes are to be grounded.
- C. C<sub>L</sub> includes probe and jig capacitance.
- D. All diodes are 1N3064.

FIGURE 1

#### TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE

VS

LINE INPUT VOLTAGE

4

Vcc = 5 V

Vref = 2.5 V - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) = 0


TA = 25 °C - VI(S) = 0

TA = 25 °C - VI(S) =




FIGURE 2

#### line receiver




#### high fan-out from standard TTL gate



†Although most Series 54/74 circuits have a guaranteed 2.4-V output at 400  $\mu$ A, they are typically capable of maintaining a 2.4-V output level under a load of 7.5 mA.


#### dual bus transceiver




Using this arrangement, as many as 100 transceivers can be connected to a single data bus. The adjustable reference voltage feature allows the noise margin to be optimized for a given system. The complete dual bus transceiver (SN754538 driver and SN75140 receiver) can be assembled in approximately the same space required by a single 16-pin package and only one power supply is required (+5 V). Data In and Data Out terminals are TTL compatible.



## schmitt trigger




#### **EXAMPLES OF TRANSFER CHARACTERISTICS**




Slowly changing input levels from data lines, optical detectors, and other types of transducers may be converted to standard TTL signals with this Schmitt trigger circuit. R1, R<sub>F</sub>, and R<sub>T</sub> may be adjusted for the desired hysteresis and trigger levels.

# gated oscillator



# OSCILLATOR FREQUENCY



# SN75146 DUAL DIFFERENTIAL LINE RECEIVER


D2609, FEBRUARY 1986

- Meets EIA Standards RS-422-A and RS-423-A
- Meets EIA Standards RS-232 and CCITT V.28 with External Components
- Meets Federal Standards 1020 and 1030
- Built-in 5-MHz Low-Pass Filter
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- 8-Pin Dual-In-Line Package
- Pinout Compatible with the μA9637 and μA9639


#### description

The SN75146 is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A. The receiver is designed to have a constant impedance with input voltages of  $\pm 3$  volts to  $\pm 25$  volts allowing it to meet the requirements of EIA standard RS-232-C and CCITT recommendation V.28 with the addition of an external bias resistor. This receiver is designed for low-speed operation below 355 kilohertz, and has a built-in 5-megahertz low-pass filter to attenuate high-frequency noise. The inputs are compatible with either a single-ended or a differential line system and the outputs are TTL compatible. This device operates from a single 5-volt power supply and is supplied in both the 8-pin dual-in-line and small outline packages.

The SN75146 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.




#### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Differential input voltage (see Note 2) ± 25 N
Output voltage (see Note 1)
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
JG package
P package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and P package 260 °C

NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

3. For operation above 25°C free-air temperature, derate the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, and the P package to 640 mW at 70°C at the rate of 8 mW/°C. The SN75146 chips are glass mounted in the JG package.

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	٧
Common-mode input voltage, V <sub>IC</sub>			± 7	V
Operating free-air temperature, TA	0	25	70	°C



# SN75146 DUAL DIFFERENTIAL LINE RECEIVER

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	There is a later at the control of t			-0.2 <sup>‡</sup>		0.2	V
VT	Threshold voltage $(V_{T+}$ and $V_{T-})$	See Note 4		-0.4 <sup>‡</sup>		0.4	]
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			70			mV
VIB	Input bias voltage	l <sub>1</sub> = 0		2		2.4	V
Voн	High-level output voltage	$V_{ID} = 0.2 V$	$I_0 = -1 \text{ mA}$	2.5	3.5		V
VOL	Low-level output voltage	$V_{ID} = -0.2 V$ ,	$I_0 = 20 \text{ mA}$		0.35	0.5	V
ri	Input resistance	See Note 5.	$V_1 = 3 \text{ V to } 25 \text{ V or}$	6	7.8	9.5	kΩ
L'I	input resistance		$V_1 = -3 \text{ V to } -25 \text{ V}$		7.0	5.5	
l <sub>1</sub>	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 10 V		1.1	3.25	mA
"	iii iii put cuireitt	See Note 6	V <sub>I</sub> = -10 V		-1.6	-3.25	] '''^
los	Short-circuit output current§	V <sub>O</sub> = 0,	V <sub>ID</sub> = 0.2 V	-40	- 75	- 100	mA
Icc	Supply current	$V_{1D} = -0.5 V$ ,	No load		35	50	mA


 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.


NOTES: 4. The expanded threshold parameter is tested with a  $500-\Omega$  resistor in series with each input.

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C 30 pF Con Figure 1		150	300	ns
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 30 pF, See Figure 1	100	150	300	ns

#### PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORM

NOTES: A.  $C_L$  includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 300$  kHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES




<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.


<sup>§</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

r<sub>i</sub> is defined by ΔV<sub>I</sub>/ΔI<sub>i</sub>.


<sup>6.</sup> The input not under test is grounded.

#### TYPICAL CHARACTERISTICS





# TYPICAL APPLICATION DATA



NOTE A: In order to meet the input-impedance and open-circuit-input voltage requirements of RS-232-C and CCITT V.28 and guarantee open-circuit-input failsafe operation, R and V are selected to satisfy the following equations:

$$V = -1.1 - 3.3 \frac{R}{r_i} \text{ volts}$$
$$3 \text{ k}\Omega \leq \frac{R(r_i)}{R + r_i} \leq 7 \text{ k}\Omega$$

FIGURE 4. RS-232-C SYSTEM APPLICATIONS






FIGURE 5. RS-422-A SYSTEM APPLICATIONS

# SN55150, SN75150 DUAL LINE DRIVERS

D951, JANUARY 1971-REVISED SEPTEMBER 1986


- Satisfies Requirements of EIA Standard RS-232-C
- Withstands Sustained Output Short-Circuit to any Low-Impedance Voltage Between – 25 V and 25 V
- 2 μs Max Transition Time Through the +3
   V to -3 V Transition Region Under Full
   2500-pF Load
- Inputs Compatible with Most TTL Families
- Common Strobe Input
- Inverting Output
- Slew Rate can be Controlled with an External Capacitor at the Output
- Standard Supply Voltages . . . ± 12 V

#### description


The SN55150 and SN75150 are monolithic dual line drivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500-pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL families. Operation is from +12-volt and -12-volt power supplies.

The SN55150 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75150 is characterized for operation from 0 °C to 70 °C.

SN55150 . . . JG PACKAGE SN75150 . . . D, JG, OR P PACKAGE (TOP VIEW)




SN55150 . . . FK PACKAGE



NC-No internal connection


#### logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, JG, and P packages.

## logic diagram (positive logic)



# schematic (each line driver)





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55150	SN75150	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)		15	15	V
Supply voltage V <sub>CC</sub> -		- 15	- 15	V
Input voltage		15	15	V
Applied output voltage		± 25	± 25	V
Continuous total dissipation at (or below) 25 °C	D package		725	
	FK package	1375		1
free-air temperature (see Note 2)	JG package	1050	825	mW
ree-air temperature (see Note 2)	P package		1000	1
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		~65 to 150	-65 to 150	°C
Case temperature for 60 seconds: FK package	Case temperature for 60 seconds: FK package			°C
Lead temperature 1,6 mm (1/16 inch) from case for	r 60 seconds: JG package	300		°C
Lead temperature 1,6 mm (1/16 inch) from case for	r 10 seconds: D or P package		260	°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, SN55150 chips are alloy mounted and SN75150 chips are glass mounted. In the P package use the 8.0-mW/ °C curve for these devices.

#### recommended operating conditions

		SN55150			SN75150		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>	10.8	12	13.2	10.8	12	13.2	V
Supply voltage, V <sub>CC</sub> -	-10.8	- 12	-13.2	- 10.8	- 12	-13.2	V
High-level input voltage, VIH	2		5.5	2		5.5	V
Low-level input voltage, VIL	0		0.8	0		0.8	V
Applied output voltage, VO			± 15			± 15	V
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDIT		OITIONC	NS	MIN	TYPT	MAX	UNIT	
Voн	High-level output voltage	$V_{CC+} = 10.8 \text{ V},$ $V_{IL} = 0.8 \text{ V},$			5	8		V
VOL	Low-level output voltage (see Note 3)	$V_{CC+} = 10.8 \text{ V},$ $V_{IH} = 2 \text{ V},$				-8	- 5	V
	High level input correct	$V_{CC+} = 13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V},$		Data input		1	10	
ЧН	High-level input current	$V_{CC} = -13.2 \text{ V},$ $V_{I} = 2.4 \text{ V}$		Strobe input		2	20	μΑ
	l and level in the annual in	$V_{CC+} = 13.2 \text{ V},$		Data input		- 1	- 1.6	mA
111	Low-level input current	$V_{CC-} = -13.2 \text{ V},$ $V_{I} = 0.4 \text{ V}$		Strobe input		- 2	-3.2	] mA
			Vo =	V <sub>O</sub> = 25 V		2	8	
	Short-circuit output current <sup>‡</sup>	$V_{CC+} = 13.2 \text{ V},$				- 3	-8	1
los		$V_{CC-} = -13.2 \text{ V}$			10	15	30	mA
			V <sub>0</sub> =	$0, V_1 = 0$	- 10	- 15	- 30	1
Іссн+	Supply current from $V_{CC+}$ , high-level output	$V_{CC+} = 13.2 \text{ V},$ $V_{I} = 0,$				10	22	mA
Іссн-	Supply current from $V_{CC-}$ , high-level output	$V_I = 0,$ $R_L = 3 k\Omega,$ $T_A = 25 °C$		J 112,		- 1	- 10	
ICCL+	Supply current from V <sub>CC+</sub> , low-level output	$V_{CC+} = 13.2 \text{ V},$			,	8	17	
ICCL-	Supply current from V <sub>CC</sub> - , low-level output	$T_A = 25^{\circ}C$	$V_I = 3 V$ , $R_L = 3 k\Omega$ $T_A = 25 ^{\circ}C$			-9	- 20	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -12 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .


NOTE 3: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more negative voltage.


# switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ (see Figure 1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tTLH	Transition time, low-to-high-level output	C <sub>L</sub> = 2500 pF,	0.2	1.4	2	μS
tTHL	Transition time, high-to-low-level output	$R_L = 3 k\Omega$ to $7 k\Omega$	0.2	1.5	2	μS
<sup>t</sup> TLH	Transition time, low-to-high-level output	C <sub>L</sub> = 15 pF,		40		ns
tTHL	Transition time, high-to-low-level output	$R_L = 7 k\Omega$		20		ns
tPLH	Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15 pF,		60		ns
tPHL	Propagation delay time, high-to-low-level output	$R_L = 7 k\Omega$		45		ns

<sup>\*</sup>Not more than one output should be shorted at a time.

#### PARAMETER MEASUREMENT INFORMATION






NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq$  50%,  $Z_{out} \approx$  50  $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

#### FIGURE 1. SWITCHING CHARACTERISTICS

#### TYPICAL CHARACTERISTICS

**OUTPUT CURRENT** 





#### TYPICAL APPLICATION DATA




FIGURE 3. DUAL-CHANNEL SINGLE-ENDED INTERFACE CIRCUIT MEETING MIL-STD-188C, PARAGRAPH 7.2.



# SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3 STATE OUTPUTS

D2453, DECEMBER 1978-REVISED OCTOBER 1986


- Meets EIA Standard RS-422-A
- High-Impedance Output State for Party-Line Operation
- High Output Impedance in Power-Off Condition
- Low Input Current to Minimize Loading
- Single 5-V Supply
- 40-mA Sink- and Source-Current Capability
- High-Speed Schottky Circuitry
- Low Power Requirements

#### description

These line drivers are designed to provide differential signals with high current capability on balanced lines. These circuits provide strobe and enable inputs to control all four drivers, and the SN75151 provides an additional enable input for each driver. The output circuits have active pull-up and pull-down and are capable of sinking or sourcing 40 milliamperes.

The SN75151 and SN75153 meet all requirements of EIA Standard RS-422-A and Federal Standard 1020. They are characterized for operation from 0°C to 70°C.

# SN75151 DW, J, OR N PACKAGE (TOP VIEW)



#### SN75153 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

1A 1 U16 V	cc'
1Y 2 15 4	Α
1Z 🛛 3 14 🗍 4	Y
CC 4 13 4	Z
2Z 🛮 5 12 🗎 S	;
2Y 6 11 3	Z
2A 🛮 7 10 🗓 3	Ϋ́
GND 8 9 3	Α

#### **FUNCTION TABLES**

#### SN75151


INPUTS				OUTPUTS	
ENABLE CC	ENABLE C	STROBE S	DATA A	Υ	z
L	Х	Х	Х	Z	Z
X	L	X	Х	z	Z
Н	н	L	Х	L	Н
Н	н	X	L	L	Н
Н	н	н	н	н	L

#### SN75153

	OUTPUTS			
ENABLE	STROBE S	DATA A	Y	z
L	Х	Х	Z	Z
н	L	X	L	Н
н	X	L	L	Н
н	н	н	Н	L


### logic symbols†


	SN75151	
S (15) CC (5) (11) (11) (12) (6) (9) (14) (14) (15) (16) (19) (19) (19)	G1 G2 1 2EN D	(2) 1Y (3) 12 (8) 2Y (77) 2Z (12) 3Y (13) 3Z (18) 4Y (17) 4Z
2A (9) 3C (14) 3A (11) 4C (16)		(12) 3Y (13) 3Z (18) 4Y




<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagrams (positive logic)





### SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS



All resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
DW package	1125 mW
J package	1025 mW
N package	1150 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

- NOTES: 1. All voltage values, except differential output voltage VOD, are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate the DW package at the rate of 9 mW/°C, the J package at the rate of 8.2 mW/°C, and the N package at the rate of 9.2 mW/°C. In the J package, the chips are glass mounted.

### SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3 STATE OUTPUTS

### recommended operating conditions

	Mil	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.7	5 5	5.25	V
High-level input voltage, VIH		2		V
Low-level input voltage, VIL			0.8	V
Common-mode output voltage, VOC	-0.2	5	6	V
High-level output current, IOH			-40	mA
Low-level output current, IOL			40	. mA
Operating free-air temperature, TA		)	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	CC, S			- 2	v
VIK	input clamp voltage	l <sub>l</sub> = -12 mA	All others		-0.9	- 1.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		V <sub>CC</sub> = MIN,	I <sub>OH</sub> = -20 mA	2.5			
∨он	High-level output voltage	$V_{IL} = MAX$ ,					\ \ \
		V <sub>IH</sub> = 2 V	I <sub>OH</sub> = -40 mA	2.4			
VOL	Low-level output voltage	$V_{CC} = MIN,$	$V_{IL} = MAX,$			0.5	V
.01		$V_{IH} = 2 V$ ,	I <sub>OL</sub> = 40 mA				
VOD1	Differential output voltage	$V_{CC} = MAX,$	10 = 0		3.4	2V <sub>OD2</sub>	V
V <sub>OD2</sub>	Differential output voltage	VCC = MIN		2	2.8		V
Δ Vop	Change in magnitude of	VCC = MIN			± 0.01	±0.4	V
AIVODI	differential output voltage§	ACC = 141114	P. 100.0		10.01	10.4	
V	C	V <sub>CC</sub> = MAX	R <sub>L</sub> = 100 Ω,		1.8	3	V
Voc	Common-mode output voltage	V <sub>CC</sub> = MIN	See Figure 1		1.6	3	]
Δ Voc	Change in magnitude of	V <sub>CC</sub> = MIN or MAX			± 0.02	± 0.4	V
Alvoci	common-mode output voltage §	ACC = MIN OLIMAY		1	E U.UZ	± 0.4	V
	Off-state (high-impedance-	$V_{CC} = MAX,$	V <sub>O</sub> = 0.5 V			- 20	
loz	state) output current	Enable at 0.8 V	$V_0 = 2.5 \text{ V}$	}		20	μΑ
	state, output current	Lilable at 0.0 V	VO = VCC			20	
	,		$V_0 = 6 V$		0.1	100	
Ю	Output current with power off	$V_{CC} = 0$	$V_0 = -0.25 \text{ V}$		-0.1	- 100	μΑ
			$V_0 = -0.25 \text{ V to 6 V}$			±100	
11	Input current at	$V_{CC} = MAX,$	$V_1 = 5.5 \text{ V}$	Ì		0.1	mA
'1	maximum input voltage						1
ин	High-level input current	$V_{CC} = MAX$ ,	C('151), A			20	μΑ
11/1		V <sub>1</sub> = 2.4 V	CC, S			. 80	ļ
կլ	Low-level input current	$V_{CC} = MAX,$	C ('151), A			-0.36	mA
		V <sub>I</sub> = 0.4 V	cc,s			-1.6	
los	Short-circuit output current#	VCC = MAX	· · · · · · · · · · · · · · · · · · ·	- 50	- 90	- 150	mA
Icc	Supply current (both drivers)	$V_{CC} = MAX$ ,	Outputs disabled	ļ	30	60	mA
		No load	Outputs enabled		60	80	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>^{\</sup>ddagger}$  All typical values are at T<sub>A</sub> = 25 °C and V<sub>CC</sub> = 5 V except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.

 $<sup>^{\</sup>S}\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitudes of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

In EIA Standard RS-422-A, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS.

<sup>#</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 0 °C to 70 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega, \text{ See Figure 2},$		15	30	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Termination A		15	30	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	C <sub>1</sub> = 30 pF, See Figure 2, Termination B		13	25	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CL = 30 pr, See Figure 2, Termination B		13	25	ns
<sup>†</sup> TLH	Transition time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega, \text{ See Figure 2},$		12	20	ns
<sup>†</sup> THL	Transition time, high-to-low-level output	Termination A		12	20	ns
<sup>t</sup> PZH	Outut enable time to high level	$C_L = 30 \text{ pF}, R_L = 60 \Omega, \text{ See Figure 3}$		18	35	ns
<sup>t</sup> PZL	Output enable time to low level	$C_L = 30 \text{ pF}, R_L = 111 \Omega, \text{ See Figure 4}$		20	35	ns
<sup>t</sup> PHZ	Output disable time from high level	$C_L = 30 \text{ pF}, R_L = 60 \Omega, \text{ See Figure 3}$		19	30	ns
tPLZ	Output disable time from low level	$C_L = 30 \text{ pF}, R_L = 111 \Omega, \text{ See Figure 4}$		13	30	ns
	Overshoot factor	$R_L = 100 \Omega$ , See Figure 2, Termination C			10	%

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES

1 kΩ

INPUT



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \ \Omega$ , PRR  $\leq 10 \ MHz$ . B.  $C_L$  includes probe and jig capacitance.


-tTHL

FIGURE 2. tplH, tpHL, tTLH, tTHL, AND OVERSHOOT FACTOR

**VOLTAGE WAVEFORMS** 

### SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### PARAMETER MEASUREMENT INFORMATION



### **TEST CIRCUIT**





FIGURE 3. tPZH AND tPHZ

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ .

B. C<sub>L</sub> includes probe and jig capacitance.



TEST CIRCUIT




FIGURE 4. tpzL AND tpLZ


NOTES: A. The pulse generators have the following characteristics:  $Z_{OUT} = 50 \Omega$ , PRR  $\leq 500 \text{ kHz}$ . B.  $C_L$  includes probe and jig capacitance.

### SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

### TYPICAL CHARACTERISTICS

Y OUTPUT VOLTAGE

vs



V<sub>I</sub>-Data Input Voltage-V

### FIGURE 5



ENABLE INPUT VOLTAGE





FIGURE 6

Y OR Z OUTPUT VOLTAGE

ENABLE INPUT VOLTAGE




V<sub>I</sub>-Enable Input Voltage-V

FIGURE 7

NOTES: 3. The A input is connected to VCC during the testing of the Y outputs and to ground during testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to VCC during the testing of the Z outputs.




NOTES: 3. The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during testing of the Z outputs.


4. The A input is connected to ground during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z inputs.



8

### SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS





NOTES: 3. The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z inputs.

TYPICAL CHARACTERISTICS

### SN55152, SN75152 **DUAL LINE RECEIVERS**

D1114. AUGUST 1972-REVISED SEPTEMBER 1986

- Meets Specifications of EIA RS-232-C or MIL-STD-188CT
- **Dual Differential Receiver with Independent** Strobes
- Common-Mode Input Voltage Range . . . ± 25 V
- Differential Input Capability with One Input Grounded . . . ±25 V
- Continuously Adjustable Hysteresis with **External Resistors**
- Standard Supply Voltages . . . + 12 V and - 12 V
- Input Hysteresis (Double Thresholds) Remain Approximately Fixed for Power Supply and/or Temperature Variations

### description


The SN55152 and SN75152 are dual differential line receivers designed to meet the requirements of EIA Standard RS-232-C or MIL-STD-188 interfaces. A single control, HYST CONT, sets the input hysteresis for the required operation. An added feature is the capability of adjusting the hysteresis to any voltage between  $\pm 0.3$  volt typical and ±5 volts typical by means of the hysteresis adjust terminals, 1HYST ADJ and 2HYST ADJ, making the SN55152 and SN75152 useful for a wide variety of line receiver and Schmitt trigger applications. The large common-mode input voltage range and differential input voltage (±25 volts) give the circuit added versatility. The SN55152 and SN75152 are designed for operation from standard  $\pm 12$ -volt supplies with  $\pm 10\%$ variation. Each receiver has an output strobe that is TTL compatible.

The SN55152 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN75152 is characterized for operation from 0°C to 70°C.

### SN55152 . . . J PACKAGE SN75152 . . . D, J, OR N PACKAGE (TOP VIEW)

HYST CONT 1 1 16 VCC+ 10∪т Г 15 T 20UT 1STRB ∏3 14 2STRB 1HYST ADJ 13 2HYST ADJ 1IN - [ 5 12 2IN -1R⊤ ∏6 11∏ 2R⊤ 1IN + ∏7 10 2IN + GND ∏8 9 □ Vcc -

### SN55152 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

<sup>†</sup> To meet the specifications of EIA Standard RS-232-C, connect the hysteresis control pin, HYST CONT, to V<sub>CC</sub> \_ . Also, connect termination resistor pin 1RT to inverting input 1IN-, and termination resistor pin 2RT to inverting input 2IN-. To meet the specifications of MIL-STD-188, leave HYST CONT, 1RT, and 2RT open.

### **FUNCTION TABLE** (EACH RECEIVER)

LINE INPUT	STROBE	OUTPUT
Н	Н	Н
L	н	Ĺ
x	L	н

### Definition of logic levels:

For the strobe: H (high) is any voltage between

VIH min and VCC.

L (low) is any voltage between ground and VIL max.


For the line input: H (high) is any differential input voltage (VID)<sup>‡</sup> more positive

than V<sub>T-</sub>, once the level of VT + has been reached.

L (low) is any differential input voltage (VID)<sup>‡</sup> more negative than VT+, once the level of VT - has been reached.


X (irrelevant) is any input voltage permitted by maximum ratings.

### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### logic diagram (positive logic)



<sup>&</sup>lt;sup>‡</sup> Differential input voltages (V<sub>T</sub> and V<sub>ID</sub>) are at the noninverting input terminal IN+ with respect to the inverting input terminal IN-.

Pin numbers shown are for D, J, and N packages.

### schematic (each receiver)



Portions of circuit within dashed lines are common to both receivers. Resistor values shown are nominal.

### SN55152, SN75152 DUAL LINE RECEIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55152	SN75152	UNIT
Supply voltage, V <sub>CC +</sub> (see Note 1)		15	15	V
Supply voltage, V <sub>CC</sub> _ (see Note 1)	- 15	- 15	V	
Voltage at any line input with respect to other line input, ground,	± 25	± 25	V	
R <sub>T</sub> terminal voltage (see Note 1)		± 25	± 25	V
	D package		950	
Continuous total dissipation at (or below)	FK package	1375		mW
25 °C free-air temperature (see Note 2)	J package	1375	1025	7 """
	N package		1150	1
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package		260	°C

- NOTES: 1. These voltage values are with respect to network ground terminal.
  - For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55152
    chips are alloy mounted and SN75152 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

### recommended operating conditions

		SN55152			SN75152			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC+</sub>	10.8	12	13.2	10.8	12	13.2	V	
Supply voltage, V <sub>CC</sub> _	- 10.8	-12	-13.2	- 10.8	-12	-13.2	V	
High-level input voltage at strobe, VIH(S)	2			2			V	
Low-level input voltage at strobe, V <sub>IL(S)</sub>			0.8			0.8	V	
Operating free-air temperature, TA	- 55		125	0		70	°C	



# SN55152, SN75152 DUAL LINE RECEIVERS

### electrical characteristics over operating free-air temperature range, $V_{CC+} = 12 \text{ V} \pm 10\%$ , $V_{CC-} = -12 \text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER			TEST FIGURE	TEST CONDITIONS	ş†	MIN (S	TYP <sup>‡</sup> SEE NOT	MAX E 3)	UNIT
V <sub>T+</sub>	Positive-going threshold vol	tago			′75152	0.1	0.3	0.5	\ \ \
VI+		See	1 1	MIL-STD-188 Conditions	′55152	0.03	0.3	0.5	L V
V <sub>T</sub> _	Negative-going threshold vo				′75152	-0.5	-0.3	-0.1	l v
		Figure 8			′55152	-0.5	-0.3	-0.03	Ļ
ν <sub>T+</sub>	Positive-going threshold vol	tage	2	EIA RS-232-C Conditions		1.5	2.2	3	l v l
V <sub>T</sub> _	Negative-going threshold vo	oltage		EIA 113-232-C Conditions		-3	-2.2	- 1.5	ľ
Vон	High-level output voltage		1 and 2	$V_{ID} = V_{T+} \text{ max},$ $V_{I(strobe)} = 2 \text{ V},$ $I_{OH} = -500 \mu\text{A}$		3	4.1	6	V
VOH	Trigit-level output voltage		1 and 2	$V_{ID} = V_{T-} \text{ min},$ $V_{I(strobe)} = 0.8 \text{ V},$ $I_{OH} = -500 \mu\text{A}$			4.1	6	
V <sub>OL</sub>	Low-level output voltage		1 and 2	$V_{ID} = V_{T-} min$ , $V_{I(strobe)} = 2 V$ , $I_{OL} = 6.4 mA$		0	0.15	0.4	٧
l <sub>l</sub>	Input current into strobe at maximum strobe voltage		3	V <sub>I(strobe)</sub> = 5.5 V			0.1	1	mA
<sup>1</sup> IH	High-level strobe current		3	V <sub>l(strobe)</sub> = 2.4 V			30	80	μΑ
4L	Low-level strobe current		3	$V_{l(strobe)} = 0.4 V$			-0.5	-1.5	mA
		MIL-STD-188	4	$ V_{ID}  = 0 V \text{ to } 25 V, R_T \text{ open}$	$T_A = 25$ °C	6	9		
rl	Input resistance	EIA RS-232-C	4	$ V_{ID}  = 3 \text{ V to } 25 \text{ V},$ $R_T$ connected to inverting line input, $T_A = 25  ^{\circ}\text{C}$		3	5	7	kΩ
V <sub>I(open)</sub>	Open-circuit input voltage		5				+1	± 2	V
los	Short-circuit output current		6	V <sub>ID</sub> = 3 V			- 1.9	-4	mA
ICC+	Supply current from V <sub>CC+</sub>		1	$V_{ID} = -3 V$ , $V_{I(strobe}$	<sub>e)</sub> = 2.4 V		10	16	mA
ICC –	Supply current from V <sub>CC</sub> -		1	$V_{ID} = -3 V$ , $V_{I(strobe}$	e) = 2.4 V		-7	- 13	mA


<sup>†</sup>Differential input voltages (V<sub>T</sub> and V<sub>ID</sub>) are at the noninverting line input terminal with respect to the inverting line input terminal.

### switching characteristics, $VCC_{+} = 12 \text{ V}$ , $VCC_{-} = -12 \text{ V}$ , $T_{A} = 25 ^{\circ}C$

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	7	C <sub>I</sub> = 15 pF		40		ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		C[ = 13 pi		60		

<sup>&</sup>lt;sup>‡</sup>Typical values are at V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = -12 V, T<sub>A</sub> = 25 °C.

NOTE 3: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only, e.g., when -0.1 V is the maximum, the minimum limit is a more negative voltage.



NOTE: Output is open for testing I<sub>CC+</sub> and I<sub>CC-</sub>

FIGURE 1. MIL-STD-188 CONDITION




FIGURE 2. EIA RS-232-C CONDITION




FIGURE 3





FIGURE 4










FIGURE 6



**TEST CIRCUIT** 




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $Z_{out} \approx 50 \Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 7. PROPAGATION DELAY TIMES



## OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE



V<sub>ID</sub>-DIFFERENTIAL INPUT VOLTAGE-V
FIGURE 8

# THRESHOLD VOLTAGE VARIATION vs POSITIVE SUPPLY VOLTAGE





FIGURE 9




### THRESHOLD VOLTAGE VARIATION vs

**NEGATIVE POWER SUPPLY** 



### THRESHOLD VOLTAGE

vs HYSTERESIS ADJUST RESISTANCE



 ${R_{adj}}^{\dagger}-\text{HYSTERESIS ADJUST RESISTANCE}-k\Omega$   $^{\dagger}{R_{adj}} \text{ is connected between Hysteresis Adjust terminal and V}_{C}-.$ 

FIGURE 11



### PROPAGATION DELAY TIME VS




FIGURE 12

### TYPICAL APPLICATIONS

Some typical applications of the SN55152 and SN75152 are as follows:

- MIL-STD-188 Interface Receiver
- EIA RS-232-C Interface Receiver
- Single-Ended Line Receiver
- Differential Line Receiver
- High-Noise-Immunity Line Receiver
- Schmitt Trigger
- High-Voltage-Logic-to-TTL Translator
- MOS-to-TTL Converter
- Pulse Generator
- Threshold Detector
- Pulse Shaper

### TYPICAL APPLICATIONS






FIGURE 13. MIL-STD-188 SINGLE-ENDED LINE RECEIVER



NORMAL OPERATION



**FAIL-SAFE OPERATION** 

FIGURE 14. EIA RS-232-C SINGLE-ENDED RECEIVER



### TYPICAL APPLICATIONS





FIGURE 15. SINGLE-ENDED TRANSMITTER WITH DRIVER "OR" CAPABILITY
AND RECEIVER WITH ADJUSTABLE NOISE IMMUNITY



Frequency to 0.5 MHz Common-Mode Voltage . . . -12 V to +10 V

FIGURE 16. BALANCED LINE OPERATION WITH HIGH COMMON-MODE-VOLTAGE CAPABILITY

<sup>&</sup>lt;sup>†</sup>The 1N4444 diodes are required only for negative common-mode protection at the driver outputs.


### SN55154, SN75154 QUADRUPLE LINE RECEIVERS

D899, NOVEMBER 1970-REVISED SEPTEMBER 1986


- Satisfies Requirements of EIA Standard RS-232-C
- Input Resistance . . . 3 k $\Omega$  to 7 k $\Omega$  over Full RS-232-C Voltage Range
- Input Threshold Adjustable to Meet "Fail-Safe" Requirements Without Using External Components
- Built-In Hysteresis for Increased Noise Immunity
- Inverting Output Compatible with TTL
- Output with Active Pull-Up for Symmetrical Switching Speeds
- Standard Supply Voltages . . . 5 V or 12 V

### description

The SN55154 and SN75154 are monolithic Low-Power Schottky line receivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA standard RS-232-C. Other applications are for relatively short, single-line, point-to-point data transmission and for level translators. Operation is normally from a single five-volt supply; however, a built-in option allows operation from a 12-volt supply without the use of additional components. The output is compatible with most TTL circuits when either supply voltage is used.



SN55154 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

†For function of R1, see schematic

In normal operation, the threshold-control terminals are connected to the  $V_{CC1}$  terminal, even if power is being supplied via the alternate  $V_{CC2}$  terminal. This provides a wide hysteresis loop, which is the difference between the positive-going and negative-going threshold voltages. See typical characteristics. In this mode of operation, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

The SN55154 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75154 is characterized for operation from 0 °C to 70 °C.

### SN55154, SN75154 QUADRUPLE LINE RECEIVERS


### logic symbol†

#### $\overline{\Delta}$ (<u>13)</u> 1Y 1T (3) HRS ADJ (5) 2A (12) 2Y 2T (2) (6) (11) 3Y 3T (1) (7)(10) 4Y (14)


<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

### logic diagram



#### schematic



NOTE 1: When V<sub>CC1</sub> is used, V<sub>CC2</sub> may be left open or shorted to V<sub>CC1</sub>. When V<sub>CC2</sub> is used, V<sub>CC1</sub> must be left open or connected to the threshold control pins.



### SN55154, SN75154 QUADRUPLE LINE RECEIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55154	SN75154	UNIT
	7	7	٧
Alternate supply voltage, V <sub>CC2</sub>		14	V
Input voltage		±25	V
D package		950	
FK package	1375		mW
J package	1375	1025	11100
N package		1150	
	-55 to 125	0 to 70	°C
,	-65 to 150	-65 to 150	°C
	260		°C
package	300	300	°C
or N package		260	°C
	FK package  J package  N package	7 14 ±25  D package FK package 1375 J package 1375 N package -55 to 125 -65 to 150 package 300	7 7 14 14 14 125 ±25 ±25  D package 950  FK package 1375  J package 1375 1025  N package 1150  -55 to 125 0 to 70  -65 to 150 -65 to 150  package 300 300

### recommended operating conditions

	S	N5515	4	SN75154			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Normal supply voltage, V <sub>CC1</sub>	4.5	5	5.5	4.5	5	5.5	V
Alternate supply voltage, V <sub>CC2</sub>	10.8	12	13.2	10.8	12	13.2	٧
High-level input voltage, VIH (see Note 4)	3		15	3		15	٧
Low-level input voltage, V <sub>IL</sub> (see Note 4)	- 15		- 3	- 15		-3	٧
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

- NOTES: 2. Voltage values are with respect to network ground terminal.
  - 3. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55154 chips are alloy mounted and SN75154 chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.
  - 4. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic and threshold levels only, e.g., when 0 V is the maximum, the minimum limit is a more negative voltage.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER			TEST	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
	FARAIVIETE	n	FIGURE	TEST CONDITIONS	(SI	EE NOT	E 4)	ONT
V <sub>T+</sub>	Positive-going	Normal operation	1		0.8	2.2	3	v
VI+	threshold voltage	Fail-safe operation	'		0.8	2.2	3	"
VT-	Negative-going	Normal operation	1		-3	-1.1	0	V
VI-	threshold voltage	Fail-safe operation	1 '		0.8	1.4	3	*
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Normal operation	1		0.8	3.3	6	V
vnys	Trysteresis (V   + - V   -/	Fail-safe operation	, ,		0	0.8	2.2	l
∨он	High-level output voltage		1	$I_{OH} = -400  \mu A$	2.4	3.5		V
VOL	Low-level output voltage		1	I <sub>OL</sub> = 16 mA		0.29	0.4	V
				$\Delta V_{\parallel} = -25 \text{ V to } -14 \text{ V}$	3	5	7	
			ł	$\Delta V_{l} = -14 \text{ V to } -3 \text{ V}$	3	5	7	]
ri	Input resistance		2	$\Delta V_{\parallel} = -3 \text{ V to } 3 \text{ V}$	3	6	8	kΩ
			1	$\Delta V_{I} = 3 \text{ V to } 14 \text{ V}$	3	5	7	
1				$\Delta V_{\parallel} = 14 \text{ V to } 25 \text{ V}$	3	5	7	
V <sub>I(open)</sub>	Open-circuit input voltage		3	I <sub>1</sub> = 0	0	0.2	2	V
los	Short-circuit output currer	nt†	4	$V_{CC1} = 5.5 \text{ V}, V_{I} = -5 \text{ V}$	- 10	- 20	- 40	mA
I <sub>CC1</sub>	Supply current from V <sub>CC</sub>	5		V <sub>CC1</sub> = 5.5 V, T <sub>A</sub> = 25°C		20	35	mA
I <sub>CC2</sub>	Supply current from VCC2	2	1 "	$V_{CC2} = 13.2 \text{ V}, T_A = 25 ^{\circ}\text{C}$		23	40	1

<sup>&</sup>lt;sup>†</sup>Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC1} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ , $N = 10 \,^{\circ}$

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		$C_L$ = 50 pF, $R_L$ = 390 $\Omega$		11		ns
tPHL	Propagation delay time, high-to-low-level output	ٔ ء			8		. ns
tTLH	Transition time, low-to-high-level output	6			7		ns
<sup>†</sup> THL	Transition time, high-to-low-level output				2.2		ns

### TYPICAL CHARACTERISTICS



NOTE 5: For normal operation, the threshold controls are connected to V<sub>CC1</sub>. For fail-safe operation, the threshold controls are open.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC1</sub> = 5 V, T<sub>A</sub> = 25 °C.

### d-c test circuits†

#### TEST TABLE

TEST	MEASURE	Α	Т	Υ	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open-circuit input	V <sub>OH</sub>	Open	Open	ЮН	4.5 V	Open
(fail safe)	VoH	Open	Open	Іон	Open	10.8 V
V <sub>T+</sub> min,	Voн	0.8 V	Open	ЮН	5.5 V	Open
V <sub>T</sub> min (fail safe)	Voн	0.8 V	Open	Іон	Open	13.2 V
V <sub>T+</sub> min (normal)	Voн	Note A	Pin 15	ЮН	5.5 V and T	Open
V   + min (normal)	VOH	Note A	Pin 15	ЮН	Т	13.2 V
V <sub>IL</sub> max,	Voн	-3 V	Pin 15	Іон	5.5 V and T	Open
V <sub>T —</sub> min (normal)	Voн	-3 V	Pin 15	Іон	Т	13.2 V
VIH min, VT + max,	VOL	3 V	Open	loL	4.5 V	Open
V <sub>T -</sub> max (fail safe)	VOL	3 V	Open	loL	Open	10.8 V
V <sub>IH</sub> min, V <sub>T+</sub> max	VOL	3 V	Pin 15	loL	4.5 V and T	Open
(normal)	V <sub>OL</sub>	3 V	Pin 15	loL	Т	10.8 V
VT _ max (normal)	V <sub>OL</sub>	Note B	Pin 15	loL	5.5 V and T	Open
V I ~ max (normal)	V <sub>OL</sub>	Note B	Pin 15	loL	Т	13.2 V

NOTES: A. Momentarily apply -5 V, then 0.8 V.

B. Momentarily apply 5 V, then ground.





FIGURE 1. VIH, VIL, VT+, VT-, VOH, VOL

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


### d-c test circuits† (continued)



**TEST TABLE** 

Т	VCC1 (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open	5 V	Open
Open	GND	Open
Open	Open	Open
Pin 15	T and 5 V	Open
GND	GND	Open
Open	Open	12 V
Open	Open	GND
Pin 15	Т	12 V
Pin 15	Т	GND
Pin 15	Т	Open


FIGURE 2. ri



TEST TABLE

т	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open	5.5 V	Open
Pin 15	5.5 V	Open
Open	Open	13.2 V
Pin 15	T	13.2 V

FIGURE 3. VI(open)



-----

5.5 V O O O 13.2 V

OPEN OPEN OPEN

T VCC1 VCC2 R1


OPEN OPEN


FIGURE 5. ICC

All four line receivers are tested simultaneously.

FIGURE 4. IOS

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.





NOTES: A. The pulse generator has the following characteristics:  $Z_{OUt} = 50 \Omega$ ,  $t_W = 200 \text{ ns}$ , duty cycle  $\leq 20\%$ .

- B. C<sub>1</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064.

FIGURE 6. SWITCHING TIMES


- 10-mA Current Limited Output
- Wide Range of Supply Voltage . . . VCC = 4.5 V to 15 V
- Low Power . . . 130 mW
- **Built-In 5-Volt Regulator**
- **Response Control Provides:** Input Threshold Shifting Input Noise Filtering
- Power-Off Output Resistance . . . 300  $\Omega$  Tvp
- **Driver Input TTL Compatible**

### description


The SN75155 is a monolithic line driver and receiver that is designed to satisfy the requirements of the standard interface between data terminal equipment and communication equipment as defined by EIA standard RS-232-C. A Response Control input is provided for the receiver. A resistor or a resistor and a bias voltage can be connected between the response control input and ground to provide noise filtering. The driver used is similar to the SN75188. The receiver used is similar to the SN75189A.

The SN75155 is characterized for operation from 0°C to 70°C.

### D. JG. OR P PACKAGE (TOP VIEW)




### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

### logic diagram



### schematic



All resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)
Supply voltage, V <sub>CC</sub> = (see Note 1)
Input voltage range: Driver
Receiver
Output voltage range (Driver)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
JG package
P package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds, JG package 300°C
Case temperature for 60 seconds, FK package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds, D or P package 260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Table. In the JG package, SN75155 chips are glass mounted.

#### **DISSIPATION DERATING TABLE**

PACKAGE	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR	ABOVE TA	T <sub>A</sub> = 70°C POWER RATING
D	725 mW	5.8 mW/°C	25°C	464 mW
JG	825 mW	6.6 mW/°C	25°C	528 mW
P	1000 mW	8.0 mW/°C	25°C	640 mW



### recommended operating conditions

PARAMETERS	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>	4.5	12	15	V
Supply voltage, V <sub>CC</sub> _	-4.5	- 12	- 15	٧
Input voltage, driver, V <sub>I(D)</sub>			±15	V
Input voltage, receiver, V <sub>I(R)</sub>	- 25		25	V
High-level input voltage, driver, VIH	2			٧
Low-level input voltage, driver, V <sub>IL</sub>			0.8	V
Response control current			±5.5	mA
Output current, receiver, IO(R)			24	mA
Operating free-air temperature, TA	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### total device

	PARAMETERS	TEST CONDITIONS		MIN TYP	† MAX	UNIT
		$V_{CC+} = 5 \text{ V},  V_{CC-} = -5 \text{ V},$	$V_{I(D)} = 2 V$	6.3	8.1	
ICCH+	High-level supply current	$V_{CC+} = 9 \text{ V},  V_{CC-} = -9 \text{ V},$	$V_{I(R)} = 2.3 V,$	9.1	11.9	mA
		$V_{CC+} = 12 \text{ V},  V_{CC-} = -12 \text{ V},$	Output open	10.4	14	
		$V_{CC+} = 5 \text{ V},  V_{CC-} = -5 \text{ V},$	$V_{I(D)} = 0.8 V,$	2.5	3.4	
ICCL+	Low-level supply current	$V_{CC+} = 9 \text{ V},  V_{CC-} = -9 \text{ V},$	$V_{I(R)} = 0.6 V,$	3.7	5.1	mA
		$V_{CC+} = 12 \text{ V},  V_{CC-} = -12 \text{ V},$	Output open	4.1	5.6	1
loo	Supply current	$V_{CC+} = 5 V, V_{CC-} = 0,$	$V_{I(R)} = 2.3 V,$	4.8	6.4	mA
ICC+	Supply culterit	$V_{CC+} = 9 V, V_{CC-} = 0,$	$V_{I(D)} = 0$	6.7	9.1	] ""A
		$V_{CC+} = 5 \text{ V},  V_{CC-} = -5 \text{ V},$	$V_{I(D)} = 2 V,$	-2.4	- 3.1	
ICCH-	High-level supply current	$V_{CC+} = 9 V, V_{CC-} = -9 V,$	$V_{I(R)} = 2.3 V,$	- 3.9	-4.9	mA
		$V_{CC+} = 12 \text{ V},  V_{CC-} = -12 \text{ V},$	Output open	-4.8	-6.1	
ICCL -	Low-level supply current	$V_{CC+} = 5 \text{ V},  V_{CC-} = -5 \text{ V},$	$V_{I(D)} = 0.8 V,$	-0.2	-0.35	
		$V_{CC+} = 9 \text{ V},  V_{CC-} = -9 \text{ V},$	$V_{I(R)} = 0.6 V,$	-0.25	-0.4	mA
		$V_{CC+} = 12 \text{ V},  V_{CC-} = -12 \text{ V},$	Output open	-0.27	-0.45	

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -12 \text{ V}$  (unless otherwise noted)

#### driver section

	PARAMETER	TEST	CONDITIONS	MIN	TYP†	MAX	UNIT
			$V_{CC+} = 5 \text{ V},  V_{CC-} = -5 \text{ V}$	3.2	3.7		
∨он	High-level output voltage	$V_{IL} = 0.8 \text{ V}, R_L = 3 \text{ k}\Omega$	$V_{CC+} = 9 V, V_{CC-} = -9 V$	6.5	7.2		V
			$V_{CC+} = 12 \text{ V}, \ V_{CC-} = -12 \text{ V}$	8.9	9.8		
	Low-level output voltage		$V_{CC+} = 5 \text{ V},  V_{CC-} = -5 \text{ V}$		-3.6	-3.2	
VOL	(see Note 3)	$V_{IH} = 2 V$ , $R_L = 3 k\Omega$	$V_{CC+} = 9 V$ , $V_{CC-} = -9 V$		- 7.1	-6.4	V
	(300 14010 3)		$V_{CC+} = 12 \text{ V}, V_{CC-} = -12 \text{ V}$		-9.7	-8.8	
ΙΗ	High-level input current	V <sub>I</sub> = 7 V				5	μΑ
ΗL	Low-level input current	$V_I = 0$			-0.73	-1.2	mA
losh	High-level short-circuit	$V_1 = 0.8 \text{ V},  V_0 = 0$		7	- 12	_ 1/1 5	mA
OSH	output current	V1 = 0.0 V, V0 = 0		_,	- 12	- 14.5	111/4
loo	Low-level short-circuit	$V_1 = 2 V$ , $V_0 = 0$		6.5	11.5	15	mA
lost	output current	V  = 2 V, VO = 0		0.5	11.5	15	IIIA
RO	Output resistance	$V_{\Omega} = -2 \text{ V to } 2 \text{ V}$			300		Ω
10	with power off	VO = -2 V to 2 V			300		71

#### receiver section

	PARAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage				1.2	1.9	2.3	V
V <sub>T</sub> _	Negative-going threshold voltage				0.6	0.95	1.2	\ \
V <sub>hys</sub>	Hysteresis		4		0.6			V
	High-level output voltage	$V_{ } = 0.6 V,$	$V_{CC+} = 5 V$ ,	$V_{CC-} = -5 V$	3.7	4.1	4.5	
VOH		IOH = 10 μA	$V_{CC+} = 12 V$	$V_{CC-} = -12 V$	4.4	4.7	5.2	
VOH		$V_1 = 0.6 V$ ,	$V_{CC+} = 5 V$ ,	$V_{CC-} = -5 V$	3.1	3.4	3.8	]
		$I_{OH} = 0.4 \text{ mA}$	$V_{CC+} = 12 V$ ,	$V_{CC-} = -12 V$	3.6	4	4.5	
VOL	Low-level output voltage	V <sub>I</sub> = 2.3 V, I <sub>C</sub>	OL = 24 mA			0.2	0.3	V
i	High lovel input current	V <sub>I</sub> = 25 V			3.6	6.7	10	mA
۱н	High-level input current	V <sub>I</sub> = 3 V			0.43	0.67	1	mA
ı	Low-level input current	$V_{ } = -25 \text{ V}$			-3.6	-6.7	- 10	mA
ΊL	Low-level input current	V <sub>I</sub> = -3 V			-0.43	-0.67	-1	mA
los	Short-circuit output current	V <sub>I</sub> = 0.6 V	***************************************			-2.8	- 3.7	mA

 $^{\dagger}$ All typical values are at  $T_A = 25$  °C.

NOTE 3: The algebraic limit system, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic voltage levels only, e.g., if -8.8 V is the maximum, the typical value is a more negative value.



switching characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $C_L = 50 \text{ pF}$  (unless otherwise noted)

driver section (see Figure 2)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$R_{i} = 3 k\Omega$		250	480	
tPHL	Propagation delay time high-to-low-level output	HL = 3 kW		80	150	ns
	Output rise time	$R_L = 3 k\Omega$		67	180	ns
۱۲	Output rise time	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 2500 pF$		2.4	3	μS
•.	Output fall time	$R_L = 3 k\Omega$		48	160	ns
tf	Output fail time	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 2500 pF$		1.9	3	μS

#### receiver section (see Figure 3)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$R_{I} = 400 \Omega$		175	245	
tPHL	Propagation delay time, high-to-low-level output	$n_L = 400 u$		37	100	ns
t <sub>r</sub>	Output rise time	$R_L = 400 \Omega$		255	360	ns
tf	Output fall time	$R_L = 400 \Omega$		23	50	ns


<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.


#### PARAMETER MEASUREMENT INFORMATION



<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

FIGURE 1. RECEIVER SECTION TEST CIRCUIT (VT+, VT-, VOH, VOL)







TEST CIRCUIT

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input waveform is supplied by a generator with the following characteristics:  $Z_{OUt} \approx 50 \, \Omega$ ,  $t_W = 1 \, \mu s$ ,  $t_f \leq 10 \, ns$ ,  $t_f \leq 10 \, ns$ .

#### FIGURE 2. DRIVER SECTION SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


B. The input waveform is supplied by a generator with the following characteristics:  $Z_{OUt} \approx 50 \,\Omega$ ,  $t_W = 1 \,\mu s$ ,  $t_f \le 10 \,ns$ ,  $t_f \le 10 \,ns$ .


FIGURE 3. RECEIVER SECTION SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS

#### TYPICAL CHARACTERISTICS (DRIVER)









### TYPICAL CHARACTERISTICS (RECEIVER)

OUTPUT VOLTAGE vs INPUT VOLTAGE




FIGURE 8

# OUTPUT VOLTAGE vs INPUT VOLTAGE





FIGURE 9

#### TYPICAL CHARACTERISTICS (RECEIVER)







FIGURE 11



#### SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVER

D2300, SEPTEMBER 1980-REVISED SEPTEMBER 1986


- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line Package
- Similar to uA9637AC except for Corner VCC and Ground Pin Positions

#### description


The SN75157 is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. The device operates from a single 5-volt power supply and is supplied in an 8-pin dual-inline package and small outline package.

The SN55157 is characterized over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN75157 is characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

#### SN55157 . . . JG PACKAGE SN75157 . . . D, JG, OR P PACKAGE (TOP VIEW)




#### logic symbol†




 $^{\dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1980, Texas Instruments Incorporated

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Differential input voltage (see Note 2) ..... ± 15 V Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3): Storage temperature range ..... -65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds JG package . . . . . . . . . . 300°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds D or P package . . . . . . . . 260 °C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. For operation above 25°C free-air temperature, derate the SN55157 JG package to 672 mW at 70°C at the rate of 8.4 mW/°C, the SN75157 JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C. In the JG package, SN55157 chips are alloy mounted and SN75157 chips are glass mounted.

#### recommended operating conditions

·		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Common-mode input voltage, VIC				±7	V
Operating free-air temperature, TA	SN55157	- 55	25	125	°C
Operating free-air temperature, 1 A	SN75157	0	25	70	

## electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS		TYP <sup>†</sup> e Note		UNIT
VT	Threshold voltage (V <sub>T+</sub> and V <sub>T-</sub> )			-0.2		0.2	v
' '	The short voltage (V) + and V) = /	See Note 5		-0.4		0.4	1
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )				70		mV
Vон	High-level output voltage	$V_{ID} = 0.2 V,$	I <sub>O</sub> = -1 mA	2.5	3.5		٧
VOL	Low-level output voltage	$V_{ID} = -0.2 V$ ,	I <sub>O</sub> = 20 mA		0.35	0.5	V
1.	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 10 V		1.1	3.25	mA
l)	input current	See Note 6	V <sub>1</sub> = -10 V		-1.6	- 3.25	l IIIA
los	Short-circuit output current <sup>‡</sup>	V <sub>O</sub> = 0,	V <sub>ID</sub> = 0.2 V	-40	- 75	-100	. mA
Icc	Supply current	$V_{ID} = -0.5 V$ ,	No load		35	50	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

- 5. The expanded threshold parameter is tested with a 500- $\Omega$  resistor in series with each input.
- 6. The input not under test is grounded.



<sup>&</sup>lt;sup>‡</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 4. The algebraic convention, where the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for threshold levels only.


#### SN55157, SN75157 **DUAL DIFFERENTIAL LINE RECEIVER**

#### switching characteristics, VCC = 5 V, TA = 25 °C

,	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C <sub>I</sub> = 15 pF, See Figure 1		15	25	ns
tPHL	Propagation delay time, high-to-low-level output	C[ = 15 pr, See Figure i		13	25	ns

#### PARAMETER MEASUREMENT INFORMATION






**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 5$  MHz, duty cycle = 50%.

#### FIGURE 1. TRANSITION TIMES


#### TYPICAL CHARACTERISTICS




DIFFERENTIAL INPUT VOLTAGE VCC = 5.25 V TA = 25°C. 3 Vo-Output Voltage-V VIC = 0 V<sub>IC</sub> = ±7 V V<sub>IC</sub> = ±7 V VIC = 0 -100 0 100 50 VID-Differential Input Voltage-mV


**OUTPUT VOLTAGE** 

FIGURE 3





URE 4



#### **TYPICAL APPLICATION DATA**




FIGURE 7. RS-422-A SYSTEM APPLICATIONS

#### SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

D2292, JANUARY 1977-REVISED SEPTEMBER 1986

□ vcc

7 17 2Z

□ 2Y

□ 2A

SN55158 . . . JG PACKAGE SN75158 . . . D. JG. OR P PACKAGE

(TOP VIEW)

17 T

1Y 🛮 2

1A [

GND ∏4

3 6


- Meets EIA Standard RS-422-A
- Single 5-V Supply
- Balanced-Line Operation
- TTL-Compatible
- High Output Impedance in Power-Off Condition
- High-Current Active-Pullup Outputs
- Short-Circuit Protection
- Dual Channels
- Input Clamp Diodes

#### description

The SN55158 and SN75158 are dual complementary-output line drivers designed to satisfy the requirements set by the EIA Standard RS-422-A interface specifications. The outputs provide complementary signals with high-current capability for driving balanced lines, such as twisted pair, at normal line impedance without high power dissipation. The output stages are TTL totem-pole outputs providing a high-impedance state in the power-off condition.


The SN55158 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN75158 is characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .


#### logic symbol†




 $<sup>^\</sup>dagger \text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC 7 V
Input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
JG package (alloy mount), SN55158
JG package (glass mount), SN75158
P package
Operating free-air temperature range: SN55158
SN75158 0°C to 70°C
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260°C

- NOTES: 1. All voltage values except differential output voltage V<sub>OD</sub> are with respect to network ground terminal. V<sub>OD</sub> is at the Y output with respect to the Z output.
  - 2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, SN55158 chips are alloy mounted and SN75158 chips are glass mounted. In the P package, use the 8.0-mW/°C curve for these devices.

#### recommended operating conditions

,		SN55158			SN75158			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level input voltage, VIH	2			2			V	
Low-level input voltage, VIL			0.8			0.8	V	
High-level output current, IOH			-40			-40	mA	
Low-level output current, IOL			40			40	mA	
Operating free-air temperature, TA	- 55		125	0		70	°C	



#### SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	DADAMETED	750	T 0011017	uonot		SN5515	58	SN75158			
	PARAMETER	168	T CONDIT	IONS	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MI	N, I <sub>I</sub> =	–12 mA		-0.9	-1.5		-0.9	-1.5	V
Voн	High-level output voltage	$V_{CC} = MI$ $V_{IH} = 2 V$		= 0.8 V, = -40 mA	2	3.0		2.4	3.0		V
VOL	Low-level output voltage	$V_{CC} = MI$ $V_{IH} = 2 V$		= 0.8 V, = 40 mA		0.2	0.4		0.2	0.4	V
VOD1	Differential output voltage	V <sub>CC</sub> = MA	λX, I <sub>O</sub> =	= O		3.5	2V <sub>OD2</sub>		3.5	2V <sub>OD2</sub>	V
VOD2	Differential output voltage	V <sub>CC</sub> = MI	N		2	3.0		2	3.0		٧
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage §	V <sub>CC</sub> = MI	N	$R_I = 100 \Omega$		±0.02	±0.4		±0.02	±0.4	٧
V	Common-mode output voltage¶	V <sub>CC</sub> = MA	V <sub>CC</sub> = MAX V <sub>CC</sub> = MIN			1.9	3		1.8	3	V
Voc	Common-mode output voltage	V <sub>CC</sub> = MI				1.4	3		1.5	3	]
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage§	V <sub>CC</sub> = MI	N or MAX			±0.01	±0.4		±0.01	±0.4	V
			V <sub>0</sub> = 6	V		0.1	100		0.1	100	
I <sub>O</sub>	Output current with power off	$V_{CC} = 0$	V <sub>0</sub> = -	0.25 V		-0.1	- 100		-0.1	- 100	μΑ
			V <sub>0</sub> = -	0.25 to 6 V			± 100			± 100	
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MA	AX, V <sub>I</sub> =	5.5 V			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MA	λΧ, V <sub>I</sub> =	2.4 V			40			40	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>CC</sub> = MA	XX, V <sub>1</sub> =	0.4 V		- 1	-1.6		- 1	-1.6	mA
los	Short-circuit output current#	V <sub>CC</sub> = MA	ΑX		-40	- 90	- 150	-40	- 90	- 150	mA
lcc	Supply current (both drivers)	V <sub>CC</sub> = MA No load,		ts grounded, = 25°C		37	50		37	50	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST	SN55158		8	SN75158			UNIT
	PANAMETEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 2,		16	25		16	25	ns
tPHL	Propagation delay time, high-to-low-level output	Termination A		10	20		10	20	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	See Figure 2,		13	20		13	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Termination B		9	15		9	15	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	See Figure 2,		4	20		4	20	ns
<sup>t</sup> THL	Transition time, high-to-low-level output	Termination A		4	20		4	20	ns
Overshoot factor		See Figure 2,			10			10	%
	Oversition ractor	Termination C	rmination C		10			10	70

<sup>&</sup>lt;sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.

 $<sup>\</sup>Delta$  | VOD| and  $\Delta$  | VOC| are the changes in magnitudes of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level.

<sup>¶</sup> In EIA Standard RS-422-A, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>. #Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



NOTES: A. The pulse generator has the following characteristics:  $Z_{OUt} = 50 \Omega$ ,  $t_W = 25 \text{ ns}$ , PRR  $\leq$  10 MHz. B.  $C_I$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES


#### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55158 circuits only.



#### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55158 circuits only.

FIGURE 9



FIGURE 10

SUPPLY CURRENT (BOTH DRIVERS)

vs FREQUENCY




FIGURE 11

D2325, JANUARY 1977-REVISED SEPTEMBER 1986

_	B/10040		Ctandard	RS-422-A
•	weets	CIA	Stanuaru	NO-422-A

- Single 5-V Supply
- Balanced Line Operation
- TTL-Compatible
- High-Impedance Output State for Party-Line Applications
- High-Current Active-Pull-Up Outputs
- Short-Circuit Protection
- Dual Channels
- Clamp Diodes at Inputs

(TOP VIEW)								
NC 1	<b>U</b> 14	□vcc						
1Z 🛮 2	13	2Z						

D, J, OR N PACKAGE

140	ι'	O 17	ш	V CC
1Z [	2	13		2Z
1Y [	3	12		2Y
1A [	4	11	D	2B
1B [	5	10		2A
1EN [	6	9	D	2EN
GND [	17	R	П	NC


NC-No internal connection

#### description

The SN75159 dual differential line driver with three-state outputs is designed to provide all the features of the SN75158 line driver with the added feature of driver output controls. There is an individual control for each driver. When the output control is low, the associated outputs are in a high-impedance state and the outputs can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.


The SN75159 is characterized for operation from 0°C to 70°C.

#### logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



#### schematic (each driver)



V . . . V<sub>CC</sub> bus

Resistor values shown are nominal.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)         7 V           Input voltage         5.5 V
Off-state voltage applied to open-collector outputs
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package 950 mW
J package
N package
Operating free-air temperature range
Storage temperature range – 65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

- NOTES: 1. All voltage values except differential output voltage V<sub>OD</sub> are with respect to the network ground terminal. V<sub>OD</sub> is at the Y output with respect to the Z output.
  - 2. For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/°C, the J package to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C. In the J package, SN75159 chips are glass mounted.

#### recommended operating conditions

,	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output voltage, IOH			- 40	mA
Low-level output current, IOL			40	mA
Operating free-air temperature, TA	0		70	°C



#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	•	MIN	TYPT	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = 4.75 V_{c}$	I <sub>I</sub> = -12 mA			-0.9	- 1.5	V
Voн	High-level output voltage	$V_{CC} = 4.75 \text{ V},$			2.4	3.0		V
VoL	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$	V <sub>IL</sub> = 0.8 V,				0.4	V
	Output slaver valtage	$V_{IH} = 2 \text{ V},$ $V_{CC} = 5.25 \text{ V},$			ļ	-1.1	- 1.5	V
Voк	Output clamp voltage				0	- 1.1		V
V <sub>O</sub>	Output voltage		5.25 V, I <sub>O</sub> = 0		0		6	
V <sub>OD1</sub>	Differential output voltage	$V_{CC} = 5.25 \text{ V},$	10 = 0				2V <sub>OD2</sub>	V
V <sub>OD2</sub>	Differential output voltage	$V_{CC} = 4.75 \text{ V}$			2	3.0		V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage <sup>‡</sup>	V <sub>CC</sub> = 4.75 V			±0.02	±0.4	<b>&gt;</b>	
.,		V <sub>CC</sub> = 5.25 V	$R_1 = 100 \Omega$ , See Figure 1			1.8	3	.,
Voc	Common-mode output voltage §	$V_{CC} = 4.75 \text{ V}$	_			1.5	3	V
Δ Voc	Change in magnitude of common-mode output voltage <sup>‡</sup>	V <sub>CC</sub> = 4.75 V			±0.01	±0.4	V	
	common-mode output voltage*	to 5.25 V					100	
		$V_{CC} = 0$ $V_{O} = 6 V$ $V_{O} = -0.25 V$			0.1	100	μΑ	
Ю	Output current with power off				-0.1	- 100		
			$V_0 = -0.25 \text{ V}$				± 100	
			T <sub>A</sub> = 25°C,	$V_0 = 0$ to $V_{CC}$			± 10	
	Off-state (high impedance-	$V_{CC} = 5.25 \text{ V},$		V <sub>0</sub> = 0			- 20	
loz	state) output current	Output controls	T <sub>A</sub> = 70°C	V <sub>O</sub> = 0.4 V			± 20	μΑ
	state/ output current	at 0.8 V	1 A = 70 C	V <sub>O</sub> = 2.4 V			± 20	
				Vo = Vcc			20	
lı	Input current at maximum input voltage	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V				1	mA
ΊΗ	High-level input current	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 2.4 V				40	μΑ
IIL.	Low-level input current	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.4 V			- 1	- 1.6	mA
los	Short-circuit output current	V <sub>CC</sub> = 5.25 V			-40	- 90	- 150	mA
lcc	Supply current (both drivers)	$VCC = 5.25 \text{ V},$ $T_A = 25 ^{\circ}C$	Inputs grounded,	No load,		47	65	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.

<sup>&</sup>lt;sup>‡</sup> Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitudes of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high

<sup>§</sup> In EIA Standard RS-422-A, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS. 1 Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics over operating free-air temperature range, VCC = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega, \text{ See Figure 2},$		16	25	ns
tPHL	Propagation delay time, high-to-low-level output	Termination A		11	20	ns
tPLH	Propagation delay time, low-to-high-level output	C <sub>I</sub> = 15 pF, See Figure 2, Termination B		13	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CL = 15 pr, See Figure 2, Terrimation B		9	15	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega, \text{ See Figure 2},$		4	20	ns
<sup>†</sup> THL	Transition time, high-to-low-level output	Termination A		4	20	ns
tPZH	Output enable time to high level	$C_L = 30 \text{ pF}, R_L = 180 \Omega, \text{ See Figure 3}$		7	20	ns
tPZL	Output enable time to low level	$C_L = 30 \text{ pF}, R_L = 250 \Omega, \text{ See Figure 4}$		14	40	ns
<sup>t</sup> PHZ	Output disable time from high level	$C_L = 30 \text{ pF}, R_L = 180 \Omega, \text{ See Figure 3}$		10	30	ns
tPLZ	Output disable time from low level	$C_L = 30 \text{ pF}, R_L = 250 \Omega, \text{ See Figure 4}$		- 17	35	ns
	Overshoot factor	$R_L = 100 \Omega$ , See Figure 2, Termination C			10	%

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_{\mbox{\scriptsize A}} = 25\,^{\circ}\mbox{\scriptsize C}.$ 

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	V <sub>o</sub>
V <sub>OD2</sub>	V <sub>t</sub>
Δ V <sub>OD</sub>	$      V_t   -   \overline{V}_t    $
Voc	V <sub>os</sub>
Δ Voc	V <sub>os</sub> − V̄ <sub>os</sub>
los	I <sub>sa</sub>  ,  I <sub>sb</sub>
10	I <sub>xa</sub>  ,  I <sub>xb</sub>

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES




NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR  $\leq 10 MHz$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. tplH, tpHL, tTLH, tTHL, AND OVERSHOOT FACTOR




TEST CIRCUIT




NOTES: A. The pulse generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR  $\leq$  500 kHz.

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 3. tPZH AND tPHZ




TEST CIRCUIT




VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR $\leq 500 \text{ kHz}$ . C.  $C_L$  includes probe and jig capacitance.

FIGURE 4. tpzl AND tplz





Vo-Output Voltage-V

2.5

2.0

1.5


0.5


0


0



VOL (IOL = 40 mA)









·

FIGURE 8

75



SUPPLY CURRENT (BOTH DRIVERS)



SUPPLY CURRENT (BOTH DRIVERS)






FIGURE 10

#### SUPPLY CURRENT (BOTH DRIVERS)






FIGURE 12







OUTPUT ENABLE AND DISABLE TIMES

#### SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

D2525, OCTOBER 1985

#### MEETS IEEE STANDARD 488-1978 (GPIB)

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-
- High-Speed, Low-Power Schottky Circuitry
- Low-Power Dissipation . . . 72 mW Max per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- **Open-Collector Driver Output Option**
- No Loading of Bus When Device is Powered Down (VCC = 0)


#### description

The SN75160B 8-channel general-purpose interface bus transceiver is a monolithic, highspeed, low-power Schottky device designed for two-way data communications over singleended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or threestate mode. If Talk Enable (TE) is high, these ports have the characteristics of passive-pullup outputs when Pullup Enable (PE) is low, and of three-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 milliamperes of sink current.

Output glitches during power-up and powerdown are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ volts. When combined with the SN75161B or SN75162B management bus transceivers, the pair provides the complete 16-wire interface for the IEEE 488 bus.

The SN75160B is characterized for operation from 0°C to 70°C.

#### DW, J, OR N DUAL-IN-LINE PACKAGE



#### **FUNCTION TABLES**

#### EACH DRIVER


#### **EACH RECEIVER**

		INPUT	S	OUTPUT	INPUTS			OUTPUT		
ı	D	TE	PE	В	В	TE	PE	D		
	Н	Н	Н	Н	L	L	Х	L		
	L	Н	X	L	н	L	Х	Н		
ı	Н	X	L	z†	X	Н	X	Z		
ı	x	ı	X	7†						


H = high level, L = low level, X = irrelevant, Z = High-impedance

<sup>&</sup>lt;sup>†</sup> This is the high-impedance state of a normal 3-state output modified by the internal resistors to V<sub>CC</sub> and ground.

#### SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER



#### schematics of inputs and outputs





#### SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package 300 °C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N package 260 °C

NOTES: 1. All voltage values are with respect to network ground terminal.

For operation above 25 °C free-air temperature, derate the DW package at the rate of 9.0 mW/°C, the N package at the rate
of 9.2 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75160B chips are alloy mounted.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH	2			V	
Low-level input voltage, VIL				0.8	V
High-level output current, IOH	Bus ports with pull ups active			-5.2	mA
	Terminal ports			-800	μΑ
	Bus ports			48	
Low-level output current, IOL	Terminal ports			16	mA
perating free-air temperature, TA				70	°C

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CO	INDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA	·		-0.8	-1.5	٧
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus		*	0.4	0.65		٧
V	High-level	Terminal	$I_{OH} = -800 \mu A$ ,	TE at 0.8 V	2.7	3.5		V
Voн	output voltage	Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V	2.5	3.3		1 °
V	Low-level	Terminal	I <sub>OL</sub> = 16 mA,	TE at 0.8 V		0.3	0.5	V
VOL	output voltage	Bus	I <sub>OL</sub> = 48 mA,	TE at 2 V		0.35	0.5	L v
ļį	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ
liH .	High-level input current	Terminal	V <sub>I</sub> = 2.7 V			0.1	20	μΑ
ηL	Low-level input current	Terminal	V <sub>I</sub> = 0.5 V			- 10	- 100	μΑ
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	I v
· 1/O(bus/	voitage at bus port		Driver disabled	I <sub>I(bus)</sub> = -12 mA			-1.5	ľ
			·	$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	- 1.3 .			1
		<u> </u>		$V_{l(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	1
				V <sub>I(bus)</sub> = 2.5 V to 3.7 V			+2.5	1
II/O(bus)	Current into bus port	Power on	Driver disabled	VI(bus) = 2.5 V to 3.7 V			-3.2	mA .
				$V_{l(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	
				$V_{I(bus)} = 5 \text{ V to } 5.5 \text{ V}$	0.7		2.5	]
		Power off	$V_{CC} = 0$ ,	$V_{l(bus)} = 0 V to 2.5 V$			-40	μA
loo	Short-circuit	Terminal			- 15	- 35	- 75	mA
los ,	output current	Bus			- 25	- 50	- 125	IIIA
loo	Supply current		No load	Receivers low and enabled		70	90	mA
¹cc	опрыя синент		140 IOau	Drivers low and enabled		85	110	_ ''''^
C <sub>i/o(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 \text{ V to 0 V},$ f = 1  MHz	$V_{I/O} = 0$ to 2 V,		30		pF

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_A = 25 \,^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tour	Propagation delay time,					14	20	
<sup>t</sup> PLH	low-to-high-level output	Terminal	Bus	$C_L = 30 pF$ ,			20	ns
tou	Propagation delay time,	,i emilia	Dus	See Figure 1		14	20	] "
tPHL	high-to-low-level output		1		14		20	
tour	Propagation delay time,					10	20	
<sup>t</sup> PLH	low-to-high-level output	Bus Terminal		$C_L = 30 pF$		10	20	
tn	Propagation delay time,	bus	Terminal	See Figure 2		15	22	ns
<sup>t</sup> PHL	high-to-low-level output					15	22	
tPZH	Output enable time to high level		Bus			25	35	
<sup>t</sup> PHZ	Output disable time from high level	TE		See Figure 3		13	22	ns
tPZL	Output enable time to low level	16				22	35	
tPLZ	Output disable time from low level					22	32	
tPZH	Output enable time to high level					20	30	
tPHZ	Output disable time from high level	TE	Terminal	See Firms 4		12	20	]
tPZL	Output enable time to low level	16 .	rerminar	See Figure 4		23	32	ns
tPLZ	Output disable time from low level		i i			19	30	
t <sub>en</sub>	Output pull-up enable time	PE	Buo	Coo Figuro F		15	22	
tdis	Output pull-up disable time	FE	Bus	See Figure 5		13	20	ns



#### SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES





FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES



#### FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  ns,  $Z_{OUT} = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.



## PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES






FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  ns,  $Z_{\rm OUt} = 50~\Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.


# SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### TYPICAL CHARACTERISTICS







#### TERMINAL OUTPUT VOLTAGE





. . . . . . . .

#### TYPICAL CHARACTERISTICS









D2618, OCTOBER 1980-REVISED OCTOBER 1985


#### MEETS IEEE STANDARD 488-1978 (GPIB)


- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- Designed to Implement Control Bus Interface
- SN75161B Designed for Single Controller
- SN75162B Designed for Multi-Controllers
- High-Speed, Low-Power Schottky Circuitry
- Low-Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down (VCC = 0)

#### description


The SN75161B and SN75162B eight-channel general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE 488 bus.

The SN75161B and SN75162B each features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A power up/down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during VCC power-up and power-down. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.






SN75162B . . . DW DUAL-IN-LINE PACKAGE (TOP VIEW)



SN75162B . . . N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection.


The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage V<sub>CC</sub> is 0. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

#### **CHANNEL IDENTIFICATION TABLE**

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
sc	System Control (SN75162B only)	
ATN	Attention	
SRQ	Service Request	Bus
REN	Remote Enable	Management
IFC	Interface Clear	
EOI	End or Identify	
DAV	Data Valid	Data
NDAC	Not Data Accepted	Transfer
NRFD	Not Ready for Data	Transfer

#### SN75161B logic symbol<sup>†</sup>




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.

odesignates 3-state output, 


designates passive-pullup outputs.

□

#### SN75161B logic diagram (positive logic)



# SN75162B logic symbol<sup>†</sup>




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.

▼designates 3-state output, 

designates passive-pullup outputs.

# SN75162B logic diagram (positive logic)



<sup>[ ]</sup> Denotes pin numbers for DW package.

<sup>( )</sup> Denotes pin numbers for N package.

# SN75161B RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BUS-MANAGEMENT CHANNELS					DATA-TRANSFER CHANNELS					
DC	TE	ATN†	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD			
				(Controlled by DC)					(Controlled by TE)				
Н	Н	Н	R	-	R	R	Т	-	R	R			
Н	Н	L	n	1	n	n	R		n	n			
L	L	Н	-	R	Т	-	R	R	Т	т			
L	L	L	ı			'	Т	"		'			
Н	L	Х	R	Т	R	R	R	R	Т	Т			
L	Н	Х	. T	R	Т	Т	Т	Т	R	R			

# SN75162B RECEIVE/TRANSMIT FUNCTION TABLE


	CONT	ROLS		В	US-MANA	AGEMENT CHANNELS			DATA-TRA	ANSFER C	HANNELS
sc	DC	TE	ATN†	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(Controlle	Controlled by DC) (C		ed by SC)		(Controlled by TE)		
	Н	Н	Н	R	<b>T</b>			Т		R	R
	Н	Н	L	]	•			R		n	n
	L	L	Н	_	R			R	R	т	т
	L	L	L	'	n			Т	n		
	H	L	Х	R	Т			R	R	T	Т
	L	Н	Х	Т	R			Т	T	R	R
Н						Т	Т				
L						R	R				


H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>&</sup>lt;sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

## schematics of inputs and outputs







#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package (20 pin)
DW package (24 pin)
J package
N package (20 pin)
N package (22 pin)
Operating free-air temperature range
Storage temperature range – 65 °C to 150 °C
Lead temperature 1,6 mm (1/16) inch from the case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds: DW or N package 260 °C

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate the 20-pin DW package at the rate of 9.0 mW/°C, the 24-pin DW package at the rate of 10.8 mW/°C, the 20-pin N package at the rate of 9.2 mW/°C, the 22-pin N package at the rate of 13.6 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75161B chips are alloy mounted.



#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	٧
High-level input voltage, V <sub>JH</sub>		2			V
Low-level input voltage, VIL				0.8	V
High level extent expense I	Bus ports with 3-state outputs			- 5.2	mA
High-level output current, IOH	Terminal ports			-800	μΑ
Low level output output	Bus ports			48	^
Low-level output current, IOL	Terminal ports			0.8 - 5.2 - 800	mA
Operating free-air temperature, TA		0		70	°C

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

,	PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -18 mA			-0.8	-1.5	V
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus			0.4	0.65		V
., t	High-level	Terminal	I <sub>OH</sub> = -800 μΑ	\	2.7	3.5		.,
∨он <sup>‡</sup>	output voltage	Bus	I <sub>OH</sub> = -5.2 mA	1	2.5	3.3		V
1/	Low-level	Terminal	I <sub>OL</sub> = 16 mA			0.3	0.5	.,
VOL	output voltage	Bus	I <sub>OL</sub> = 48 mA			0.35	0.5	V
lj.	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ
Чн	High-level input current	Terminal and	V <sub>1</sub> = 2.7 V			0.1	20	μΑ
1	Low-level	control	V <sub>I</sub> = 0.5 V			10	- 100	_
ll l	input current	inputs	V  = 0.5 V			- 10	- 100	μΑ
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7 -1.5	V
		1		$I_{I(bus)} = -12 \text{ mA}$ $V_{I(bus)} = -1.5 \text{ V to 0.4 V}$	-1.3		- 1.5	
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	1 1
				VI(bus) = 0.4 V to 2.5 V	-		+ 2.5	
I <sub>I/O(bus)</sub>	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$			-3.2	mA
				V <sub>I(bus)</sub> = 3.7 V to 5 V	0		2.5	-4
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7		2.5	
		Power off	$V_{CC} = 0$ ,	V <sub>I(bus)</sub> = 0 V to 2.5 V			-40	μΑ
1	Short-circuit	Terminal			- 15	- 35	- 75	
los	output current	Bus			- 25	- 50	- 125	mA
Icc	Supply current	b	No load,	TE, DC, and SC low			110	mA
C <sub>i/o(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 \text{ V to } 0 \text{ V},$ $V_{I/O} = 0 \text{ to } 2 \text{ V}, f = 1 \text{ MHz}$			30		pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ .




<sup>&</sup>lt;sup>‡</sup>V<sub>OH</sub> applies for three-state outputs only.

# switching characteristics, VCC = 5 V, CL = 15 pF, TA = 25 °C (unless otherwise noted)

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		14	20	ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Terrinia	bus	See Figure 1		14	20		
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal	Bus (SRQ, NDAC NRFD)	C <sub>L</sub> = 30 pF, See Figure 1		29	35	ns	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	Due	Townsiand	C <sub>L</sub> = 30 pF,		10	20		
tPHL	Propagation delay time, high-to-low-level output	Bus 1	Terminal	See Figure 2		15	22	ns	
tPZH	Output enable time to high level	TE, DC,	BUS				60		
tPHZ	Output disable time from high level	or	(ATTN, EOI,	See Figure 3			45	ns	
tPZL	Output enable time to low level	SC	REN, IFC,	occ rigure o			60	ns	
tPLZ	Output disable time from low level	30	and DAV)				55		
tPZH	Output enable time to high level	TE, DC,					55		
tPHZ	Output disable time from high level		Terminal	See Figure 4			50	ns	
tPZL	Output enable time to low level	or Terminal SC	Sec . iguic 4			45	115		
tPLZ	Output disable time from low level	30		<u> </u>			55		

#### PARAMETER MEASUREMENT INFORMATION



# FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES


FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$ 6 ns,  $t_{f} \leq$ 6 ns,  $Z_{out} =$  50  $\Omega$ .



#### PARAMETER MEASUREMENT INFORMATION







CONTROL INPUT (See Note B) tPZH→ tPHZ-► TERMINAL ۷он 90% OUTPUT S1 OPEN tPZL -> TERMINAL OUTPUT 0.7 V S1 CLOSED VOL **VOLTAGE WAVEFORMS** 

FIGURE 3. BUS ENABLE AND DISABLE TIMES


FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$ 6 ns,  $t_f \leq$ 6 ns,  $t_{out} =$  50

#### TYPICAL CHARACTERISTICS





#### TERMINAL LOW-LEVEL OUTPUT VOLTAGE



# TERMINAL OUTPUT VOLTAGE






FIGURE 7


#### TYPICAL CHARACTERISTICS






**BUS-LOW LEVEL OUTPUT VOLTAGE** 

LOW-LEVEL OUTPUT CURRENT





#### SN75163B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

D2611 OCTORER 1985

- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch-Free)
- High-Speed Low-Power Schottky Circuitry
- Low Power Dissipation . . . 66 mW Max per Channel
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- **Open-Collector Driver Output Option**
- No Loading of Bus When Device is Powered Down (VCC = 0)


#### description

The SN75163B octal general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or three-state modes. If Talk Enable (TE) is high, these outputs have the characteristics of open-collector outputs when Pullup Enable (PE) is low and of three-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and 400 millivolts of guaranteed hysteresis for increased noise immunity.

Output glitches during power-up and powerdown are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ volts.

The SN75163B is characterized for operation from 0°C to 70°C.

#### DW, J, OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### **FUNCTION TABLES**

iN

EAC	CH DRI	VER	EACH RECEIVER						
IPUTS OUT		OUTPUT		INPUTS	OUTPUT				
TE PE		В	В	TE	PE	D			
Н	Н	Н	L	L	Х	L			
Н	н		Н	L	Х	1 н 1			


D Н L ı н L


H = high level, L = low level, X = irrelevant, Z = high-impedance state.




## logic symbol†

# logic diagram (positive logic)






- <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ▼ Designates 3-state outputs.
- ◆ Designates open-collector outputs.



#### schematics of inputs and outputs





## SN75163B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

abs	colute maximum ratings over operating free-air temperature range (unless otherwise not	ed)
	Supply voltage, VCC (see Note 1)	7 V
	Input voltage	. 5.5 V
	Low-level driver output current	100 mA
	Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
	DW package	125 mW
	J package	375 mW
	N package	150 mW
	Operating free-air temperature range	to 70°C
	Storage temperature range65°C to	150°C
	Lead temperature 1,6 mm (1/16) inch from the case for 60 seconds: J package	300°C
	Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: N package	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate the DW package at the rate of 9.0 mW/°C, the N package at the rate of 9.2 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75163B chips are alloy mounted.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
I like to the second of the se	Bus ports with pullups active			- 10	mA
High-level output current, IOH	Terminal ports			-800	μΑ
I I	Bus ports Terminal ports			48	
Low-level output current, IOL				16	mA
Operating free-air temperature range, TA	0		70	°C	

# Line Drivers/Receivers

# OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA			-0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) <sup>‡</sup>	Bus			0.4	0.65		V	
V	High level	Terminal	$I_{OH} = -800  \mu A$	TE at 0.8 V	2.7	3.5	*****	V	
Vон	output voltage	Bus	$I_{OH} = -10 \text{ mA},$	PE and TE at 2 V	2.5	3.3		1	
VOL	Low-level	Terminal	I <sub>OL</sub> = 16 mA,	TE at 0.8 V		0.3	0.5	V	
VOL	output voltage	Bus	$I_{OL} = 48 \text{ mA},$	PE and TE at 2 V		0.4	0.5	1 ' I	
lau	High-level output current	Bus	$V_0 = 5.5 V$ ,	PE at 0.8 V,			100		
ЮН	(open-collector mode)	bus	D and TE at 2 V				100	μΑ	
lo-	Off-state output current	Bus	PE at 2 V,	$V_0 = 2.7 \text{ V}$			20		
loz	(3-state mode)	bus .	TE at 0.8 V	$V_0 = 0.4 \text{ V}$			- 20	μA	
l <sub>l</sub>	Input current at	Terminal	V <sub>I</sub> = 5.5 V			0.2	100		
<sup>''</sup>	maximum input voltage	reminai	VI = 5.5 V			0.2	100	μΑ	
	High-level	Terminal	V 27V			0.1	20		
ΉΗ	input current	reminal	$V_1 = 2.7 V$			0.1	20	μΑ	
1	Low-level	T	V 0.5.V			-10	100		
4L	input current	Terminal	V <sub>I</sub> = 0.5 V			- 10	- 100	μΑ	
1	Short-circuit	Terminal			-15	-35	- 75		
los	output current	Bus			- 25	- 50	- 125	mA	
	C		NI- II	Receivers low and enabled			80		
lcc ·	Supply current		No load	Drivers low and enabled			100	mA	
C	D		$V_{CC} = 5 \text{ V or 0 V, V}_{I/O} = 0 \text{ to 2 V,}$		30			"E	
⊆ı/o(bus)	Bus-port capacitance		f = 1 MHz			30		pF	

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5$ ,  $T_{A} = 25$  °C.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_A = 25 \,^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	Terminal	P	C <sub>L</sub> = 30 pF,		14	20	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	· reminar	Bus	See Figure 1		14	20	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Bus	s Terminal	C <sub>L</sub> = 30 pF,		10	20	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Bus		See Figure 2		15	22	ns
tPZH	Output enable time to high level		Bus			25	35	
tPHZ	Output disable time from high level	TE		Can Figure 2		13	22	
tPZL	Output enable time to low level	] '5		See Figure 3		22	35	ns
tPLZ	Output disable time from low level	1				22	32	
tPZH	Output enable time to high level					20	30	
tPHZ	Output disable time from high level	TE	T	Con Firmon 4		12	20	
tPZL	Output enable time to low level	1 15	Terminal	See Figure 4		23	32	ns
tPLZ	Output disable time from low level	1				19	30	İ
t <sub>en</sub>	Output pull-up enable time	PE	Tarminal	Can Figure F		15	22	
tdis	Output pull-up disable time	] "	Terminal	See Figure 5		13	20	ns



<sup>&</sup>lt;sup>‡</sup>Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T +</sub> , and the negative-going input threshold voltage, V<sub>T -</sub> .

## SN75163B OCTAL GENERAL PURPOSE INTERFACE BUS TRANSCEIVER

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES




FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  ns,  $Z_{OUT} = 50 \Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.



# PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES





FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$ 6 ns, t<sub>f</sub>  $\leq$ ns, Z<sub>out</sub> = 50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.


# OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### TYPICAL CHARACTERISTICS







TERMINAL OUTPUT VOLTAGE





#### TYPICAL CHARACTERISTICS





**BUS OUTPUT VOLTAGE** TERMINAL INPUT VOLTAGE VCC = 5 V No load  $T_{\Delta} = 25^{\circ}C$ 3 Vo-Output Voltage-V 2 1 0.9 1.0 1.2 1.3 1.4 1.5 1.6 V<sub>1</sub>-Input Voltage-V

FIGURE 11

## SN75164B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


D2908, OCTOBER 1985

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- ATN + EOI (OR Function) Output to Simplify Board Layout
- Designed to Implement Control Bus Interface for Multi-Controllers
- Low-Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down (VCC = 0)


#### description

The SN75164B eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75164B provides the complete 16-wire interface for the IEEE 488 bus.

The SN75164B features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at a high-impedance state) during V<sub>CC</sub> power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75164B is identical to the SN75162B with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to pin 21, which is a standard totem-pole output.



#### N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection.


#### CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
SC	System Control	
ATN	Attention	
SRQ	Service Request	Bus
REN	Remote Enable	Management
IFC	Interface Clear	
EOI	End or Identify	
ATN + EOI	ATN logical OR EOI	Logic
DAV	Data Valid	Data
NDAC	Not Data Accepted	Transfer
NRFD	Not Ready for Data	110113161

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage VCC is 0. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


The SN75164B is manufactured in a 22-pin dual-in-line and 24-pin Small Outline package. The SN75164B is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



- [] Denotes pin numbers for DW package.
- () Denotes pin numbers for N package.



# OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS BUS				US-MANA	S-MANAGEMENT CHANNELS			DATA-TRANSFER CHANNELS			
sc	DC	TE	ATN†	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(Controlle	d by DC)	(Controlle	ed by SC)		(Controlled by TE)		
	Н	Н	Н	R	т			Т		R	R
	Н	Н	L	] "	'			R	,	n	n
	L	L	Н	т	R			R	R	т	т
	L	L	L	'	Π.			Т	n	, 	,
	Н	L	X	R	Т			R	R	T	T
	L	Н	Х	Т	R			Т	Т	R	R
Н						Т	Т				
L						R	R				

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

#### ATN + EOI FUNCTION TABLE

INP	UTS	ОÚТРИТ
ATN	EOI	ATN + EOI
Н	X	Н
X	н	Н
L	L	L

<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

#### schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
N package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds: DW or N package 260 °C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package at the rate of 10.8 mW/°C, the N package at the rate of 13.6 mW/°C.



# SN75164B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		4.75	5	5.25	V
High-level input voltage, VIH		2			٧
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, IOH	Bus ports with 3-state outputs			-5.2	mA
	Terminal ports			-800	
	ATN + EOI			-400	μΑ
	Bus ports			48	
Low-level output current, IOL	Terminal ports			16	mA
	ATN + EOI			4	]
Operating free-air temperature, TA		0		70	°C

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	input clamp voltage		$I_{\rm I} = -18  \rm mA$				-1.5	V
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus			0.4			V
		Terminal	I <sub>OH</sub> = -800 μA	\	2.7			
Voн <sup>‡</sup>	High-level output voltage	Bus	$I_{OH} = -5.2 \text{ m/s}$	1	2.5			1 v
		ATN + EOI	$I_{OH} = -400 \mu A$	\	2.7			1
		Terminal	I <sub>OL</sub> = 16 mA				0.5	
$V_{OL}$	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA				0.5	V
		ATN + EOI	IOL = 4 mA				0.4	1
I.	Input current at	Terminal §	$V_{I} = 5.5 V$				100	μΑ
lı	maximum input voltage	ATN, EOI	$V_1 = 5.5 \text{ V}$				200	] "^
Чн	High-level input current	Terminal,	V <sub>1</sub> = 2.7 V				20	μΑ
חוי	mg. 18 voi impat samont	ATN, EOI	V <sub>I</sub> = 2.7 V		┼──		40	ł ‴``
		Terminal,	V <sub>I</sub> = 0.5 V				- 100	<b>†</b>
կլ	Low-level input current	control						μΑ
		ATN, EOI	$V_{I} = 0.5 V$				- 500	
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	I <sub>I</sub> (bus) = 0	2.5		3.7 - 1.5	V
		1		$I_{I(bus)} = -12 \text{ mA}$	- 1.3		- 1.5	<u> </u>
				$V_{\text{I(bus)}} = -1.5 \text{ V to } 0.4 \text{ V}$	- 1.3		-3.2	-
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	<del>                                     </del>		+ 2.5	┨
I/O(bus)	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$			-3.2	mA
				$V_{I(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	1
				$V_{I(bus)} = 5 \text{ V to } 5.5 \text{ V}$	0.7		2.5	1
		Power off	V <sub>CC</sub> = 0,	V <sub>I(bus)</sub> = 0 V to 2.5 V			-40	μΑ
		Terminal			- 15		- 75	
los	Short-circuit output current	Bus			- 25		- 125	mA
		ATN + EOI			- 10		- 100	
Icc	Supply current		No load,	TE, DC, and SC low			120	mA
C <sub>i/o(bus)</sub> Bus-port capacitance			$V_{CC} = 5 \text{ V to } 0 \text{ V},$ $V_{I/O} = 0 \text{ to } 2 \text{ V}, \text{ f} = 1 \text{ MHz}$		30			pF

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\ddagger}$  VOH applies for three-state outputs only.  $^{\S}$  Except ATN and EOI terminal pins.



# switching characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25 °C (unless otherwise noted)

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		14	20	ns
tpHL	Propagation delay time, high-to-low-level output	-		See Figure 1		14	20	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal	Bus (SRQ, NDAC NRFD)	C <sub>L</sub> = 30 pF, See Figure 1		29	35	ns
tPLH	Propagation delay time low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		10	20	ns
tPHL	Propagation delay time, high-to-low-level output	500		See Figure 2	,	15	22	110
tPLH	Propagation delay time, low-to-high-level output	Terminal ATN or Terminal EOI	ATN+EOI	See Figure 3		14		ns
tPHL	Propagation delay time, high-to-low-level output	Terminal ATN or Terminal EOI	ATN + EOI	See Figure 3		14		ns
tPZH	Output enable time to high level	TE, DC,	BUS				60	
tPHZ	Output disable time from high level	or	(ATTN, EOI,	See Figure 4			45	ns
†PZL	Output enable time to low level	SC	REN, IFC,	Occ rigate 4			60	] '''
tPLZ	Output disable time from low level		and DAV)				55	
<sup>t</sup> PZH	Output enable time to high level	TE, DC,					55	
tPHZ	Output disable time from high level	or	Terminal	See Figure 5			50	ns
<sup>t</sup> PZL	Output enable time to low level	SC		, , , , , , , , , , , , , , , , , ,	<u></u>		45	
tPLZ	Output disable time from low level				<u> </u>		55	

# SN75164B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER





FIGURE 3. ATN + EOI PROPAGATION DELAY TIMES


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{out} = 50 \Omega$ .
- C. All diodes are 1N916 or 1N3064.



#### PARAMETER MEASUREMENT INFORMATION





CONTROL INPUT (See Note B) tPHZ-► tPZH-> TERMINAL OUTPUT S1 OPEN tPZL -> tPLZ → TERMINAL OUTPUT 0.7 V S1 CLOSED VOL VOLTAGE WAVEFORMS

# FIGURE 4. BUS ENABLE AND DISABLE TIMES


FIGURE 5. TERMINAL ENABLE AND DISABLE TIMES

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$ 6 ns,  $t_f \leq$ 6 ns,  $t_{out} =$  50  $\Omega$ .

## SN75164B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

#### TYPICAL CHARACTERISTICS



-10 -15 -20 -25 -30 -35 -40

IOH-High-Level Output Current-mA

FIGURE 6

VOH-High-Level Output Voltage-V

0.5 0 TERMINAL LOW-LEVEL OUTPUT VOLTAGE




FIGURE 7

## TERMINAL OUTPUT VOLTAGE





FIGURE 8



## SN75172 QUADRUPLE DIFFERENTIAL LINE DRIVER

D2596, OCTOBER 1980-REVISED SEPTEMBER 1986

- Meets EIA Standards RS-422-A and RS-485
- Meets CCITT Recommendations V.11 and X 27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of -7 V to 12 V
- Active-High and Active-Low Enables
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates from Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable with AM26LS31

#### J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) U16∏ VCC 1 Y 🗆 15 T 4A 2 12 F 14 🗆 4Y 3 ENABLE G 13 4Z 2Z 🗆 12 ENABLE G 5 2Y [ 11 T 3Z 2A 🗆 10 T 3Y GND [ аП 3А


#### description

The SN75172 is a monolithic quadruple differential line driver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. The device is optimized for balanced multipoint bus transmission at rates of up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.

The SN75172 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150 °C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75172 is characterized for operation from 0°C to 70°C.

# logic symbol†



# <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### **FUNCTION TABLE (EACH DRIVER)**


INPUT	ENA	BLES	OUTPUTS		
Α	G	G	Υ	Z	
Н	Н	Х	Н	L	
L	Н	Х	L	Н	
Н	X	L	Н	L	
L	х	L	L	Н	
Х	L	Н	Z	Z	

H = high level, L = low level


X = irrelevant, Z = high impedance (off)



## logic diagram (positive logic)



## schematics of inputs and outputs



bsolute maximum ratings over operating tree-air temperature (unless otherwise noted)	
Supply voltage, VCC	7 V
Input voltage	.5 V
Continuous total dissipation at (or below)	
25 °C free-air temperature (see Note 2): J package	mW
N package	mW
Operating free-air temperature	O°C
Storage temperature range	0°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	0°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	0°C

- NOTES: 1. All voltage values are with respect to the network ground terminal.
  - 2. For operation above 25°C free-air temperature, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75172 chips are alloy mounted.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Common-mode output voltage, V <sub>OC</sub>			-7 to 12	V
High-level output current, IOH			- 60	mA
Low-level output current, IOL			60	mA
Operating free-air temperature, TA	0		70	°C



PARAMETER

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TEST CONDITIONS

TYP

MAX UNIT

				1			
VIK	Input clamp voltage	l <sub>l</sub> = -18 mA				-1.5	V
Vo	Output voltage	I <sub>O</sub> = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	10 = 0		1.5		6	٧
157 - 1	Diff.	$R_L = 100 \Omega$ ,	$R_L = 100 \Omega$ , See Figure 1				.,,
V <sub>OD2</sub>	Differential output voltage	$R_{I} = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	See Note 3		1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>‡</sup>					±0.2	V
voc	Common-mode output voltage§	$R_L = 54 \Omega \text{ or } 100 \Omega$	, See Figure 1			+ 3 – 1	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage ‡					±0.2	V
10	Output current with power off	V <sub>CC</sub> = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			± 100	μΑ
loz	High-impedance-state output current	$V_0 = -7 \text{ V to } 12 \text{ V}$				± 100	μΑ
ΊΗ	High-level input current	V <sub>I</sub> = 2.7 V				20	μĂ
ΊL	Low-level input current	V <sub>I</sub> = 0.5 V				- 360	μΑ
		V <sub>0</sub> = -7 V				- 180	
los	Short-circuit output current	$V_0 = V_{CC}$				180	mA
		V <sub>O</sub> = 12 V				500	
lcc	Supply current (all drivers)	No load	Outputs enabled		38	60	mA
	Cupply Culteric (all Ulivers)	NO load	Outputs disabled		18	40	

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V and TA = 25 °C.

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	Vo	Vo
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V <sub>OD3</sub>		Vt (Test Termination
1,0031		Measurement 2)
Δ V <sub>OD</sub>	$      V_t   -   \overline{V}_t    $	$      V_t   -   \overline{V}_t    $
Voc	V <sub>os</sub>	V <sub>os</sub>
ΔIVOCI	Vos − Vos	$ V_{os} - \overline{V}_{os} $
Ios	I <sub>sa</sub> l, I <sub>sb</sub> l	
10	li <sub>xa</sub> l, li <sub>xb</sub> l	l <sub>ia</sub> , l <sub>ib</sub>

<sup>&</sup>lt;sup>‡</sup>  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $\Delta |V_{OC}|$ , respectively, that occur when the input is changed from a high level to a low level.

<sup>§</sup> In EIA Standard RS-422-A, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>. NOTE 3: See EIA Standard RS-485 Figure 3-5, Test Termination Measurement 2.

# switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
tDD	Differential-output delay time	$R_1 = 54 \Omega$	See Figure 2		45	65	ns
tTD	Differential-output transition time	nL = 54 11,	See Figure 2		80	120	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 3		80	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 4		45	80	ns
<sup>t</sup> PHZ	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 3		78	115	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 4		1.8	30	ns

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES





FIGURE 2. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_0 = 50$   $\Omega$ .
  - B. C<sub>L</sub> includes probe and stray capacitance.

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

**VOLTAGE WAVEFORMS** 

FIGURE 3. tPZH AND tPHZ








FIGURE 4. tPZL AND tPLZ


- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $z_{out} = 50 \Omega$ .
  - B. C<sub>L</sub> include probe and jig capacitance.
  - C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform to  $\overline{G}$ .


















## TYPICAL APPLICATION



NOTE A: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

#### FIGURE 11




D2600, OCTOBER 1980-SEPTEMBER 1986

- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range . . . − 12 to 12 V
- Input Sensitivity . . . ± 200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates from Single 5-Volt Supply
- Low Power Requirements
- Plug-In Replacement for AM26LS32


#### description

The SN75173 is a monolithic quadruple differential line receiver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. Each of the two pairs of receivers has a common active-high enable. The device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 millivolts over a commonmode input voltage range of -12 to 12 volts. The SN75173 is designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.


The SN75173 is characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.



#### logic symbol



#### logic diagram (positive logic)



#### FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL	ENABLES		OUTPUT
A-B	G $\overline{G}$		Υ
V <sub>ID</sub> ≥ 0.2 V	Н	X	Н
VID ≥ 0.2 V	Х	L.	н
-0.2 V < V <sub>ID</sub> < 0.2 V	Н	X	?
-0.2 V < V D < 0.2 V	Х	L	?
V <sub>ID</sub> ≤ -0.2 V	Н	Х	L.
VID = -0.2 V	Х	L	L
X	L	Н	Z

H = high level


L = low level

X = irrelevant

? = indeterminate

Z = high-impedance (off)

## schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V <sub>CC</sub> (see Note 1)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):       950 mW         D Package       950 mW         J Package       1025 mW         N Package       1150 mW         Operating free-air temperature range       0 °C to 70 °C         Storage temperature range       -65 °C to 150 °C         Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package       300 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75173 chips are glass mounted.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	٧
Common-mode input voltage, VIC			± 12	V
Differential input voltage, V <sub>ID</sub>			± 12	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
High-level output current, IOH			-400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$ ,	$I_0 = -0.4 \text{ mA}$			0.2	٧
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$ ,	I <sub>O</sub> = 16 mA	-0.2 <sup>‡</sup>			٧
V <sub>hys</sub>	Hysteresis §				50		mV
VIK	Enable-input clamp voltage	l <sub>l</sub> = -18 mA				- 1.5	٧
Voн	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -400 \mu A$	2.7		<del></del>	V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	IOL = 8 mA			0.45	V
VOL	Low-level output voltage	VID = -200 IIIV,	IOL = 16 mA			0.5	· •
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				± 20	μΑ
1.	Line input current	Other input at 0 V,	V <sub>I</sub> = 12 V			1	A
11	Line input current	See Note 4	$V_I = -7 V$			-0.8	mA
lіН	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μΑ
l <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				- 100	μΑ
rį	Input resistance			12			kΩ
los	Short-circuit output current¶			-15		-85	mA
<sup>I</sup> CC	Supply current	Outputs disabled				70	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1$	.5 V, C <sub>L</sub> = 15 pF,		20	35	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 1			22	35	ns
tPZH	Output enable time to high level	C <sub>L</sub> = 15 pF,	See Figure 2		17	22	ns
tPZL	Output enable time to low level	CL = 15 pF,	See Figure 3		20	25	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>L</sub> = 5 pF,	See Figure 2		21	30	ns
<sup>t</sup> PLZ	Output disable time from low level	C <sub>L</sub> = 5 pF,	See Figure 3		30	40	ns




<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for threshold voltage levels only.


<sup>§</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figure 4.

Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 4: Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.


#### PARAMETER MEASUREMENT INFORMATION






**VOLTAGE WAVEFORMS** 

FIGURE 1. tPLH, tPHL





TEST CIRCUIT

**VOLTAGE WAVEFORMS** 

FIGURE 2. tpHz, tpZH

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm g} \leq$  7 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  7 ns  $t_{\rm f} \leq$  7 ns  $t_{\rm f} \leq$  8 ns  $t_{\rm f} \leq$  8 ns  $t_{\rm f} \leq$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{\rm f} <$  9 ns  $t_{$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 3. tpzL, tpLZ


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle = 50%,  $t_r \le 6 \text{ ns}, t_f \le 6 \text{ ns}, Z_{out} = 50 \Omega.$ 

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 4

- C. All diodes are 1N916 or equivalent.
- D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

## TYPICAL CHARACTERISTICS







- 40


FIGURE 5

- 50









NOTE 4: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

D2601, OCTOBER 1980-REVISED OCTOBER 1986

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of -7 V to 12 V
- Active-High Enable
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates from Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable with MC3487

## description

The SN75174 is a monolithic quadruple differential line driver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. The device

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

1A		$\cup_{16}$	Vcc
1Y	$\square_2$	15	4A
1Z	□3	14	4Y
1,2EN	<b>4</b>	13	4Z
2Z	□ 5	12	3,4EN
2Y	□6	11	3Z
2A		10	3Y
GND	[8	9	3A

#### **FUNCTION TABLE (EACH DRIVER)**

INDUT	ENABLE	OUTF	PUTS
INPUT	ENABLE	Y	Z
Н	Н	Н	L
L	н	L	Н
×	L	z	z

H = TTL high level,

L = TTL low level.

X = irrelevant,


Z = High impedance (off)

is optimized for balanced multipoint bus transmission at rates up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.

The SN75174 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150 °C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.


The SN75174 is characterized for operation from 0°C to 70°C.

## logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


# logic diagram, each driver (positive logic)





#### schematics of inputs and outputs





## absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Continuous total dissipation at (or b	elow) 25 °C free-air temperature (see Note 2):
J package	
N package	
Operating free-air temperature	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inc	h) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inc	ch) from case for 10 seconds: N package 260 °C

- NOTES: 1. All voltage values are with respect to the network terminal.
  - For operation above 25°C free-air temperature, derate the J package to 880 mW at 70°C at the rate of 11.0 mW/°C and the N package to 1040 mW at 70°C at the rate of 13.0 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			٧
Low-Level input voltage, V <sub>IL</sub>			0.8	٧
Common-mode output voltage, V <sub>OC</sub>			-7 to 12	V
High-level output curent, IOH			- 60	mA
Low-level output current, IOL			60	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	,V
VOH	High-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -33 mA	V <sub>IL</sub> = 0.8 V,		3.7		V
VOL	Low-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 33 mA	V <sub>IL</sub> = 0.8 V,		1.1		٧
Vo	Output voltage	10 = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	10 = 0		1.5		6	V
V <sub>OD2</sub>	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1	½ V <sub>OI</sub>	01		V
		$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	See Note 3		1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>‡</sup>					±0.2	V
Voc	Common mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			+ 3 1	v
Δ V <sub>OC</sub>	Change in magnitude of common mode output voltage <sup>‡</sup>					±0.2	V
Ю	Output current with power off	V <sub>CC</sub> = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			± 100	μА
loz	High-impedance-state output current	$V_0 = -7 \text{ V to } 12 \text{ V}$		1		± 100	μΑ
ΊΗ	High-level input current	V <sub>I</sub> = 2.7 V				20	μА
1 <sub>L</sub>	Low-level input current	$V_{I} = 0.5 \text{ V}$				-360	μΑ
		$V_0 = -7 V$	<u> </u>			-250	
los	Short-circuit output current	$V_O = V_{CC}$				180	mA
		V <sub>O</sub> = 12 V				500	l
1	Supply current (all drivers)	No load	Outputs enabled		38	60	
ICC	Supply current (all drivers)	INO IOBO	Oututs disabled		18	40	mA

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST	TEST CONDITIONS		TYP	MAX	UNIT
t <sub>DD</sub>	Differential-output delay time	P E4.0	$R_L = 54 \Omega$ , See Figure 2		45	65	ns
tTD	Differential-output transition time	n[ = 54 1/,			80	120	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 3		80	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 4		55	80	ns
tPHZ	Outut disable time from high level	$R_L = 110 \Omega$ ,	See Figure 3		75	115	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$	See Figure 4		18	30	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C.  $^{\ddagger}\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v <sub>o</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	Vo	V <sub>o</sub>
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
Vop3		V <sub>t</sub> (Test Termination Measurement 2)
ΔIVODI	$  V_t  -  \overline{V}_t  $	$  V_t  -  \overline{V}_t  $
Voc	Vos	Vos
Δ V <sub>OC</sub>	V <sub>os</sub> − $\overline{V}$ <sub>os</sub>	Vos - Vos
los	I <sub>sa</sub>  ,  I <sub>sb</sub>	· ·
lo	I <sub>xa</sub>  ,  I <sub>xb</sub>	lia, lib

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



- NOTES: A. The input pulse is supplied by a generator having the following characteritics:  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_0 = 50$   $\Omega$ .
  - B. CL includes probe and stray capacitance.

FIGURE 2. DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 3. tpzH AND tpHZ







FIGURE 4. tpzi AND tplz


NOTES: A. The input pulse is supplied by a generator having the following characteritics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_f \leq$  5 ns,  $t_0 = 50 \Omega$ .

B. CL includes probe and stray capacitance.


















#### TYPICAL APPLICATION



NOTE: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 11

D2602, OCTOBER 1980-REVISED SEPTEMBER 1986

- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range
   12 V to 12 V
- Input Sensitivity . . . ± 200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates from Single 5-Volt Supply
- Low Power Requirements
- Plug-in Replacement for MC3486

#### description

The SN75175 is a monolithic quadruple differential line receiver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. Each of the two pairs of receivers has a common active-high enable.

The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm\,200$  millivolts over a common-mode input voltage range of  $\pm\,12$  volts. The SN75175 is designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.

The SN75175 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS A — B	ENABLE	OUTPUT Y
V <sub>ID</sub> ≥ 0.2 V	Н	н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	I	?
V <sub>ID</sub> ≥ -0.2 V	Н	L
X	L .	Z


H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

D, J, OR N
DUAL-IN-LINE PACKAGE
(TOP VIEW)


1B 🗌	1	U <sub>16</sub>	þ	VCC
1A 🗌	2	15		4B
1 Y 🗌	3	14		4A
1,2EN	4	13		4 Y
2Y 🗌	5	12		3,4EN
2A 🗌	6	11		3Y
2B 🗌	7	10		ЗА
GND 🗌	8	9		3B


#### logic symbol†



 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)






Copyright © 1980, Texas Instruments Incorporated



#### schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)         7 V           Input voltage, A or B inputs         ± 25 V
· · · · · · · · · · · · · · · · · · ·
Differential input voltage (see Note 2) ± 25 V
Enable input voltage
Low-level output current
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3):
D package
J package
N package
Operating free-air temperature range
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package 300 °C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- 3. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75175 chips are glass mounted.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	٧
Common-mode input voltage, V <sub>IC</sub>			± 12	V
Differential input voltage, V <sub>ID</sub>			±12	V
High-level enable input voltage, VIH	2			٧
Low-level enable input voltage, V <sub>IL</sub>			0.8	٧
High-level output current, IOH			- 400	μΑ
Low-level output current, I <sub>OL</sub>			16	mA
Operating free-air temperature, T <sub>A</sub>	. 0		70	°C

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>TH</sub>	Differential-input high-threshold voltage	$V_0 = 2.7 \text{ V}, \qquad I_0 = -0.4 \text{ m}.$	Α			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 \text{ V}, \qquad I_0 = 16 \text{ mA}$		-0.2‡			V
V <sub>hys</sub>	Hysteresis <sup>§</sup>				50		mV
V <sub>IK</sub>	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				- 1.5	V
Voн	High-level output voltage	$V_{ID} = 200 \text{ mV},  I_{OH} = -400 \text{ m}$	μA, See Figure 1	2.7			V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV}$ , See Figure 1	I <sub>OL</sub> = 8 mA			0.45	V
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				± 20	μА
II	Line input current	Other input at 0 V, See Note 4	$V_{I} = 12 \text{ V}$ $V_{I} = -7 \text{ V}$			1 -0.8	mA
ΊΗ	High-level enable-input current	V <sub>IH</sub> = 2.7 V		<u> </u>		20	μA
IL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V		† · · · · · · · · · · · · · · · · · · ·		- 100	μA
ri	Input resistance			12			kΩ
los	Short-circuit output current			- 15	-	- 85	mA
lcc	Supply current	Outputs disabled		1		70	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C 15 pF	See Figure 2		22	35	ns
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, See Figure 2			25	35	ns
tPZH	Output enable time to high level	C. 15 "F	Con Figure 3		13	30	ns
tPZL	Output enable time to low level	C <sub>L</sub> = 15 pF, See Figure 3			19	30	ns
tPHZ	Output disable time from high level	$C_1 = 15 pF$ ,	See Figure 3		26	35	ns
<sup>t</sup> PLZ	Output disable time from low level	CL = 15 pr,	See rigure 3		25	35	ns



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

<sup>§</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figure 4.

Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second. NOTE 4: Refer to EIA standards RS-422-A, RS-423-A, and RS-485 for exact conditions.

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VOH, VOL






FIGURE 2. PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6 \text{ ns, } Z_{OUT} = 50 \ \Omega.$  B. CL includes probe and stray capacitance.

#### PARAMETER MEASUREMENT INFORMATION




#### TEST CIRCUIT



# VOLTAGE WAVEFORMS FIGURE 3. ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>out</sub> = 50  $\Omega$ .

- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or equivalent.



HIGH-LEVEL OUTPUT VOLTAGE






FIGURE 6



HIGH-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE

V<sub>CC</sub> = 5 V




FIGURE 5





FIGURE 7







INPUT CURRENT INPUT VOLTAGE 0.75 TA = 25°C 0.5 I - Input Current - mA 0.25 0 -0.25THE UNSHADED -0.5 AREA CONFORMS TO FIGURE 3.2 OF -0.75**EIA RS-485** 10 V<sub>I</sub>-Input Voltage-V

FIGURE 12

#### TYPICAL APPLICATION




FIGURE 13

NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability. . . ± 60 mA Max
- Thermal Shutdown Protection
- **Driver Positive and Negative Current** Limitina
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-Volt Supply
- Low Power Requirements

#### description

The SN65176B and SN75176B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standard RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27.

The SN65176B and SN75176B combine a threestate differential line driver and a differential input line receiver both of which operate from a single 5-volt power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$  volts. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

#### D. JG. OR P PACKAGE (TOP VIEW)



#### **FUNCTION TABLE (DRIVER)**

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
н	н	н	L
L	н	L	н
×	L	z	Z


#### **FUNCTION TABLE (RECEIVER)**

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A – B	RE	R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \ V < V_{1D} < 0.2 \ V$	L	?
$V_{ID} \le -0.2 V$	L	L
×	Ħ	Z

H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = high impedance (off)

# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



Copyright © 1985, Texas Instruments Incorporated

INSTRUMENTS


**Line Drivers/Receivers** 

The driver is designed to handle loads up to 60 milliamperes of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150 °C. The receiver features a minimum input impedance of 12 k $\Omega$ , an input sensitivity of  $\pm$  200 millivolts, and a typical input hysteresis of 50 millivolts.

The SN65176B and SN75176B can be used in transmission line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN65176B is characterized for operation from  $-40\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$  and the SN75176B is characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

### schematics of inputs and outputs



abso	lute maximum ratings over operating free-air temperature range (unless otherwise noted)
	Supply voltage, VCC (see Note 1)
	Voltage at any bus terminal
	Enable input voltage
	Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
	D package
	JG package
	P package
	Operating free-air temperature range: SN65176B40°C to 85°C
	SN75176B
	Storage temperature range65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: JG package 300°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260°C

- NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to Dissipation Derating Table. In the JG package, the chips are glass mounted.

#### **DISSIPATION DERATING TABLE**

PACKAGE	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
JG	825 mW	6.6 mW/°C	528 mW	429 mW
Р	1100 mW	8.8 mW/°C	702 mW	570 mW

#### recommended operating conditions

				MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>				4.75	5	5.25	V
oltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>				12	V		
voltage at any bus terminar (separat	ery or common	i moder, vi or vic				- 7	•
High-level input voltage, VIH		D, DE, and RE		2			V
Low-level input voltage, VIL		D, DE, and RE				0.8	٧
Differential input voltage, V <sub>ID</sub> (see Note 3)					±12	٧	
High-level output current, IOH		Driver				-60	mA
High-lever output current, IOH		Receiver				-400	μΑ
Low-level output current lev	1 1 1					60	mA
Low-level output current, IOL		Receiver				8	"""
Operating free-air temperature, TA	SN65176B			-40		85	°C
Operating free-air temperature, TA	SN75176B			0		70	١

NOTE 3: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

MAX UNIT

MIN

TYP<sup>‡</sup>

PARAMETER

#### **DRIVER SECTION**

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TEST CONDITIONS†

				1			1
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>O</sub>	Output voltage	1 <sub>O</sub> = 0		-0		6	V
V <sub>OD1</sub>	Differential output voltage	10 = 0		1.5		6	V
		$R_I = 100 \Omega$ ,	See Figure 1	½ V <sub>OD1</sub>			
V <sub>OD2</sub>	Differential output voltage	1100 11,	occ riguio i	2			V
	·	$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	See Note 4		1.5		5	V
A11/1	Change in magnitude of					±0.2	V
Δ VOD	differential output voltage§					±0.2	· ·
	C	$R_I = 54 \Omega \text{ or } 100 \Omega,$	C Fi 1			+3	V
voc	Common-mode output voltage	nL = 54 11 01 100 11,	See rigure i			- 1	\ \
411/	Change in magnitude of					±0.2	V
Δ VOC	common-mode output voltage§					±0.2	\ \
1-	Output aureant	Output disabled,	V <sub>O</sub> = 12 V			1	mA
Ю	Output current	See Note 5	$V_0 = -7 V$			-0.8	] ''''
ЧН	High-level input current	V <sub>1</sub> = 2.4 V				20	μΑ
l <sub>I</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μΑ
		V <sub>0</sub> = -7 V				- 250	
1		$V_{O} = 0$ $V_{O} = V_{CC}$			- 150		١.
los	Short-circuit output current					250	mA
	ľ	V <sub>O</sub> = 12 V				250	1
1	Supply supply (total markets)	No load	Outputs enabled		42	55	mA
ıcc	Supply current (total package)	NO IOAU	Outputs disabled		26	35	1 '''A

<sup>†</sup>The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs. ‡All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C.

NOTES: 4. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

## driver switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tDD	Differential-output delay time	$R_L = 54 \Omega$ ,	See Figure 3		15	22	ns
tTD	Differential-output transition time				20	30	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 4		85	120	ns
<sup>t</sup> PZL	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 5		40	60	ns
<sup>t</sup> PHZ	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 4		150	250	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 5		20	30	ns

 $<sup>^{\</sup>S}\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$  respectively, that occur when the input is changed from a high level to a low level.

This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	Vo	Vo
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V <sub>OD3</sub>		V <sub>t</sub> (Test Termination Measurement 2)
Δ V <sub>OD</sub>	$  V_t  -  \overline{V}_t  $	$  V_t -  \overline{V}_t  $
Voc	V <sub>os</sub>	V <sub>os</sub>
Δ V <sub>OC</sub>	$ V_{os} - \overline{V}_{os} $	V <sub>os</sub> − V̄ <sub>os</sub>
los	I <sub>sa</sub>  , I <sub>sb</sub>	
Io .	I <sub>xa</sub>  ,  I <sub>xb</sub>	lia, lib

#### RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$ ,	$I_0 = -0.4 \text{ mA}$			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$	IO = 8 mA	-0.2 <sup>‡</sup>			V
V <sub>hys</sub>	Hysteresis <sup>§</sup>				50		mV
VIK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				- 1.5	V
Vон	High-level output voltage	V <sub>ID</sub> = -200 mV, See Figure 2	$I_{OH} = -400  \mu A$ ,	2.7			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 2	I <sub>OL</sub> = 8 mA,			0.45	V
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	V	1		± 20	μΑ
Ιį	Line input current	Other input = 0 V, See Note 6	•			1 -0.8	mA
ΊΗ	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μΑ
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				- 100	μА
rį	Input resistance			12			kΩ
los	Short-circuit output current			- 15		- 85	mA
lcc	Supply current (total package)	No load	Outputs enabled Outputs disabled		42 26	55 35	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

## receiver switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = 0 V \text{ to } 3 V,$		21	35	ns
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, See Figure 6		23	35	ns
tPZH	Output enable time to high level	C <sub>I</sub> = 15 pF, See Figure 7		10	20	ns
tpZL	Output enable time to low level	CL = 15 pr, See Figure /		12	20	ns
tPHZ	Output disable time from high level	C <sub>1</sub> = 15 pF, See Figure 7		20	35	ns
tPLZ	Output disable time from low level	CL = 15 pr, See Figure /		17	25	ns



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figure 4.

NOTE 6: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DRIVER VOD AND VOC




FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{out} =$  50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.



### PARAMETER MEASUREMENT INFORMATION




FIGURE 6. RECEIVER PROPAGATION DELAY TIMES





FIGURE 7. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $z_{out} =$  50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.



### TYPICAL CHARACTERISTICS



DRIVER LOW-LEVEL OUTPUT VOLTAGE DRIVER LOW-LEVEL OUTPUT CURRENT 5 V<sub>CC</sub> = 5 V 4.5 VOL -Low-Level Output Voltage-V  $T_{\Delta} = 25^{\circ}C$ 4 3.5 3 2.5 2 1.5 1 0.5 0 0 20 60 80 100 120 IOL-Low-Level Output Current-mA

FIGURE 9

### DRIVER DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 10

### TYPICAL CHARACTERISTICS




FIGURE 11




FIGURE 13




FIGURE 12







FIGURE 14

SN65176B.

SN75176B

### TYPICAL CHARACTERISTICS






FIGURE 15

SN65176B, SN75176B

TYPICAL APPLICATION

FIGURE 17. TYPICAL APPLICATION CIRCUIT

NOTE 7: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

D2606, JULY 1985

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Bus Voltage Range . . . −7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-Volt Supply
- Low Power Requirements

### description

The SN75177B and SN75178B differential bus repeaters are monolithic integrated devices each designed for one-way data communication on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. Each device is designed to improve the performance of the data communication over long bus lines. The SN75177B and SN75178B are identical except for the complementary enable inputs, which allow the devices to be used in pairs for bidirectional communication.

SN75177B	D, JG, OR F
DUAL-IN-LINE	PACKAGE
(TOP V	IFW)



SN75178B . . . D, JG, OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



### SN75177B FUNCTION TABLE

DIFFERENTIAL INPUTS	ENABLE	_ 0	UTPU1	rs
A-B	EN	Т	Υ	Z
V <sub>ID</sub> ≥ 0.2 V	н	Н	Н	L
$-0.2 \text{ V} < \text{V}_{\text{1D}} < 0.2 \text{ V}$	Н	?	?	?
V <sub>ID</sub> ≤ 0.2 V	Н	L	L	Н
X	L	Z	Z	Z

### SN75178B FUNCTION TABLE

DIFFERENTIAL INPUTS	ENABLE	0	UTPU	rs
A-B	ĒN	Т	Υ	Z
V <sub>ID</sub> ≥ 0.2 V	L	Н	Н	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?	?	?
$V_{ID} \leq 0.2 V$	L	L	L	H
X	Н	Z	Z	Z


H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = impedance (off)

The SN75177B and SN75178B feature positive- and negative-current limiting three-state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm$  200 millivolts over a common-mode input voltage range of -7 volts to 12 volts. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150 °C. The driver is designed to drive current loads up to 60 milliamperes maximum.

The SN75177B and SN75178B are designed for optimum performance when used on transmission buses employing the SN75172 and SN75174 differential line drivers, SN75173 and SN75175 differential line receivers, or SN75176B bus transceivers.


### logic symbols†







<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### logic diagrams (positive logic)





### schematics of inputs and outputs





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage at any bus terminal
Differential input voltage (see Note 2)
Enable input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
JG package 825 mW
P package
Operating free-air temperature range

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. For operation above 25 °C free-air temperature, derate the D package to 464 mW at 70 °C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70 °C at the rate of 6.6 mW/°C and the P package to 640 mW at 70 °C at the rate of 8.0 mW/°C. In the JG package, SN75177B and SN75178B chips are glass mounted.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH	EN or EN	2			V
Low-level input voltage, VIL	EN or EN			0.8	V
Common-mode input voltage, V <sub>IC</sub>		- 7 <sup>†</sup>		12	V
Differential input voltage, V <sub>ID</sub>				± 12	V
High-level output current, IOH	Driver			-60	mA
rigii-level output current, IOH	Receiver			-400	μΑ
Low lavel author author lav	Driver			60	
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA		0		70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

### **DRIVER SECTION**

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18	mA			- 1.5	V
v <sub>o</sub>	Output voltage	I <sub>O.</sub> = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0		1.5		6	V
		R <sub>L</sub> = 100 §	, See Figure 1	½V <sub>OD1</sub>			
V <sub>OD2</sub>	Differential output voltage			2			1 v
	4	$R_L = 54 \Omega$	, See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	See Note 4		1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>‡</sup>	R <sub>1</sub> = 54 Ω	or 100 Ω.			±0.2	V
Voc	Common-mode output voltage	See Figure				3 -1	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>‡</sup>					±0.2	V
Ю	Output current	$V_{CC} = 0$ ,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
loz	High-impedance-state output current	V <sub>O</sub> = -7	V to 12 V			± 100	μΑ
ΊΗ	High-level input current	V <sub>1</sub> = 2.4 \	/,			20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 \	<i>'</i> , .			-400	μΑ
		$V_0 = -7$	V			-250	
los	Short-circuit output current	$V_0 = V_{C0}$				250	mA
		V <sub>0</sub> = 12 '	/			250	I
la a	Supply current (total package)	No load	Outputs enabled		57	70	mA
lcc	Supply current (total package)	INO IOAG	Outputs disabled		26	35	] ''' <sup>A</sup>

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C.

### driver switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tDD	Differential-output delay time	$R_1 = 54 \Omega$	See Figure 3		15	22	ns
t <sub>TD</sub>	Differential-output transition time	n[ = 54 11,	See rigure 3		20	30	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 4		85	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 5		40	60	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 4		150	250	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 5		20	30	ns

 $<sup>^{\</sup>ddagger}\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

NOTE 4: See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	Vo	V <sub>o</sub>
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	V <sub>t</sub> (R <sub>L</sub> = 54 Ω)
VOD3		V <sub>t</sub> (Test termination Measurement 2)
Δ V <sub>OD</sub>	$   V_t  -  \overline{V}_t   $	$   V_t  -  \overline{V}_t   $
Voc	·  V <sub>os</sub>	V <sub>os</sub>
Δ V <sub>OC</sub>	$\mid V_{os} - \overline{V}_{os} \mid$	$V_{os} - \overline{V}_{os}$
los	Isal, Isb	
lo	li <sub>xal</sub> , li <sub>xb</sub> l	l <sub>ia</sub> , l <sub>ib</sub>

### RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$	$I_0 = -0.4 \text{ mA}$			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$ ,	I <sub>O</sub> = 8 mA	-0.2 <sup>‡</sup>			V
V <sub>hys</sub>	Hysteresis <sup>§</sup>				50		mV
VIK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				- 1.5	V
Voн	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 2	$I_{OH} = -400 \mu A$ ,	2.7			٧
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 2	I <sub>OL</sub> = 8 mA,			0.45	٧
loz	High-impedance-state output current	V <sub>O</sub> = 0.4 V to 2.4	4 V			20 - 400	μА
11	Line input current	Other input at 0 V See Note 5	$V_{I} = 12 V$ $V_{I} = -7 V$			1 -0.8	mA
۱н	High-level enable-input current	$V_{IH} = 2.7 V$				20	μΑ
ΊL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				- 100	μΑ
rį	Input resistance			12		,	kΩ
los	Short-circuit output current	***************************************		- 15		-85	mA
Icc	Supply current (total package)	No load	Outputs enabled Outputs disabled		57 26	70 35	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

### receiver switching characteristics, VCC = 5 V, TA = 25°C


	PARAMETER	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V}$	to 1.5 V,		19	35	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 15 pF$ ,	See Figure 6		30	40	ns
tPZH	Output enable time to high level	C <sub>I</sub> = 15 pF,	See Figure 7		10	20	ns
tPZL	Output enable time to low level	С[ — 15 рг,	See Figure 7		12	20	ns
tPHZ	Output disable time from high level	C <sub>I</sub> = 15 pF,	See Figure 7		25	35	ns
tPLZ	Output disable time from low level	CL = 15 pr,	See rigure /		17	25	ns

<sup>&</sup>lt;sup>‡</sup> The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

 $<sup>^{\</sup>S}$  Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T-}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 12.

NOTE 5: Refer to EIA Standard RS-422-A for exact conditions.

### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. DRIVER VOD AND VOC

FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES (tpzh, tphz)

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$ 6 ns,  $t_f \leq$ 6 ns,  $Z_{out} = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

### PARAMETER MEASUREMENT INFORMATION




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES (tpzl, tplz)




FIGURE 6. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$ 6 ns,  $t_f \leq$ 6 ns,  $Z_{out} =$  50  $\Omega$ .

B. CL includes probe and jig capacitance.

S1 to -1.5 V

S2 closed

S3 open

(SN75177B)

(SN75178B)

INPUT

1.5 V

B.  $C_L$  includes probe and jig capacitance. C. All diodes are 1N916 or equivalent.


# PARAMETER MEASUREMENT INFORMATION 1.5 V S1 OUTPUT 2 kΩ S2 S2 SV SV (See Note C) GENERATOR (See Note A) S3 TEST CIRCUIT

(SN75177B)

(SN75178B)

INPUT

1.5 V



S1 to 1.5 V

S2 open


S3 closed

FIGURE 7. RECEIVER ENABLE AND DISABLE TIMES


Texas VI

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, duty cycle  $\approx 50\%$ ,  $t_T = t_f = 6$  ns.

### TYPICAL CHARACTERISTICS



DRIVER LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT V<sub>CC</sub> = 5 V T<sub>A</sub> = 25°C VOL - Low Level Output Voltage 3.5 3 2.5 2 1.5 0.5 20 40 60 80 100



RECEIVER OUTPUT VOLTAGE




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 15



# TYPICAL APPLICATION SN75176B SN75176B SN75176B SN75176B

NOTE 6: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 16. TYPICAL APPLICATION CIRCUIT

### SN75179B DIFFERENTIAL DRIVER AND RECEIVER PAIR

D2845, OCTOBER 1985

 Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27

- Bus Voltage Range . . . 7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements

### description

The SN75179B driver and bus receiver circuit is a monolithic integrated device designed for balanced transmission line applications and meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. It is designed to improve the performance of full-duplex data communications over long bus lines.

The SN75179B driver outputs provide limiting for both positive and negative currents. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  millivolts over a common-mode input voltage range of -12 volts to 12 volts. The driver provides thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately  $150\,^{\circ}\text{C}$ . The device is designed to drive current loads of up to 60 milliamperes maximum.

The SN75179B is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# D, JG, OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



### **FUNCTION TABLE (DRIVER)**


INPUT	OUTPUTS
D	ΥZ
Н	H L
L	LH

### **FUNCTION TABLE (RECEIVER)**

DIFFERENTIAL INPUTS	OUTPUT
A B	R
V <sub>ID</sub> ≥ 0.2 V	Н
-0.2 V < V <sub>ID</sub> < 0.2 V	?
$V_{1D} \leq -0.2 \text{ V}$	L


H = high level, L = low level, ? = indeterminate

### logic symbol†





<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram



### schematics of inputs and outputs





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage at any bus terminal
Differential input voltage (see Note 2)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D Package
JG Package
P Package

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

2. Dimeration-input voltage is measured at the hollowering input with respect to the corresponding inversing input.
3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C. In the JG package SN75179B, chips are glass mounted.



# ADVANCE INFORMATION

### SN75179B DIFFERENTIAL DRIVER AND RECEIVER PAIR

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH	Driver	2			V
Low-level input voltage, VIL	Driver			0.8	٧
Common-mode input voltage, V <sub>IC</sub>				12	٧
Differential input voltage, V <sub>ID</sub>				±12	V
High-level output current, IOH	Driver		- 60	- 60	mA
riigh-level output current, 10H	Receiver			-400	μΑ
Low-level output current, IOI	Driver			60	^
cow-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA		0		70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

### **DRIVER SECTION**

# driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	lj = -18 mA				- 1.5	V
Vo	Output voltage	1 <sub>0</sub> = 0		0		6	V
VOD1	Differential output voltage	10 = 0		1.5		6	V
VOD2	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1	½ V <sub>OD1</sub>			V
JUDZI		$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
VOD3	Differential output voltage	See Note 4		1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>‡</sup>					±0.2	٧
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1	1		+ 3 - 1	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>‡</sup>					±0.2	V
lo	Output current	V <sub>CC</sub> = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
ΊΗ	High-level input current	V <sub>I</sub> = 2.4 V				20	μΑ
IIL	Low-level input current	V <sub>I</sub> = 0.4 V				- 200	μΑ
laa	Short-circuit output current	V <sub>O</sub> = -7 V				-250	
los	Short-circuit output current	$V_O = V_{CC}$ or 12 V				250	mA
<sup>1</sup> CC	Supply current (total package)	No load			57	70	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25 \,^{\circ}\text{C}$ .

### driver switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
tDD	Differential-output delay time	$R_1 = 54 \Omega$	See Figure 3		15	22	ns
tTD	Differential-output transition time	HL = 54 11,	See Figure 3		20	30	ns

<sup>&</sup>lt;sup>‡</sup>  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

NOTE 4: See EIA Standard RS-485, Figure 3.5, Test Termination Measurement 2.

### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	Vo	V <sub>o</sub>
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V <sub>OD3</sub>		V <sub>t</sub> (Test termination Measurement 2)
$\Delta  V_{OD} $	$   V_t  -  \overline{V}_t   $	$   V_t  -  \overline{V}_t   $
V <sub>OC</sub>	V <sub>os</sub>	V <sub>os</sub>
Δ V <sub>OC</sub>	$ V_{os} - \overline{V}_{os} $	$ V_{os} - \overline{V}_{os} $
los	I <sub>sa</sub>  ,  I <sub>sb</sub>	
ю	I <sub>xa</sub>  ,  I <sub>xb</sub>	lia <sup>, l</sup> ib

### RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$ ,	$I_0 = -0.4 \text{ mA}$			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V_1$	$I_O = 8 \text{ mA}$	-0.2‡			V
V <sub>hys</sub>	Hysteresis <sup>§</sup>				50		mV
VoH	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -400 \mu A$	2.7			V
νон		See Figure 2					\ \ \
Vol	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA,			0.45	V
VOL.	Low-level output voltage	See Figure 2				0.40	L ·
1.	Line input current	Other input at 0 V,	V <sub>I</sub> = 12 V			1	mA
4	Line input current	See Note 5	$V_{\parallel} = -7 \text{ V}$			-0.8	1111/
rį	Input resistance			12			kΩ
los	Short-circuit output current			-15		-85	mA
JCC	Supply current (total package)	No load			57	70	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

### receiver switching characteristics, VCC = 5 V, TA = 25°C


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		19	35	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},$ See Figure 4		30	40	ns

<sup>&</sup>lt;sup>‡</sup> The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figure 9.

NOTE 5: Refer to EIA Standard RS-422-A for exact conditions.

### PARAMETER MESUREMENT INFORMATION






FIGURE 1. DRIVER VOD AND VOC

FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES





FIGURE 4. RECEIVER PROPAGATION DELAY TIMES


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$ 6 ns,  $t_f \leq$ 6 ns,  $Z_{out} =$  50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

### TYPICAL CHARACTERISTICS



DRIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT





DRIVER DIFFERENTIAL OUTPUT VOLTAGE OUTPUT CURRENT V<sub>CC</sub> = 5 V T<sub>A</sub> = 25°C - Differential Output Voltage-V 2.5 1.5 ō 30 40 50 60 70 10 20

### FIGURE 5

FIGURE 6

IO -- Output Current-mA FIGURE 7








FIGURE 8

FIGURE 9

FIGURE 10




FIGURE 11




FIGURE 12



D1292 OCTOBER 1972-REVISED SEPTEMBER 1986

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- ± 15 V Common-Mode Input Voltage Range
- ± 15 V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls
- Designed for Use with Dual Differential Drivers SN55183 and SN75183
- Designed to be Interchangeable with National Semiconductor DS7820A and DS8820A


### description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel may be easily controlled by a single external capacitor to





SN55182 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection.

provide immunity to differential noise spikes. The output goes to a high level when the inputs are opencircuited. A strobe input is provided which, when in the low level, disables the receiver and forces the output to a high level.

The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55182 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125 °C. The SN75182 is characterized for operation from 0 °C to 70 °C.


### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J and N packages.

### logic diagram (positive logic)





### schematic (each receiver)



### **FUNCTION TABLE**

STROBE	DIFF	ОИТРИТ
L	Х	Н
н	н	н
٠н	L	L

I = V<sub>I</sub> ≥ V<sub>IH</sub> min or V<sub>ID</sub> more positive than V<sub>TH</sub> max

L = V<sub>I</sub> ≤ V<sub>IL</sub> max or V<sub>ID</sub> more

negative than V<sub>TL</sub> max

X = irrelevant

Resistor values shown are nominal and in ohms.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55182	SN75182	UNIT
Supply voltage, V <sub>CC1</sub> (see Note 1)		8	8	V
Common-mode input voltage		± 20	± 20	V
Differential input voltage (see Note 2)		± 20	± 20	~
Strobe input voltage		. 8	8	V
Output sink current		50 .	50	mA
	D package		950	
Continuous total dissipation at (or below)	FK package	1375		
25°C free-air temperature (see Note 3)	J package	1375	1025	mW
	N package		8 ± 20 ± 20 8 50 950 1025 1150	
Operating free-air temperature range	•	-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for	60 seconds: J package	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from case for	10 seconds: D or N package		260	°C
Case temperature for 60 seconds: FK package		260		°C

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

- 2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.
- 3. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55182 chips are alloy mounted and SN75182 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve. For the D package use the 7.6-mW/°C curve.



### recommended operating conditions

	S	SN55182			SN75182			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.5	5	5.5	V	
Common-mode input voltage, V <sub>IC</sub>			± 15			± 15	V	
High-level strobe input voltage, VIH(strobe)	2.1		5.5	2.1		5.5	V	
Low-level strobe input voltage, V <sub>IL(strobe)</sub>	0		0.9	0		0.9	V	
High-level output current, IOH			-400			-400	μΑ	
Low-level output current, IOL			16			16	mA	
Operating free-air temperature, TA	- 55		125	0		70	°C	

### electrical characteristics over recommended ranges of VCC, VIC, and operating free-air temperature (unless otherwise noted)


	PARAMET	ER	TEST C	ONDITIONS†	MIN	TYP <sup>‡</sup>	MAX	UNIT	
Vтн	Differential input high	h-threshold voltage	1 •	$V_{IC} = -3 \text{ V to } 3 \text{ V}$			0.5	V	
•		in thicshold voltage		$V_{IC} = -15 \text{ V to } 15 \text{ V}$			1	L	
VTL	VTI Differential input low-threshold voltage		$V_0 = 0.4 V$ ,	$V_{IC} = -3 \text{ V to } 3 \text{ V}$			-0.5	V	
V   L		v-tilleshold voltage	$I_{OL} = 16 \text{ mA},$	$V_{IC} = -15 \text{ V to } 15 \text{ V}$			- 1	ľ	
			$V_{ID} = 1 V$ ,	$V_{\text{strobe}} = 2.1 \text{ V},$	2.5	4.2	5.5		
Vон	High-level output vo	ltage	$I_{OH} = -400 \mu A$		2.5	4.2	5.5	v	
VOH	riigir iever output ve	itage	$V_{ID} = -1 V$ ,	$V_{\text{strobe}} = 0.4 \text{ V},$	2.5	4.2	5.5	ľ	
			$I_{OH} = -400 \mu A$		2.5	4.2	5.5		
Voi	Low-level output voltage		$V_{ID} = -1 V$ ,	$V_{\text{strobe}} = 2.1 \text{ V},$		0.25	0.4	V	
VOL	Low-level output vo	itage	I <sub>OL</sub> = 16 mA		ŀ	0.25	0.4	ľ	
	In		V <sub>IC</sub> = 15 V			3	4.2		
		Inverting input	Inverting input	VIC = '0			0	-0.5	mA
l <sub>l</sub>			V <sub>IC</sub> = -15 V			-3	-4.2		
"	input current		V <sub>IC</sub> = 15 V		1	5	7		
		Noninverting input	V <sub>IC</sub> = 0			- 1	-1.4	mA	
			V <sub>IC</sub> = -15 V			-7	-9.8		
İSH	High-level strobe cu	rrent	V <sub>strobe</sub> = 5.5 V				5	μΑ	
ISL	Low-level strobe cur	rent	V <sub>strobe</sub> = 0			- 1	- 1.4	mA	
ri	Input resistance	Inverting input			3.6	5		kΩ	
'1	input resistance	Noninverting input			1.8	2.5		kΩ	
RT	Line terminating resi	stnce	T <sub>A</sub> = 25°C		120	170	250	Ω	
los	Short-circuit output	current	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0	- 2.8	-4.5	-6.7	mA	
			$V_{IC} = 15 V$ ,	V <sub>ID</sub> = -1 V		4.2	6		
Icc	Supply current (aver	age per receiver)	V <sub>IC</sub> = 0,	V <sub>ID</sub> = -0.5 V		6.8	10.2	mA	
			$V_{IC} = -15 V$ ,	V <sub>ID</sub> = -1 V		9.4	14		

<sup>†</sup>Unless otherwise noted,  $V_{strobe} \ge 2.1$  V or open. ‡All typical values are at  $V_{CC} = 5$  V,  $V_{IC} = 0$ , and  $T_A = 25$  °C.

### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH(D)	Propagation delay time, low-to-high-level output from differential input			18	40	ns
tPHL(D)	Propagation delay time, high-to-low-level output from differential input	R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF, See Figure 1		31	45	ns
tPLH(S)	Propagation delay time, low-to-high-level output from strobe input			9	30	ns
<sup>t</sup> PHL(S)	Propagation delay time, high-to-low-level output from strobe input			15	25	ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generators have the following characteristics:  $Z_{Q}=50~\Omega,~t_{f}\leq10~ns,~t_{f}\leq10~ns,~t_{W}=0.5~\pm0.1~\mu s,~PRR\leq1~MHz$ 


- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

FIGURE 1. PROPAGATION DELAY TIMES



SN55182, SN75182

### TYPICAL CHARACTERISTICS†



VCC-Supply Voltage-V


FIGURE 2.

5.5

-0.3

4.5

DIFFERENTIAL INPUT THRESHOLD VOLTAGE



DIFFERENTIAL INPUT THRESHOLD VOLTAGE

6


FREE-AIR TEMPERATURE 100 V<sub>ID</sub>-Differential Input Threshold Voltage-mV Vcc = 5 V Vo = 2.5 V. 10 =  $V_{IC} = 0$ 50 400 UA 0 -50 VO = 0.4 V. 10 = 16 mA -100 -- 150 -200 100 -75 -50 25 50 75 125 -25 T<sub>A</sub>-Free-Air Temperature-°C


<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55182 circuits only.



FIGURE 4.

### TYPICAL CHARACTERISTICS<sup>†</sup>





### FIGURE 5





FIGURE 7


FIGURE 6



<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55182 circuits only.

TEXAS INSTRUMENTS

### TYPICAL CHARACTERISTICS<sup>†</sup>



### FIGURE 9





FIGURE 11



POWER DISSIPATION (AVERAGE PER RECEIVER)





FIGURE 10



### **INPUT PULSE FOR FIGURE 11**





FIGURE 13

†Data for temperatures below 0°C and above 70°C are applicable to SN55182 circuits only.

NOTE 4: Figure 11 shows the maximum duration of the illustrated pulse that can be applied differentially without the output changing from the low to high level.



### TYPICAL APPLICATION DATA



NOTES: A. When the inputs are open-circuited, the output will be high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

B. Use of a capacitor to control response time is optional.


FIGURE 14. TRANSMISSION OF DIGITAL DATA OVER TWISTED-PAIR LINE

D1292, OCTOBER 1972-REVISED SEPTEMBER 1986

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- Short-Circuit Protection of Outputs
- Output Clamp Diodes to Terminate Line Transients
- High-Current Outputs
- Quad Inputs
- Single-Ended or Differential AND/NAND Outputs
- Designed for Use with Dual Differential Drivers SN55182 and SN75182
- Designed to be Interchangeable with National Semiconductor DS7830 and DS8830


### description

The SN55183 and SN75183 dual differential line drivers are designed to provide differential output signals with high-current capability for driving balanced lines, such as twisted-pair, at normal line impedances without high power dissipation. These devices may be used as TTL expander/phase splitters, as the output stages are similar to TTL totem-pole outputs.



(TOT VILVY)							
1A [	1	<b>U</b> 14	□vcc				
1B [	2	13	2D				
1C [	3	12	□ 2C				
1D [	4	11	2B				
1Y [	5	10	] 2A				
1Z [	6	9	] 2Y				
GND [	7	8	] 2Z				

# SN55183 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection.

The driver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55183 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75183 is characterized for operation from 0 °C to 70 °C.


### logic symbol<sup>†</sup>



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, and N packages.

### logic diagram (positive logic)



TEXAS INSTRUMENTS

Copyright © 1986, Texas Instruments Incorporated



Resistor values shown are nominal and in ohms.

# SN55183, SN75183

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55183	SN75183	UNIT	
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	٧		
Input voltage		5.5	5.5	V	
Duration of output short-circuit (see Note 2)		1	1	s	
	D package		950		
Continuous total dissipation at (or below)	FK package	1375		mW	
25 °C free-air temperature (see Note 3)	J package	1375	1025		
	N package		1150		
Operating free-air temperature range	-55 to 125	0 to 70	°C		
Storage temperature range	-65 to 150	-65 to 150	°C		
Case temperature for 60 seconds: FK package				°C	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package			300	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package			260	°C	

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.
  - 2. Not more than one output should be shorted to ground at a time.
  - 3. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the J package, SN55183 chips are alloy mounted and SN75183 chips are glass mounted. For these devices in the N package, use the 9.2-mW/°C curve. For the D package, use the 7.6-mW/°C curve.

### recommended operating conditions

	S	SN55183			SN75183			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level input voltage, V <sub>IH</sub>	2			2			V	
Low-level input voltage, VIL			0.8			0.8	V	
High-level output current, IOH			-40			-40	mA	
Low-level output current, IOL	•		40			40	mA	
Operating free-air temperature, TA	- 55		125	0		70	°C	

# electrical characteristics over recommended ranges of V<sub>CC</sub> and operating free-air temperature (unless otherwise noted)

	PARAMETER	T	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -0.8 mA	2.4			v
VOH	riigii-level output voltage	(AND)	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -40 mA	1.8	3.3		l
VOL	Low-level output voltage	OUTPUT	$V_{IL} = 0.8 V$	$I_{OL} = 32 \text{ mA}$		0.2		V
VOL		001101	$V_{IL} = 0.8 V$ ,	I <sub>OL</sub> = 40 mA		0.22	0.4	
Vон	VOH High-level output voltage	z	$V_{IL} = 0.8 V$	$I_{OH} = -0.8 \text{ mA}$	2.4			V
VOH		(NAND)	$V_{IL} = 0.8 V$	$I_{OH} = -40 \text{ mA}$	1.8	3.3		l *
VOL	Low-levael output voltage	OUTPUT	$V_{IH} = 2 V$ ,	I <sub>OL</sub> = 32 mA		0.2		V
VOL.	Low levaer output voltage		$V_{IH} = 2 V$ ,	IOL = 40 mA		0.22	0.4	] ` _
ΊΗ	High-level input current		$V_{IH} = 2.4 V$				120	μΑ
l <sub>l</sub>	Input current at maximum in	put voltage	V <sub>IH</sub> = 5.5 V				2	mA
կլ	Low-level input current		V <sub>IL</sub> = 0.4 V				-4.8	mA
los	Short-circuit output current		$V_{CC} = 5 V$ ,	T <sub>A</sub> = 125°C	-40	- 100	-120	mA
lcc	Supply current (average per	driver)	$V_{CC} = 5 V$ ,	All inputs at 5 V,		10	18	mA
	cappi, adminit (average per direct)		No load					

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .


<sup>‡</sup>Not more than one output should be shorted to ground at a time and duration of the short-circuit should not exceed one second.




## switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level Y output	AND			8	12	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level Y output	gates	C <sub>L</sub> = 15 pF,		12	18	ns
tPLH	Propagation delay time, low-to-high-level Z output	NAND	See Figure 1(a)		6	12	ns
tPHL	Propagation delay time, high-to-low-level Z output	gates			6	8	ns
tPLH	Propagation delay time, low-to-high-level differential output	Y output	$Z_L = 100 \Omega$ in series		9	16	ns
tPHL	Propagation delay time high-to-low-level differential output	with respect to Z output	with 5000 pF, See Figure 1(b)		8	16	ns

### PARAMETER MEASUREMENT INFORMATION



### (a)-OUTPUTS Y AND Z




### (b)-DIFFERENTIAL OUTPUT

- NOTES: A. The pulse generators have the following characteristics: Z $_0$  = 50  $\Omega$ ,  $t_f \leq$  10 ns,  $t_W$  = 0.5  $\mu$ s, PRR  $\leq$  1 MHz.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. Waveforms are monitored on an oscilloscope with Rin  $\geq$  1 M $\Omega$ .

FIGURE 1. PROPAGATION DELAY TIMES



### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55183 circuits only.



### TYPICAL CHARACTERISTICS<sup>†</sup>

DIFFERENTIAL OUTPUT FREE-AIR TEMPERATURE 20 V<sub>CC</sub> = 5 V See Figure 1(b) Propagation Delay Time-ns 15 **tPLH** 10 tPHL 5 25 50 -75 -50 100 125 TA-Free-Air Temperature-°C

FIGURE 6

PROPAGATION DELAY TIME OF


٧s FREQUENCY 240 Vcc = 5 V 220 No load Input: 3-volt square wave 200 Fotal Power Dissipation—mW  $T_A = 25^{\circ}C$ 180 160 140 120 100 80 60 40 0.1 0.4 40 100 f-Frequency-MHz FIGURE 7

TOTAL POWER DISSIPATION

(BOTH DRIVERS)

<sup>†</sup>Data for temperatures below 0 °C and above 70 °C are applicable to SN55183 circuits only.

### TYPICAL APPLICATION DATA



NOTES: A. When the inputs are open-circuited, the output will be high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let 
$$f = 5 \text{ MHz}$$
  $C = 0.002 \mu\text{F}$ 

$$Z_C = \frac{1}{2\pi fC} = \frac{1}{2\pi (5 \times 10^6) (0.002 \times 10^{-6})}$$

 $Z_C \approx 16 \Omega$ 

B. Use of a capacitor to control response time is optional.

FIGURE 8. TRANSMISSION OF DIGITAL DATA OVER TWISTED-PAIR LINE



### SN55188, SN75188 QUADRUPLE LINE DRIVERS

D1323, SEPTEMBER 1983-REVISED SEPTEMBER 1986


- Meets Specifications of EIA RS-232-C
- Designed to be Interchangeable with Motorola MC1488
- Current-Limited Output: 10 mA Typ
- Power-Off Output Impedance: 300 Ω Min
- Slew Rate Control by Load Capacitor
- Flexible Supply Voltage Range
- Input Compatible with Most TTL Circuits

### description

The SN55188 and SN75188 are monolithic quadruple line drivers designed to interface data terminal equipment with data communications equipment in conformance with EIA Standard RS-232-C using a diode in series with each supply-voltage terminal as shown under typical applications.

The SN55188 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 °C. The SN75188 is characterized for operation from 0 °C to 70 °C.

### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# FUNCTION TABLE (DRIVERS 2 THRU 4)

Α	В	Υ
Н	H	L
L	Х	Н
Х	L	н

H = high level,


L = low level,

X = irrelevant

SN55188 . . . J PACKAGE SN75188 . . . D OR J PACKAGE (TOP VIEW)


_	_		L
∨cc – L	1	<b>U</b> 14	□vcc+
1 A 🗀	2	13	] 4B
1 Y 🗀	3	12	□ 4A
2A 🗌	4	11	] 4Y
2B 🗌	5	10	] 3B
2Y 🗌	6	9	] 3A
GND [	7	8	] 3Y

SN55188 . . . FK CHIP CARRIER PACKAGE (TOP VIEW)



NC-No internal connection

### logic diagram (positive logic)



Positive logic


 $Y = \overline{A}$  (driver 1)

 $Y = \overline{AB} \text{ or } \overline{A} + \overline{B} \text{ (drivers 2 thru 4)}$ 

Pin numbers shown are for D, J, and N packages.



# schematic (each driver)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	'	SN55188	SN75188	UNIT
Supply voltage V <sub>CC+</sub> at (or below) 25 °C free-air temperature (see Notes	s 1 and 2)	15	15	V
Supply voltage V <sub>CC</sub> at (or below) 25 °C free-air temperature (see Notes	-15	- 15	V	
Input voltage range		- 15 to 7	- 15 to 7	V
Output voltage range		- 15 to 15	- 15 to 15	V
	D package		950	
Continuous total dissipation at (or below)	FK package	1375		mW
25 °C free-air temperature (see Note 2)	J package	1375	1025	mvv
	N package		1150	ĺ
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	300	300	1
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N	package		260	°C

NOTES: 1. All voltage values are with respect to the network ground terminal.

 For operation above 25 °C free-air temperature, refer to the Maximum Supply Voltage Curve, Figure 6, and the Dissipation Derating Curves in Appendix A. In the J package, SN55188 chips are alloy mounted and SN75188 chips are glass mounted.

# recommended operating conditions

,	SN55188				UNIT		
	MIN NOM MAX MIN NOM MAX		MAX				
Supply voltage, V <sub>CC+</sub>	7.5	9	15	7.5	9	15	V
Supply voltage, V <sub>CC</sub> -	- 7.5	- 9	- 15	- 7.5	9	- 15	V
High-level input voltage, V <sub>IH</sub>	1.9			1.9			V
Low-level input voltage, V <sub>IL</sub>			0.8			0.8	V
Operating free-air temperature, TA	- 55		125	0		70	°C



electrical characteristics over operating free-air temperature range,  $V_{CC+} = 9 \text{ V}$ ,  $V_{CC-} = -9 \text{ V}$  (unless otherwise noted)

				SN	15518	8	SI	N75188	3	
Ì	PARAMETER	TEST CONDI	TIONS	MIN .	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
l				(Se	ee Not	e 3)	(S	ee Note	e 3)	
Voн	High-level output voltage	V <sub>IL</sub> = 0.8 V,	$V_{CC+} = 9 V,$ $V_{CC-} = -9 V$	6	7		6	7		V
чон	mg. Tovor Galpat Tollago	$R_L = 3 k\Omega$	$V_{CC+} = 13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$	9	10.5		9	10.5		Ì
VOL	Low-level output voltage	V <sub>IH</sub> = 1.9 V,	$V_{CC+} = 9 V,$ $V_{CC-} = -9 V$		- 7	- 6		- 7	-6	V
- OL		$R_L = 3 k\Omega$	$V_{CC+} = 13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$	_	10.5	- 9		- 10.5	- 9	
ΊΗ	High-level input current	$V_I = 5 V$				10			10	μΑ
IIL	Low-level input current	V <sub>1</sub> = 0			- 1	- 1.6		-1	-1.6	mA
IOS(H)	Short-circuit output current at high level ‡	V <sub>1</sub> = 0.8 V,	V <sub>0</sub> = 0	-4.6	-9	- 13.5	-6	-9	- 12	mA
los(L)	Short-circuit output current at low level ‡	,	V <sub>O</sub> = 0	4.6	9	13.5	6	9	12	mૃΑ
ro	Output resistance, power off	$V_0 = -2 \text{ V to } 2 \text{ V}$	$V_{CC-} = 0$ ,	300			300			Ω
		$V_{CC+} = 9 V$	All inputs at 1.9 V		15	20		15	20	
		No load	All inputs at 0.8 V		4.5	6		4.5	6	1
loo	Supply current	$V_{CC+} = 12 V$ ,	All inputs at 1.9 V		19	25		19	25	mA
ICC+	from V <sub>CC+</sub>	No load	All inputs at 0.8 V		5.5	7		5.5	7	IIIA
		$V_{CC+} = 15 V$ ,	All inputs at 1.9 V			34			34	1
		No load, T <sub>A</sub> = 25 °C	All inputs at 0.8 V			12			12	
		$V_{CC-} = -9 V$	All inputs at 1.9 V		- 13	-17		- 13	- 17	
		No load	All inputs at 0.8 V			-0.5		-	0.015	
	Supply current	$V_{CC-} = -12 V$ ,	All inputs at 1.9 V		- 18	-23		- 18	- 23	
ICC -	from I <sub>CC</sub> –	No load	All inputs at 0.8 V			-0.5		-	-0.015	mA
		$V_{CC-} = -15 \text{ V},$	All inputs at 1.9 V			- 34			- 34	1
		No load, T <sub>A</sub> = 25 °C	All inputs at 0.8 V			-2.5			-2.5	]
PD	Total nower dissination	$V_{CC+} = 9 V$ , No load	$V_{CC-} = -9 V$ ,			333			333	mW
ט י	Total power dissipation	$V_{CC+} = 12 V$ , No load	$V_{CC-} = -12 V,$			576			576	11100

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25 \,^{\circ}$ C.

<sup>\*</sup>Not more than one output should be shorted at a time.

NOTE 3: The algebraic convention in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only, e.g., if -6 V is a maximum, the typical value is a more negative voltage.


# SN55188, SN75188 QUADRUPLE LINE DRIVERS

# switching characteristics, $V_{CC+} = 9 \text{ V}$ , $V_{CC-} = -9 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			220	350	ns
tPHL	Propagation delay time, high-to-low-level output	$R_L = 3 k\Omega$ , $C_L = 15 pF$ ,		100	175	ns
tTLH	Transition time, low-to-high-level output <sup>†</sup>	See Figure 1		55	100	ns
tTHL	Transition time, high-to-low-level output <sup>†</sup>			45	75	ns
tTLH	Transition time, low-to-high-level output <sup>‡</sup>	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 2500 pF$ ,		2.5		μS
tTHL	Transition time, high-to-low-level output <sup>‡</sup>	See Figure 1		3.0		μS

 $<sup>^{\</sup>dagger}\,\text{Measured}$  between 10% and 90% points of output waveform.

# PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $t_W=0.5~\mu s$ , PRR  $\leq 1~MHz$ ,  $Z_Q=50~\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. PROPAGATION AND TRANSITION TIMES

<sup>&</sup>lt;sup>‡</sup> Measured between +3 V and -3 V points on the output waveform (EIA RS-232-C conditions)

# TYPICAL CHARACTERISTICS<sup>†</sup>



# SHORT-CIRCUIT OUTPUT CURRENT




FIGURE 4





FIGURE 3




<sup>†</sup>Data for tempeatures below 0°C and above 70°C are applicable to SN55188 circuit only.



# THERMAL INFORMATION<sup>†</sup>

MAXIMUM SUPPLY VOLTAGE



<sup>†</sup>Data for temperatures below 0°C and above 70°C are applicable to SN55188 circuit only.

# TYPICAL APPLICATION DATA




FIGURE 7. LOGIC TRANSLATOR APPLICATIONS

Diodes placed in series with the  $\mbox{V}_{CC\,+}$  and  $\mbox{V}_{CC\,-}$  leads will protect the SN55188/SN75188 in the fault condition in which the device outputs are shorted to  $\pm 15$  V and the power supplies are at low voltage and provide low-impedance paths to ground.




FIGURE 8. POWER SUPPLY PROTECTION TO MEET **POWER-OFF FAULT CONDITIONS OF EIA STANDARD RS-232-C** 



# SN55189, SN55189A, SN75189, SN75189A OUADRUPLE LINE RECEIVERS

D1619, SEPTEMBER 1973-REVISED SEPTEMBER 1986


- Input Resistance . . . 3 kΩ to 7 kΩ
- Input Signal Range . . . ±30 V
- Operates from Single 5-V Supply
- Built-in Input Hysteresis (Double Thresholds)
- Response Control Provides:
   Input Threshold Shifting
   Input Noise Filtering
- Satisfies Requirements of EIA RS-232-C
- Fully Interchangeable with Motorola MC1489, MC1489A

# description

These devices are monolithic Low-power Schottky quadruple line receivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A separate response control terminal is provided for each receiver. A resistor or a resistor and bias voltage source can be connected between this terminal and ground to shift the input threshold levels. An external capacitor can be connected between this terminal and ground to provide input noise filtering.

The SN55189 and SN55189A are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $\,^{\circ}\text{C}$ . The SN75189 and SN75189A are characterized for operation from 0 $\,^{\circ}\text{C}$  to 70 $\,^{\circ}\text{C}$ .


# logic symbol†




 $<sup>^\</sup>dagger This$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SN55189, SN55189A . . . J PACKAGE SN75189, SN75189A . . . D, J, OR N PACKAGE (TOP VIEW)




SN55189, SN55189A . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

# logic diagram (each receiver)



# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

# schematic (each receiver)



	SN55189	SN55189A
	SN75189	SN75189A
R1	10 kΩ	2 kΩ

Resistor values shown are nominal.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55189 SN55189A	SN75189 SN75189A	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		10	10	V
Input voltage	± 30	± 30	V	
Output current	20	20	mA	
	D package		950	
Continuous total dissipation at (or below)	FK or J package	1375		mW
25 °C free-air temperature (see Note 2)	J package	T	1025	11100
•	N package		1150	
Operating temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	65 to 150	°C
Case temperature for 60 seconds: FK packa	260		°C	
Lead temperature 1,6 mm (1/16 inch) from	300	300	°C	
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds: D or N package		260	°C

NOTES: 1. All voltage values are with respect to network ground terminals.

 For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in Appendix A. In the J package, SN55189 and SN55189A chips are alloy mounted and SN75189 and SN75189A chips are glass mounted. In the N package, use the 9.2-mW/°C curve for these devices.

# SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

# electrical characteristics over operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 1\%$ , (unless otherwise noted)

PARAMETER		TEST	т	EST C	ONDITIONS <sup>†</sup>	1	SN5518 SN55189	-		N75189 N75189		UNIT	
		FIGURE				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX		
	***************************************			T <sub>A</sub> =	= 25°C	1	1.3	1.5	1	1.3	1.5		
			′189	T <sub>A</sub> =	= 0°C to 70°C				0.9		1.6		
V <sub>T+</sub>	Positive-going	1 1		T <sub>A</sub> =	= -55°C to 125°C	0.6		1.9				] <sub>v</sub>	
	threshold voltage	' '		T <sub>A</sub> =	= 25°C	1.75	1.9	2.25	1.75	1.9	2.25	]	
			′189A	TA =	= 0°C to 70°C				1.55		2.25		
				T <sub>A</sub> =	= -55°C to 125°C	1.30		2.65					
V <sub>T</sub> –	Negative-going			′189,	T <sub>A</sub> =	= 25°C	0.75	1.0	1.25	0.75	1.0	1.25	
	threshold voltage	1	1 /189A	T <sub>A</sub> =	= 0°C to 70°C				0.65		1.25	V	
				T <sub>A</sub> =	= -55°C to 125°C	0.35		1.6					
Voн	High-level	1	$V_{ } = 0.7$	'5 V,	$I_{OH} = -0.5 \text{ mA}$	2.6	4	5	2.6	4	5	. v	
TVOH	output voltage	'	Input ope	en,	$I_{OH} = -0.5 \text{ mA}$	2.6	4	5	2.6	4	5	] ,	
VOL	Low-level	1	Vı – 3 \	,	I <sub>OL</sub> = 10 mA		0.2	0.45		0.2	0.45	V	
LOL	output voltage	<b>'</b>	V	,	IOL = TO THA		0.2	0.43		0.2	, 0.43	·	
ηн	High-level	2	$V_{\parallel} = 25$	V		3.6		8.3	3.6		8.3	mA	
''H	input current	_	V <sub>I</sub> = 3 \	/		0.43			0.43			""	
1	Low-level	2	$V_1 = -2$	25 V		-3.6		-8.3	-3.6		-8.3	mA	
11L	input current	-	$V_1 = -3$	3 V		-0.43			-0.43			1 ""	
lan	Short-circuit	3					- 3			- 3		mA	
los	output current						- 3			-3		IIIA	
Icc	Supply current	2	V <sub>I</sub> = 5 \	/,	Outputs open		20	26		20	26	mA	

 $<sup>^{\</sup>dagger}\,\text{All}$  characteristics are measured with the response control terminal open.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		$C_L = 15 \text{ pF}, R_L = 3.9 \text{ k}\Omega$		25	85	ns
tPHL	Propagation delay time, high-to-low-level outut	4	$C_L = 15 \text{ pF}, R_L = 390 \Omega$		25	50	115
tTLH	Transition time, low-to-high-level output	4	$C_L = 15 \text{ pF}, R_L = 3.9 \text{ k}\Omega$		120	175	ns
tTHL	Transition time, high-to-low-level output		$C_L = 15 \text{ pF}, R_L = 390 \Omega$		. 10	20	115

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

# PARAMETER MEASUREMENT INFORMATION<sup>†</sup>





FIGURE 1. VT+, VT-, VOH, VOL



ICC is tested for all four receivers simultaneously

FIGURE 2. IIH, IIL, ICC






FIGURE 3. IOS

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



TEST CIRCUIT



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50 \ \Omega$ ,  $t_{w} = 500 \ ns$ .

- B. C<sub>L</sub> includes probe and jig capacitances.
- C. All diodes are 1N3064 or equivalent.


# FIGURE 4. SWITCHING TIMES

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# TYPICAL CHARACTERISTICS†

SN55189, SN75189 OUTPUT VOLTAGE

vs INPUT VOLTAGE




V<sub>I</sub>-Input Voltage-V

FIGURE 5

SN55189A, SN75189A OUTPUT VOLTAGE

· vs

INPUT VOLTAGE




, ...,

FIGURE 6




<sup>&</sup>lt;sup>†</sup>Data for free-air temperatures below 0°C and above 70°C are applicable to SN55189 and SN55189A circuits only.


# TYPICAL CHARACTERISTICS<sup>†</sup>



 $^\dagger Data$  for free-air temperatures below 0 °C and above 70 °C are applicable to SN55189 and SN55189A circuits only.

# TYPICAL CHARACTERISTICS





INPUT CURRENT vs INPUT VOLTAGE  $V_{CC} = 5 V$ Control open TA = 25°C I - Input CUrrent - mA 4 0 -4 -6 -8 - 10 -25-20-15-10-5 0 10 15 20 25 V<sub>I</sub>-Input Voltage-V

FIGURE 11

NOTE 3: This figure shows the maximum amplitude of a positive-going pulse that, starting from zero volts, will not cause a change of the output level.

D1314, JULY 1973-REVISED SEPTEMBER 1986

- Plug-in Replacement for SN75107A, SN75107B, SN75108A, SN75108B with Improved Characteristics
- ± 10 mV Guaranteed Input Sensitivity
- TTL Compatible
- Standard Supply Voltages . . . ±5 V
- Differential Input Common-Mode Voltage Range of ±3 V
- Strobe Inputs for Channel Selection
- '207 and '207B Have Totem-Pole Outputs
- '208 and '208B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input Stage for Power-Off Condition
- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver

# description

The SN75207, SN75207B, SN75208, and SN75208B are pin-for-pin replacements for the SN75107A, SN75107B, SN75108A, and

D, J, OR N PACKAGE (TOP VIEW)

1A 1 1 14 VCC +
1B 2 13 VCC NC 3 12 2A
1Y 4 11 2B
1G 5 10 NC

NC-No internal connection

9∏ 2Y

8 2G

# **FUNCTION TABLE**

s ∏6


GND [

DIFFERENTIAL INPUTS	STR	OBES	ООТРОТ
A-B	G	s	Y
V <sub>ID</sub> ≥ 10 mV	Х	Х	н
	Х	L	Н
$-10 \text{ mV} < V_{\text{ID}} < 10 \text{ mV}$	L	X	Н
	Н	Н	Indeterminate
	Х	L	Н
$V_{ID} \leq -10 \text{ mV}$	L	X	Н
	H	Н	L

H = high level, L = low level, X = irrelevant

SN75108B, respectively. The improved input sensitivity makes them more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes them more useful in line receiver applications by allowing use of longer transmission line lengths. The '207 and '207B each features a TTL-compatible active-pull-up output. The '208 and '208B each features an open-collector output that permits wired-AND logic connections with similar output configurations.

The essential difference between the unsuffixed and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple  $V_{CC+}$  power supplies and may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:







This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.

These devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  and are available in ceramic dual-in-line (J) package, plastic small outline (D) package, or plastic dual-in-line (N) package.


# logic symbols†



# logic diagram (positive logic)



# schematic (each receiver)



 $^{\dagger}R$  = 1  $k\Omega$  for '207 and '207B, 750  $\Omega$  for '208 and '208B.

NOTES: A. Resistor values shown are nominal.

B. Components shown with dashed lines in the output circuitry are applicable to the '207 and '207B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '207 and '208.



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# design characteristics

The '207, '207B, '208, and '208B line receivers/sense amplifiers are TTL-compatible dual circuits intended for use in high-speed data-transmission systems or MOS memory systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

The input common-mode voltage range is  $\pm 3$  volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The circuits feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 millivolts typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. The circuits are designed to detect input signals of 10 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC+ (see Note 1)
Supply voltage, VCC – –7 V
Differential input voltage (see Note 2)
Common-mode input voltage (see Note 3)
Strobe input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature: (see Note 4)
D package
J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds:
J package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds:
D or N package

- NOTES: 1. All voltage values, except differential voltages, are with respect to ground terminal.
  - 2. Differential input voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
  - 3. Common-mode input voltage is the average of the voltages at the A and B inputs.
  - 4. For operation above 25 °C free-air temperature, derate linearly to 608 mW at 70 °C at the rate of 7.6 mW/ °C for the D package,  $656\,\text{mW} \text{ at } 70\,^{\circ}\text{C at the rate of } 8.2\,\text{mW}/\,^{\circ}\text{C for the J package, and } 736\,\text{mW} \text{ at } 70\,^{\circ}\text{C at the rate of } 9.2\,\text{mW}/\,^{\circ}\text{C for the N package.}$




# recommended operating conditions (see Note 5)

	MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC+</sub>	4.75	5 5.25	V
Supply voltage, V <sub>CC</sub> _	-4.75	-5 -5.25	V
High-level differential input voltage	0.01	5	V
V <sub>IDH</sub> (see Note 6)	0.01	5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Low-level differential input voltage, V <sub>IDL</sub>	-5 <sup>†</sup>	-0.01	V
Common-mode input voltage, V <sub>IC</sub> (see Notes 6 and 7)	-31	3	V
Input voltage, any differential input to ground (see Note 6)	-5 <sup>†</sup>	3	V
High-level input voltage at strobe inputs, V <sub>IH(S)</sub>	2	5.5	V
Low-level input voltage at strobe inputs, V <sub>IL(S)</sub>	0	0.8	V
Low-level output current, IOL		- 16	mA
Operating free-air temperature, TA	0	70	°C

<sup>&</sup>lt;sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

- NOTES: 5. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.
  - 6. The recommended combinations of input voltages fall within the shaded area of the figure shown.
  - 7. The common-mode voltage may be as low as -4 V provided that the more positive of the two inputs is not more negative than -3 V.

# RECOMMENDED COMBINATIONS OF INPUT VOLTAGES



 $Input-B-to-Ground\ Voltage-V$ 

# electrical characteristics over recommended free-air temperature range (unless otherwise noted)


PARAMETER		TEC	ST CONDITIONS	'207, '207B	'208, '208B	UNIT
	FANAMETER	163	ST CONDITIONS	MIN TYP† MAX	MIN TYP† MAX	UNII
ηн	High-level A	$V_{CC+} = \pm 5.25 \text{ V}$	$V_{ID} = 5 V$	30 75	30 75	μΑ
'IH	input current B	VCC± = ± 5.25 V	$V_{ID} = -5 V$		30 75	μΑ
կլ	Low-level A	$V_{CC+} = \pm 5.25 \text{ V}$	$V_{ID} = -5 V$	- 10	- 10	μА
'1L	input current B	*CC± = ±0.25 *	V <sub>ID</sub> = 5 V	- 10	- 10	μ_
ì	High-level	$V_{CC\pm} = \pm 5.25  \text{V},   \text{V}_{IH}$	vcv = 2.4 V	40	40	μА
ЧН	input current	$V_{CC\pm} = \pm 5.25 \text{ V}, \text{ V}_{IH}$		1	1	mA
	into 1G or 2G	VCC± = ± 3.23 V, VIA	4(S) = ± 5.25 V	· · · · · · · · · · · · · · · · · · ·		IIIA
	Low-level		•			
կլ Մ	input current	$V_{CC\pm} = \pm 5.25 \text{ V}, \text{ V}_{IL}$	_(S) = 0.4 V	-1.6	-1.6	mA
	into 1G or 2G					
ин	High-level input	$V_{CC\pm} = \pm 5.25 \text{ V}, \text{ V}_{IH}$	H(S) = 2.4 V	80	80	μΑ
אוי	current into S	$V_{CC\pm} = \pm 5.25 \text{ V}, \text{ V}_{IH}$	$H(S) = \pm 5.25 \text{ V}$	2	2	mA
ΙL	Low-level input	$V_{CC+} = \pm 5.25 \text{ V}, \text{ V}_{II}$	(0) = 0.4 V	-3.2	-3.2	mA
ЧL	current into S	VCC± = ±3.25 V, V L	(S) - 0.4 V	- 3.2	-3.2	IIIA
νон	High-level	$V_{CC\pm} = \pm 4.75 \text{ V}, \text{ V}_{IL}$	$L(S) = 0.8 \text{ V}, V_{\text{IDH}} = 10 \text{ mV},$	2.4		v
VOH	output voltage	$I_{OH} = -400 \mu A$ , $V_{IC}$	c = -3 V to 3 V	2.4		
Vol	Low-level	$V_{CC\pm} = \pm 4.75 \text{ V}, \text{ V}_{IH}$	$H(S) = 2 \text{ V}, \text{ V}_{\text{IDL}} = -10 \text{ mV},$	0.4	0.4	v
VOL	output voltage	IOL = 16 mA, VIC	c = -3 V to 3 V	0.4	0.4	
ЮН	High-level	$V_{CC+} = \pm 4.75 \text{ V}, V_{CC}$	5 35 V		250	μА
ЮН	output current	VCC ± - ±4.75 V, VO	IH = 5.25 V		250	μΑ
los	Short-circuit	V <sub>CC+</sub> = ±5.25 V		-18 -70		mA
105	output current <sup>‡</sup>	VCC± - ±5.25 V		-10 -70		mA
loou.	Supply current from	$V_{CC+} = \pm 5.25  V, T_A$	- 35%	18 30	18 30	- A
'CCH+	V <sub>CC+</sub> , outputs high	VCC± = ±5.25 V, 1A	= 25 °C	16 30	16 30	mA
	Supply current from	V + F 25 V T	25.00	0.4 15	0.4 15	
CCH-	V <sub>CC</sub> – , outputs high	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A$	= 25°C	-8.4 -15	-8.4 15	mA
<u> </u>		l			L	L

 $<sup>^{\</sup>dagger}$  All typical values are at VCC+ = 5 V, VCC- = - 5 V, TA = 25 °C.  $^{\ddagger}$  Not more than one output should be shorted at a time.


# switching characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	′207,	'207, '207B		'208, '208B	
	TANAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH(D)	Propagation delay time, low-to-high-level output, from differential inputs A and B	$R_L = 470 \Omega$ , $C_L = 15 pF$ ,		35		35	ns
<sup>†</sup> PHL(D)	Propagation delay time, high-to-low-level output, from differential inputs A and B			20		20	ns
<sup>t</sup> PLH(S)	Propagation delay time, low-to-high-level output, from strobe input G or S	See Figure 1		17		17	ns
<sup>t</sup> PHL(S)	Propagation delay time, high-to-low-level output, from strobe input G or S			17		17	ns

# PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r \le 5$  ns,  $t_f \le 5$  ns,  $t_{w1} = 500$  ns with PRR  $\le 1$  MHz,  $t_{w2} = 1 \mu s$  with PRR  $\le 500 kHz$ .
  - B. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N916.



# TYPICAL APPLICATION DATA





FIGURE 2. MOS MEMORY SENSE AMPLIFIER



Receivers are '207, '207B, or 208', or '208B; drivers are SN55109A, SN75109A, SN55110A, SN75110A, or SN75112.

# FIGURE 3. DATA-BUS OR PARTY-LINE SYSTEM

# PRECAUTIONS:

When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 volts and 3 volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers. Strobe G of the unused channel should be grounded.

# QUADRUPLE LINE DRIVER

D2299, FEBRUARY 1986-REVISED OCTOBER 1986

- Meets IBM 360/370 I/O Interface Specification GA22-6974-3 (Also see SN75ALS130)
- Minimum Output Voltage of 3.11 V at IOH = -60 mA
- Fault Flag Circuit Output Signals Driver **Output Fault**
- Fault-Detection Current Limit Circuit Minimizes Power Dissipation During a Fault Condition
- Advanced Low-Power Schottky Circuitry
- **Dual Common Enable**
- Individual Fault Flags
- Designed to be an Improved Replacement for the MC3481

# SN75ALS126 . . . D, J, OR N PACKAGE (TOP VIEW)

1Y 🛮 1	U <sub>16</sub> VCC
1F 🗌 2	15 🗆 4Y
1A 🛚 3	14 🗀 4 🖡
1,2G 🗌 4	13 🗌 4A
2A 🛮 5	12 3,4G
2₹ 🛮 6	11 🛚 3A
2Y 🔲 7	10 🔲 3₹
GND 8	9 🗌 3Y

### **FUNCTION TABLE**

INPUTS		оит	PUTS
G A		Υ	F
L	Х	L	Н
н	Н	н	Н
н	Н	s	L

H = high level, L = low level,

X = irrelevant, S = shorted to

around

# description

The SN75ALS126 quadruple line driver is designed to meet the IBM360/370 I/O specifications GA22-6974-3. The output voltage

is 3.11 volts minimum (at  $I_{OH} = -59.3$  milliamperes) over the recommended ranges of supply voltage (4.5 volts to 5.5 volts) and temperature (0°C to 70°C). Driver outputs use a fault-detection current-limit circuit to allow high drive current but still minimize power dissipation when the output is shorted to ground. The SN75ALS126 is compatible with standard TTL logic and supply voltages.

The SN75ALS126 employs the IMPACT™ process to achieve fast switching speeds and low power dissipation. Fault-flag circuitry is designed to sense and signal a line short on any Y line. Upon detecting an output fault condition, the fault-flag circuit forces the driver output into a low state and signals a fault condition by causing the fault-flag output to go low.


The SN75ALS126 will drive a 50-ohm load as required in the IBM GA22-6974-3 specification or a 90-ohm load as used in many I/O systems. Optimum performance can be achieved when the device is used with either the SN75125, SN75127, SN75128, or SN75129 line receivers.

The SN75ALS126 is characterized for operation from 0°C to 70°C.

IMPACT is a trademark of Texas Instruments Incorporated




# logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



# schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V <sub>CC</sub>
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 1):
D package
J package
N package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C

NOTE 1: For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/ °C, the J package to 656 mW at 70 °C at the rate of 8.2 mW/ °C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/ °C.

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.95	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
High-level output current, IOH			- 59.3	mA
Operating free-air temperature, TA	0		70	°C


# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT	
VIK	Input clamp voltage	A,G			- 1.5	٧	
	,	Υ	$V_{CC} = 4.5 \text{ V},  I_{OH} = -59.3 \text{ mA}$ $V_{IH} = 2 \text{ V}$	3.11			
Vон	High-level output voltage	Y	$V_{CC} = 5.25 \text{ V}, I_{OH} = -41 \text{ mA}$ $V_{IH} = 2 \text{ V}$	3.9		٧	
		F	$V_{CC} = 4.5 \text{ V},  I_{OH} = -400 \mu\text{A}$ $V_{IH} = 2 \text{ V}$	2.5			
		Υ.	$V_{CC} = 5.5 \text{ V},  I_{OL} = -240 \mu\text{A},$ $V_{IL} = 0.8 \text{ V}$		0.15		
V <sub>OL</sub> Low-level output voltage	Low-level output voltage	Y		$V_{CC} = 5.95 \text{ V}, I_{OL} = -1 \text{ mA},$ $V_{IL} = 0.8 \text{ V}$		0.15	V
		F	$V_{CC} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}, Y \text{ at } 0 \text{ V}$		0.5		
IO(off) Off-state output current	Off-state output current	Y	$V_{CC} = 4.5 \text{ V},  V_{IL} = 0, \qquad V_{O} = 3.11 \text{ V}$		100	μΑ	
.0(611)		Υ	$V_{CC} = 0$ , $V_{IL} = 0$ , $V_{O} = 3.11 V$		200	μ.,	
l <sub>l</sub>	Input current	Α	VCC = 4.5 V, V <sub>IH</sub> = 5.5 V		100	μА	
'1		G		<u> </u>	400	<i>p</i>	
Ιн	High-level input current	A	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 2.7 V		20	μΑ	
1111		G	TCC III III III		80	<i></i>	
կլ	Low-level input current	A	V <sub>CC</sub> = 5.95 V, V <sub>II</sub> = 0.4 V		250	μΑ	
11.		G		ļ	~ 1000	<i></i>	
		Y	$V_{CC} = 5.5 \text{ V},  V_{O} = 0$		- 5		
IOS Short-circuit output	F		- 15	- 100	mA		
	Short should satpat	Y	$V_{CC} = 5.95 \text{ V}, V_{C} = 0$	ļ	- 5		
		F		- 15	-110		
Іссн	Supply current, all		V <sub>CC</sub> = 5.5 V, No load		25	mA	
	outputs high	50			27		
ICCL	Supply current,		V <sub>CC</sub> = 5.5 V, No load		45	mA	
OOL	Y outputs low		V <sub>CC</sub> = 5.95 V, No load		47		

# switching characteristics over recommended operating free-air temperature range


	PARAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$		30	ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	A	Y	$R_L = 50 \Omega$ , $C_L = 50 pF$ , $V_{H(ref)} = 3.11 V$ ,		28	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Ratio of propagation delay times			See Figures 1 and 2	0.3	3		
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		Y	$V_{CC} = 5.25 \text{ V to } 5.95 \text{ V},$ $R_L = 90 \Omega,  C_L = 50 \text{ pF},$		34	ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	7 ^	ľ	V <sub>H(ref)</sub> = 3.9 V See Figures 1 and 2		34	ns	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		F	$V_{CC} = 5 \text{ V},  R_L = 2 \text{ k}\Omega,$ $C_L = 15 \text{ pF},$		45	ns	
tPHL	Propagation delay time, high-to-low-level output	<b>]</b> ^		٦	See Figures 1 and 2		75	ns

# PARAMETER MEASUREMENT INFORMATION



NOTE A: The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \le 6$  ns,  $t_{f} \le 6$  ns,  $t_{OUT} = 50 \Omega$ .

FIGURE 1. INPUT AND OUTPUT VOLTAGE WAVEFORMS



NOTE A: C<sub>L</sub> includes probe and stray capacitance.

FIGURE 2. SWITCHING CHARACTERISTICS LOAD CIRCUITS

D2299, FEBRUARY 1986

- Meets IBM 360/370 I/O Interface Specification GA22-6974-3 (Also see SN75ALS126)
- Minimum Output Voltage of 3.11 V at IOH = -60 mA
- Fault-Flag Circuit Output Signals Driver **Output Fault**
- **Fault-Detection Current Limit Circuit** Minimizes Power Dissipation During a Fault Condition
- Advanced Low-Power Schottky Circuitry
- Common Enable and Common Fault Flag
- Designed to be an Improved Replacement for the MC3485

# description

The SN75ALS130 quadruple line driver is designed to meet the IBM 360/370 I/O specifications GA22-6974-3. The output voltage is 3.11 volts minimum (at IOH = -59.3milliamperes) over the recommended ranges of supply voltage (4.5 volts to 5.5 volts) and temperature (0°C to 70°C). Driver outputs use a fault-detection current limit circuit to allow high drive current but still minimize power dissipation when the output is shorted to ground. The SN75ALS130 is compatible with standard TTL logic and supply voltages.

# D. J. OR N PACKAGE (TOP VIEW)

1Y [	_11	<b>U</b> 16	∐ Vcc
1W [	]2	15	] 4Y
1A (	]3	14	] 4W
G [	]4	13	] 4A
2A [	5	12	] F
2W [	]6	11	] 3A
2Y [	]7	10	] 3W
GND [	]8	9	] 3Y

# **FUNCTION TABLE**

INP	INPUTS G <sup>†</sup> A		OUTPUTS					
G <sup>†</sup>			Ę١	w				
L	Х	L	Н	Н				
x	L	L	Н	н				
Н	н	Н	Н	L				
Н	н	S	L	Н				

H = high level, L = low level, X = irrelevant, S = shorted to ground

G and F are common to the four drivers. If any of the four Y outputs is shorted, the Fault-Flag will respond.

The SN75ALS130 employs the IMPACT™ process to achieve fast switching speeds and low power dissipation. Fault-flag circuitry is designed to sense and signal a line short on any Y line. Upon detecting an output fault condition, the fault-flag circuit forces the driver output into the off (low) state and signals a fault condition by causing the fault-flag output to go low.

The SN75ALS130 will drive a 50-ohm load as required in the IBM GA22-6974-3 specification or a 90-ohm load as used in many I/O systems. Optimum performance can be achieved when the device is used with either the SN75125, SN75127, SN75128, or SN75129 line receivers.

The SN75ALS130 is characterized for operation from 0°C to 70°C.

ADVANCE INFORMATION

IMPACT is a trademark of Texas Instruments Incorporated


data and other specifications are subject to change

without notice.

# logic symbol† 13 G (4) (12) E 23 G1 43 11EN12,Z13 1A (3) (<u>1)</u> 1Y 12 ♦ (2) 1W 21EN22,Z23 2A (5) G21 (7) 2Y <u>22</u> ♦ (6) 2W 21 Ъ 31EN32,Z33 3A (11) G31 (9) 3Y 32 ♦ (10) 3W 31 41EN42.Z43 (13)G41 (1<u>5)</u> 4Y 42 O (14) 4W

# <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic) G (4) 1A (3) (16) (17) (2) (10) 3A (11) (15) 4Y (14) 4W



solute maximum ratings over operating free-air temperature range (unless otherwise noted)	
Supply voltage, VCC	V
Input voltage	٧
Continuous total dissipation at (or below)	
25 °C free-air temperature (see Note 1): D package	ıW
J package	ıW
N package	ıW
Operating free-air temperature range	٥С
Storage temperature range – 65 °C to 150	٥C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N package 260	٥С

NOTE 1: For operation above 25 °C free-air temperature, derate the D package to 608 mW at 70 °C at the rate of 7.6 mW/°C, the J package to 656 mW at 70 °C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C.

Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package ......

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.95	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			- 59.3	mA
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)


PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	A,G	I <sub>I</sub> = -18 mA		- 1.5	V
	High-level output voltage	Υ	$V_{CC} = 4.5 \text{ V},  I_{OH} = -59.3 \text{ mA},  V_{IH} = 2 \text{ V}$	3.11		
Vон		Υ	$V_{CC} = 5.25 \text{ V}, I_{OH} = -41 \text{ mA}, V_{IH} = 2 \text{ V}$	3.9		V
		W	$V_{CC} = 4.5 \text{ V},  I_{OH} = -400  \mu\text{A},  V_{IH} = 2 \text{ V}$	2.5		1
		Υ	$V_{CC} = 5.5 \text{ V}, I_{OL} = -240 \mu\text{A}, V_{IL} = 0.8 \text{V}$		0.15	V
VOL	Low-level output voltage	Υ	$V_{CC} = 5.95 \text{ V}, I_{OL} = -1 \text{ mA}, V_{IL} = 0.8 \text{ V}$		0.15	
- OL 2011 10V01	Low-level output voltage	F	$V_{CC} = 4.5 \text{ V},  I_{OL} = 8 \text{ mA}, \qquad \text{Y at 0 V}$		0.5	] `
		W	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA		0.5	1
1	044	Y	$V_{CC} = 4.5 \text{ V},  V_{IL} = 0, \qquad V_{O} = 3.11 \text{ V}$		100	
IO(off)	Off-state output current	Y	$V_{CC} = 0$ , $V_{IL} = 0$ , $V_{O} = 3.11 V$		200	μΑ
lон	High-level output current	F	V <sub>CC</sub> = 5.95 V, V <sub>OH</sub> = 5.95 V		100	μА
	Input current	Α	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 5.5 V		100	
11		G			400	μΑ
l	High-level input current	Α	VCC = 4.5 V, V <sub>IH</sub> = 2.7 V		20	μА
ΊΗ	riigii-ievei iiiput cuiteitt	G	VCC = 4.5 V, VIH = 2.7 V		80	μΑ
IιL	Low-level input current	Α	VCC = 5.95 V, V <sub>II</sub> = 0.4 V		250	μΑ
'IL		G	VCC = 5.95 V, VIL = 0.4 V		- 1000	μΑ
		$\frac{Y}{W} V_{CC} = 5.5 \text{ V}, V_{O} = 0$	Voc - 55 V Vo - 0		<b>- 5</b>	]
los	Short-circuit output		- 15	- 100	mA -	
'05	Short-circuit output	Y	$V_{CC} = 5.95 \text{ V}, V_{O} = 0$		- 5	"'^ '
		W	VCC = 3.33 V, VO = 0	- 15	- 110	L
Іссн	Supply current, all		V <sub>CC</sub> = 5.5 V, No load		30	mA
·CCH	outputs high		V <sub>CC</sub> = 5.95 V, No load		32	1
CCL.	Supply current,		V <sub>CC</sub> = 5.5 V, No load		45	mA
·CCL	Y outputs low		V <sub>CC</sub> = 5.95 V, No load		47	'''^



# switching characteristics over recommended operating free-air temperature range

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	А	Y	$\begin{split} &\text{V}_{CC} = 4.5 \text{ V to } 5.5 \text{ V,} \\ &\text{R}_L = 50 \ \Omega, \qquad &\text{C}_L = 50 \text{ pF,} \\ &\text{V}_{H(ref)} = 3.11 \text{ V, Input } \text{f} = 1 \text{ MHz} \\ &\text{See Figures 1 and 2} \end{split}$		30	ns
tPHL	Propagation delay time, high-to-low-level output					28	ns
tPLH tPHL	Ratio of propagation delay times				0.3	3	
tPLH	Propagation delay time, low-to-high-level output	, A	Y	$V_{CC} = 5.25 \text{ V to } 5.95 \text{ V},$ $R_L = 90 \Omega, \qquad C_L = 50 \text{ pF},$		34	ns
tPHL	Propagation delay time, high-to-low-level output			$V_{H(ref)} = 3.9 \text{ V}$ , Input $f = 5 \text{ MHz}$ See Figures 1 and 2		34	ns
tPLH	Propagation delay time, low-to-high-level output	А	w	$V_{CC}=5~V, R_L=2~k\Omega,$ $C_L=15~pF,$ See Figures 1 and 2		34	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output					21	ns
tPLH	Propagation delay time, low-to-high-level output	А	F	$V_{CC}=5$ V, $R_L=2$ k $\Omega$ , $C_L=15$ pF, See Figures 1 and 2		45	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output					75	ns

# PARAMETER MEASUREMENT INFORMATION




NOTE A: The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_f \le 6$  ns,  $t_{f} \le 6$  ns,  $t_{out} = 50 \Omega$ .

FIGURE 1. INPUT AND OUTPUT VOLTAGE WAVEFORMS



# PARAMETER MEASUREMENT INFORMATION



NOTE B: C<sub>L</sub> includes probe and stray capacitance.

FIGURE 2. SWITCHING CHARACTERISTICS LOAD CIRCUITS

D2525, JUNE 1986

# MEETS IEEE STANDARD 488-1978 (GPIB)

- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device is Powered Down (VCC = 0)
- Power-Up/Power-Down Protection (Glitch-Free)

# description

The SN75ALS160 eight-channel generalpurpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device designed for two-way communications over single-ended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or three-state mode. If Talk Enable (TE) is high, these ports have the characteristics of passive-pullup outputs when Pullup Enable (PE) is low, and of three-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 milliamperes of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when V<sub>CC</sub> = 0. When combined with the SN75ALS161 or SN75ALS162 management bus transceiver, the pair provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS160 is manufactured in a 20-pin package and is characterized for operation from 0°C to 70°C.

### DW. J. OR N PACKAGE (TOP VIEW) TE TT U20 VCC в1П 19 D1 B2 ∏3 18 D2 B3 ∏4 17 D3 **GPIB** В4 ∏5 16 D4 TERMINAL 1/0 В5 ∏6 15 D5 I/O PORTS PORTS B6 ∏7 14 D6 13 D7 в7 Г ва П 9 12 D8 GND∏10 11 PE

# **FUNCTION TABLES**

### EACH DRIVER

### EACH RECEIVER

II	NPUT	OUTPUT	
D	TE	PE	В
Н	Н	Н	Н
L	Н	Х	L
н	Х	L	Z†
Х	L	Х	z†

11	NPUT	OUTPUT		
В	TE	PE	D	
L	L	Х	L	
Н	L	Х	н	
Х	Н	Х	Z	


H = high level, L = low level, X = irrelevant,

Z = high-impedance state.

<sup>†</sup>This is the high-impedance state of a normal 3-state output modified by the internal resistors to V<sub>CC</sub> and ground.



without notice.



logic diagram (positive logic)


D8 (12)

D1 -(19) (2) B1 D2 (18) (3<u>)</u> B2 D3 (17) (<u>4)</u> B3 D4 (16) (<u>5)</u> B4 TERMINAL D5 -(15) GPIB 1/0 **PORTS** (6) **B**5 D6 (14) (7) B6 D7 (13) (<u>8)</u> B7

(9)

- $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- □ Designates 3-state outputs.
- ◆ Designates passive-pullup outputs.

# schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) 7 V
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package 300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

For operation above 25 °C free-air temperature, derate the DW package to 720 mW at 70 °C at the rate of 9.0 mW/°C, derate
the J package to 880 mW at 70 °C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70 °C at the rate
of 9.2 mW/°C.

Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . 260 °C

# recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, VCC			5	5.25	V	
High-level input voltage, VIH					V	
Low-level input voltage, V <sub>IL</sub>				0.8	V	
High lavel autout autout I	Bus ports with pullups active			-5.2	mA	
High-level output current, IOH	Terminal ports			-800	μΑ	
Low-level output current, IOI	Bus ports			48		
cow-level output current, IOL	Terminal ports			16	mA	
Operating free-air temperature, TA				70	°C	

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER			TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		$I_1 = -18 \text{ m/s}$	\			-0.8	- 1.5	٧
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus	-			0.4	0.65		V
V <sub>OH</sub> ‡	High-level	Terminal	I <sub>OH</sub> = -800	μА,	TE at 0.8 V	2.7	3.5		V
von.	output voltage	Bus	$I_{OH} = -5.2$	mΑ,	PE and TE at 2 V	2.5	3.3		
V	Low-level	Terminal	IOL = 16 mA	١,	TE at 0.8 V		0.3	0.5	v
VOL	output voltage	Bus	IOL = 48 mA	۸,	TE at 2 V		0.35	0.5	· ·
ել	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V				0.2	100	μΑ
Ιн	High-level input current	Terminal,	$V_1 = 2.7 V$				0.1	20	μΑ
IL	Low-level input current	PE, or TE	$V_{I} = 0.5 V$				- 10	- 100	μΑ
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disable	d	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7	V
VI/O(bus)	voltage at bus port		Dilver disable	u	I <sub>I(bus)</sub> = -12 mA			- 1.5	_ ·
		Power on			$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			
			Driver disabled		V <sub>I(bus)</sub> = 0.4 V to 2.5 V	0		-3.2	
I <sub>I/O(bus)</sub>	Current into bus port				V <sub>I(bus)</sub> = 2.5 V to 3.7 V			+ 2.5 - 3.2	mA
1,0(600)	·				V <sub>I(bus)</sub> = 3.7 V to 5 V	0		2.5	
					V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7		2.5	
		Power off	V <sub>CC</sub> = 0,		$V_{I(bus)} = 0 \text{ V to 2.5 V}$			-40	μΑ
	Short-circuit	Terminal				- 15	- 35	- 75	
los	output current	Bus				- 25	-50	-125	mA
1	Cumply gureant		Ter		ninal outputs low and enabled		42	56	
1cc	Supply current		No load Bus of		outputs low and enabled		52	70	mA
C <sub>i/o(bus)</sub>	Bus-port capacitance		V <sub>CC</sub> = 5 V t f = 1 MHz	0 0 V	$V_{1}/V_{0} = 0 \text{ to } 2 \text{ V},$		30		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup>V<sub>OH</sub> applies to three-state outputs only.

# switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tour	Propagation delay time,					10	20	
tPLH	low-to-high-level output	Terminal	Bus	$C_L = 30 pF$ ,			20	ns l
to	Propagation delay time,	reminar		See Figure 1		12	20	"
<sup>t</sup> PHL	high-to-low-level output					12	20	
t	Propagation delay time,					5	10	
tPLH	low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF, See Figure 2			10	ns
to	Propagation delay time,	bus				7	14	115
tPHL	high-to-low-level output						14	<u> </u>
tPZH	Output enable time to high level					11	20	
tPHZ	Output disable time from high level	TE	Bus	C <sub>L</sub> = 15 pF, See Figure 3		3	10	ns
tPZL	Output enable time to low level	'-				18	35	] '''
tPLZ	Output disable time from low level		İ			5	20	1
tPZH	Output enable time to high level					5	20	
tPHZ	Output disable time from high level	TE ·	Terminal	$C_L = 15 pF$ ,		8	20 20	ns
tPZL	Output enable time to low level	15	remina	See Figure 4		9		] ''5
tPLZ	Output disable time from low level					8	20	
t <sub>en</sub>	Output pull-up enable time	PE	Bus	C <sub>L</sub> = 15 pF,		3	10	ns
t <sub>dis</sub>	Output pull-up disable time	1.5	Dus	See Figure 5		4	12	1115

<sup>&</sup>lt;sup>†</sup>Typical values are at  $T_A = 25$  °C.

TEST CIRCUIT

# PARAMETER MEASUREMENT INFORMATION **200** Ω D INPUT OUTPUT GENERATOR 2.2 V B OUTPUT C<sub>L</sub> = 30 pF **50** Ω 480 Ω ۷он **VOLTAGE WAVEFORMS**

FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES




FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\rm f} \leq$ 6 ns,  $t_f \le 6 \text{ ns, } Z_{Out} = 50 \Omega.$ 

B. C<sub>L</sub> includes probe and jig capacitance.

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES






FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$ 6 ns,  $t_{f} \leq$ 6 ns,  $t_{OUT} =$  50  $t_$ 


B. C<sub>1</sub> includes probe and jig capacitance.






TERMINAL OUTPUT VOLTAGE









**BUS LOW-LEVEL OUTPUT VOLTAGE** 

**BUS LOW-LEVEL OUTPUT CURRENT** 







Texas VI

D2618, JUNE 1986

# INFORMATION

# SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


# MEETS IEEE STANDARD 488-1978 (GPIB)

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- **Designed for Single Controller**
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device is Powered Down (VCC = 0)
- Power-Up/Power-Down Protection (Glitch-Free)

#### description

The SN75ALS161 eight-channel generalpurpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky process device designed to provide the busmanagement and data-transfer signals between operating units of a single controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS161 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS161 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC and TE enable signals.




#### CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	Control
TE	Talk Enable	Control
ATN	Attention	
SRQ	Service Request	Bus
REN	Remote Enable	Management
IFC	Interface Clear	
EOI	End or Identify	
DAV	Data Valid	Data
NDAC	Not Data Accepted	Transfer
NRFD	Not Ready for Data	Hansiei

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when  $V_{CC}=0$ . The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


The SN75ALS161 is manufactured in a 20-pin package and is characterized for operation from 0 °C to 70 °C.

# logic symbol<sup>†</sup>



- $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- □ Designates 3-state outputs.
- ♦ Designates passive-pullup outputs.

# logic diagram (positive logic)



## RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BU	BUS-MANAGEMENT CHANNELS					ANSFER (	CHANNELS		
DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD		
			1	(Controll	ed by DC)			(Co	(Controlled by TE)			
Н	Н	Н		_	_		Т	_		_		
Н	н	L	R	ş	R	R	R		R	R		
L	L	Н			_		R		_	_		
L	L	L	] '	R	'		Т	R		ı		
Н	L	Х	R	Т	R	R	R	R	Т	Т		
L	Н	X	Т	R	Т	·Τ	Т	Т	R	R		

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.


<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.



# **ADVANCE INFORMATION**

#### schematics of inputs and outputs





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	. 5.5 V
Low-level driver output current	100 mA
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):	
DW package	125 mW
J package	375 mW
N package	150 mW
Operating free-air temperature range	to 70°C
Storage temperature range65°C 1	o 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package	. 300°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N package	. 260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

For operation above 25 °C free-air temperature, derate the DW package to 720 mW at 70 °C at the rate of 9.0 mW/°C, derate
the J package to 880 mW at 70 °C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70 °C at the rate
of 9.2 mW/°C.



## recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, VCC			4.75	5	5.25	V
High-level input voltage, VIH			2			V
Low-level input voltage, V <sub>IL</sub>					0.8	V
High land and a surrent land	Bus ports with pullups active				-5.2	mA
High-level output current, IOH	Terminal ports				-800	μΑ
Law lovel output oursent La	Bus ports				48	A
Low-level output current, IOL	Terminal ports		16	mA		
Operating free-air temperature, TA			0		70	°C

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -18 mA			-0.8	- 1.5	٧
$V_{hys}$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus			0.4	0.65		٧
	High-level	Terminal	$I_{OH} = -800 \mu A$		2.7	3.5		v
Voн <sup>‡</sup>	output voltage	Bus	I <sub>OH</sub> = -5.2 mA		2.5	3.3		\ \
Va.	Low-level	Terminal	I <sub>OL</sub> = 16 mA			0.3	0.5	V
VOL	output voltage	Bus	IOL = 48 mA			0.35	0.5	ľ
lį	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ
1 .	High-level	Terminal	V <sub>I</sub> = 2.7 V			0.1	20	_
lн	input current	and	V  = 2.7 V			0.1	20	μΑ
Lu	Low-level	control	V <sub>I</sub> = 0.5 V			_ 10	- 100	μА
,IIL	input current	inputs	V = 0.5 V	•		- 10	- 100	μΑ
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7	V
				I <sub>I(bus)</sub> = -12 mA			- 1.5	
				$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			_
				$V_{1(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		- 3.2	
II/O(bus)	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$		+ 2.5 - 3.2	+ 2.5 - 3.2	mA
				$V_{I(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	l
				$V_{I(bus)} = 5 \text{ V to } 5.5 \text{ V}$	0.7		2.5	
		Power off	$V_{CC} = 0$ ,	$V_{I(bus)} = 0 V to 2.5 V$		,	- 40	μΑ
1.	Short-circuit	Terminal			- 15	- 35	- 75	
los	output current	Bus			- 25	- 50	- 125	mA
Icc	Supply current		No load,	TE and DC low		55	75	mA
C <sub>i/o(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 \text{ V to 0}$ $V_{I/O} = 0 \text{ to 2 V}$			30		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .


<sup>&</sup>lt;sup>‡</sup>VOH applies for three-state outputs only.

# switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), VCC = 5 V

	PARAMETER	FROM	то	TEST CONDITIONS	MIN TYP†	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,	10	20	ns
tPHL	Propagation delay time, high-to-low-level output	Terminal	Bus	See Figure 1	12	20	
tPLH	Propagation delay time, low-to-high-level output	D	Tamainal	C <sub>L</sub> = 30 pF,	5	10	
tPHL	Propagation delay time, high-to-low-level output	Bus Terminal		See Figure 2	7	14	ns
tPZH	Output enable time to high level		BUS			30	
<sup>t</sup> PHZ	Output disable time from high level	TE or DC	(ATTN, EOI,	$C_L = 15 pF$		20	ns l
tPZL	Output enable time to low level	] "" " " " " " " " " " " " " " " " " "	REN, IFC,	See Figure 3		45	] """
<sup>t</sup> PLZ	Output disable time from low level		and DAV)			20	
<sup>t</sup> PZH	Output enable time to high level					20	
tPHZ	Output disable time from high level	TE or DC	Terminal	$C_L = 15 pF$ ,		25	1
<sup>t</sup> PZL	Output enable time to low level	I E OF DC	reminai	See Figure 4		30	ns
<sup>t</sup> PLZ	Output disable time from low level					25	

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25 \, ^{\circ}$ C.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

PROPAGATION DELAY TIMES


B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{out} = 50 \ \Omega$ .


PROPAGATION DELAY TIMES





# **ADVANCE INFORMATION**

## PARAMETER MEASUREMENT INFORMATION











# FIGURE 3. BUS ENABLE AND DISABLE TIMES

FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES


NOTES: A. C. includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{OUT} = 50 \Omega$ .







TERMINAL OUTPUT VOLTAGE













BUS-LOW LEVEL OUTPUT VOLTAGE






TEXAS INSTRUMENTS

# **MEETS IEEE STANDARD 488-1978 (GPIB)**


- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Multicontrollers
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down (VCC = 0)
- Power-Up/Power-Down Protection (Glitch-Free)

### description

The SN75ALS162 eight-channel generalpurpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky process device designed to provide the busmanagement and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS162 provides the complete 16-wire interface for the IEEE 488 bus.



N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection.

The SN75ALS162 features eight driver-receiver pairs connected in a front-to-back configuration

to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SC input allows the REN and IFC transceivers to be controlled independently.


The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when  $V_{CC} = 0$ . The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75ALS162 is manufactured in a 22-pin dual-in-line N package and in 24-pin DW package, and is characterized for operation from 0°C to 70°C.

#### CHANNEL IDENTIFICATION TABLE


NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
sc	System Control	
ATN	Attention	
SRQ	Service Request	Bus
REN	Remote Enable	Management
IFC	Interface Clear	
EOI	End or Identify	
DAV	Data Valid	Data
NDAC	Not Data Accepted	Transfer
NRFD	Not Ready for Data	Transfer

# logic symbol†



- <sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ▼ Designates 3-state outputs.
- **⊉** Designates passive-pullup outputs.

# logic diagram (positive logic)



- [ ] Denotes pin numbers for DW package.
- () Denotes pin numbers for N package.



# SN75ALS162 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## RECEIVE/TRANSMIT FUNCTION TABLE


	CONT	ROLS		BUS-MANAGEMENT CHANNELS				S	DATA-TRANSFER CHANNELS		
sc	DC	TE	ATN†	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
			*	(Controlle	d by DC)	(Controlle	ed by SC)	l	(Co	ntrolled by	( TE)
	Н	н	Н	R				Ŧ	т.	R	ь
	Н	Н	L	n 1			R	]		н	
	L	L	Н	т	D			R	R	т.	т
	L	L	L	<u>'</u> т в			T	n .			
	Н	L_	Х	R	T			R	R	T	Т
	L	н	Х	Т	R			T	Т	R	R
Н						Т	Т				
L						R	R				


H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

#### schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) 7 V
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
N package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N package 260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

 For operation above 25°C free-air temperature, derate the DW package to 864 mW at 70°C at the rate of 10.8 mW/°C, and derate the N package to 1088 mW at 70°C at the rate of 13.6 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
High-level input voltage, VIH		2			V
Low-level input voltage, VIL				0.8	V
High lavel autout auront I	Bus ports with 3-state outputs			- 5.2	mA
High-level output current, IOH	Terminal ports		-	-800	μΑ
Laurence autous aumant laur	Bus ports			48	mA
Low-level output current, IOL	Terminal ports		. 10	16	'''A
Operating free-air temperature, TA		0		70	°C

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA			-0.8	- 1.5	V
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus				0.65		V
v. t	High-level	Terminal	l <sub>OH</sub> = -800 μA		2.7	3.5		V
VoH <sup>‡</sup>	output voltage	Bus	I <sub>OH</sub> = -5.2 mA		2.5	3.3		1 °
Va.	Low-level	Terminal	I <sub>OL</sub> = 16 mA			0.3	0.5	v
VOL	output voltage	Bus	I <sub>OL</sub> = 48 mA			0.35	0.5	1 °
lj	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ
ΊΗ	High-level input current	Terminal and	V <sub>I</sub> = 2.7 V		0.1	20	μА	
1	Low-level	control	V <sub>I</sub> = 0.5 V			10	- 100	μА
lir.	input current	inputs	VI = 0.5 V			- 10	- 100	μΑ
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7 - 1.5	V
				$I_{I(bus)} = -12 \text{ mA}$	-1.3		- 1.5	<del> </del>
				$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	0		- 3.2	ł
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	- 0		+ 2.5	ł
I/O(bus)	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$			-3.2	mA
			ļ	$V_{l(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	}
				$V_{I(bus)} = 5 V \text{ to } 5.5 V$	0.7		2.5	
		Power off	$V_{CC} = 0$ ,	$V_{I(bus)} = 0 V to 2.5 V$			-40	μΑ
los	Short-circuit	Terminal			- 15	- 35	- 75	mA
105	output current	Bus			- 25	- 50	- 125	1111/2
lcc	Supply current		No load,	TE, DC, and SC low		55	75	mA
C <sub>i/o(bus)</sub>	bus) Bus-port capacitance		V <sub>CC</sub> = 5 V to 0 V, V <sub>I/O</sub> = 0 to 2 V, f = 1 MHz			30		pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 \,^{\circ}\text{C}$ .


<sup>&</sup>lt;sup>‡</sup>V<sub>OH</sub> applies for three-state outputs only.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5 \text{ V}$ 

	PARAMETER	FROM	то	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,	10	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Terminal	bus	See Figure 1	12	20	
tPLH	Propagation delay time, low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,	5	10	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Bus	Terrinia	See Figure 2	7	14	115
tPZH tPHZ tPZL tPLZ	Output enable time to high level Output disable time from high level Output enable time to low level Output disable time from low level	TE, DC, or SC	BUS (ATTN, EÒI, REN, IFC, and DAV)	C <sub>L</sub> = 15 pF, See Figure 3		30 20 45 20	ns
tPZH tPHZ tPZL	Output enable time to high level Output disable time from high level Output enable time to low level Output disable time from low level	TE, DC, or SC	Terminal	C <sub>L</sub> = 15 pF, See Figure 4		20 25 30 25	ns

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

## PARAMETER MEASUREMENT INFORMATION




# FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES


FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{out} =$  50  $\Omega$ .

#### PARAMETER MEASUREMENT INFORMATION








CONTROL INPUT (See Note B) tPZH-► tPHZ-TERMINAL OUTPUT S1 OPEN tPLZ-> tp21 ----TERMINAL OUTPUT 0.7 V S1 CLOSED  $v_{\text{OL}}$ **VOLTAGE WAVEFORMS** 


FIGURE 3. BUS ENABLE AND DISABLE TIMES

FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$ 6 ns,  $t_f \leq$ 6 ns,  $Z_{out} =$  50  $\Omega$ .





TERMINAL OUTPUT VOLTAGE





FIGURE 7



BUS OUTPUT VOLTAGE




FIGURE 10




FIGURE 9

**BUS CURRENT** 




FIGURE 11

#### 8-Channel Bidirectional Transceivers


- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device is Powered Down (VCC = 0)
- Power-Up/Power-Down Protection (Glitch-Free)

#### description

The SN75ALS163 octal general-purpose interface bus transceiver is a monolithic, highspeed, Advanced Low-Power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or threestate mode. If Talk Enable (TE) is high, these outputs have the characteristics of opencollector outputs when Pullup Enable (PE) is low and of three-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and 400 millivolts minimum of guaranteed hysteresis for increased noise immunity.

Output glitches during power-up and power-down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ .

The SN75ALS163 is characterized for operation from 0 °C to 70 °C



#### **FUNCTION TABLES**

		EAC	H DRI	VER		EAC	RECE	IVER
INPUTS			OUTPUT		INPUT	OUTPUT		
	D	TE	PE	В	В	TE	PE	D
	Н	Н	Н	н	L	L	Х	L
	L	Н	X	L	Н	L	X	н
	н	Х	L	z	X	Н	Х	z
	Ιv		v	1 7 1				


H = high level, L = low level, X = irrelevant, Z = High-impedance state.

(7) B6

(8) - B7

(9). B8

# **ADVANCE INFORMATION**



- <sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- **▽** Designates 3-state outputs.
- ◆ Designates open-collector outputs.

# TERMINAL (15) B4 BUS


logic diagram (positive logic)

D6 -(14)

D7 -(13)

D8 (12)

# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16) inch from the case for 60 seconds: J package 300 °C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package 260 °C

NOTES: 1. All voltage values are with respect to network ground terminal.

For operation above 25 °C free-air temperature, derate the DW package to 720 mW at 70 °C at the rate of 9.0 mW/°C, derate
the J package to 880 mW at 70 °C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70 °C at the rate
of 9.2 mW/°C.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
High-level input voltage, VIH		2			V
Low-level input voltage, VIL				0.8	V
High lavel output output I	Bus ports with pullups active			- 10	mA
High-level output current, IOH	Terminal ports			-800	μА
1 1 1 1	Bus ports			48	
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature range, TA		0		70	°C

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER			TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -18	B mA			-0.8	- 1.5	>
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) <sup>‡</sup>	Bus				0.4	0.65		V
Voн	High level	Terminal	Iон = -	800 μΑ,	TE at 0.8 V	2.7	3.5		V
VOH	output voltage	Bus	IOH = -	10 mA,	PE and TE at 2 V	2.5	3.3		٧
VOL	Low-level	Terminal	I <sub>OL</sub> = 16	mΑ,	TE at 0.8 V		0.3	0.5	V
VOL	output voltage	Bus	IOL = 48	mA,	PE and TE at 2 V		0.35	0.5	·
loн	High-level output current	Bus	$V_0 = 5.$		PE at 0.8 V,			100	μΑ
-011	(open-collector mode)			D and TE at 2 V					<b>,</b>
loz	Off-state output current	Bus	PE at 2 \	•	$V_0 = 2.7 \text{ V}$			20	μΑ
.02	(3-state mode)		TE at 0.8	V	V <sub>O</sub> = 0.5 V			- 100	<i>p</i> .
<sub>11</sub>	Input current at	Terminal	V <sub>I</sub> = 5.5	V		1	0.2	100	μΑ
7	maximum input voltage		-1			ļ			,
ин	High-level	Terminal	$V_1 = 2.7$	V			0.1	20	μΑ
10	input current	PE or TE	*1			l			,,,,
կլ	Low-level	Terminal	$V_1 = 0.5$	V			- 10	- 100	μΑ
11.	input current	PE or TE	V1 = 0.5	•			- 10	100	μΑ
los	Short-circuit	Terminal				- 15	- 35	- 75	mA
105	output current	Bus				- 25	- 50	- 125	1111/2
loc	Supply current		No load Terminal outputs low		outputs low and enabled		42	56	mA
lcc	Supply culterit		140 load	Bus outp	outs low and enabled	İ	52	70	
C <sub>i/o(bus)</sub>	Ci/o(bus) Bus-port capacitance		$V_{CC} = 5 \text{ V or } 0 \text{ V}, V_{I/O} = 0 \text{ to } 2 \text{ V},$			30		pF	
., 5,500,	Olyo(bus) Dae pert empastianes		f = 1 MHz		<u> </u>			L	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

# switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		10	20	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Terminal	bus	See Figure 1		12	20	ns
tPLH	Propagation delay time, low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		5	10	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Bus	reminai	See Figure 2		7	14	ns
tPZH	Output enable time to high level		Bus			11	20	
tPHZ	Output disable time from high level	TE		$C_L = 15 pF$ ,		3	10	ns
<sup>t</sup> PZL	Output enable time to low level	] '-		See Figure 3		18	35	115
tPLZ	Output disable time from low level	1				5	20	1
tPZH	Output enable time to high level					5	20	
tPHZ	Output disable time from high level	] <sub>TE</sub>	Terminal	$C_L = 15 pF$ ,		8	20	
tPZL	Output enable time to low level	1 '5	rerminai	See Figure 4		9	20	ns
<sup>t</sup> PLZ	Output disable time from low level	1				8	20	1
t <sub>en</sub>	Output pull-up enable time	PE	Bus	C <sub>L</sub> = 15 pF,		3	10	ne
tdis	Output pull-up disable time	1 "	bus	See Figure 5		4 12		ns

 $<sup>^{\</sup>dagger}$ All typical values are at T<sub>A</sub> = 25 °C.



<sup>‡</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES




FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{OUT} =$  50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

# PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES





FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{out} =$  50  $t_{o$ 

B. C<sub>L</sub> includes probe and jig capacitance.



LOW-LEVEL OUTPUT CURRENT 0.6 VCC = 5 V VOL-Low-Level Output Voltage-V 0.5  $T_{\Delta} = 25^{\circ}C$ 0.4 0.3 0.2 0.1 0 0 10 20 30 40 50 60 IOL-Low-Level Output Current-mA FIGURE 7

TERMINAL LOW-LEVEL OUTPUT VOLTAGE

\_\_\_\_\_







FIGURE 8











# SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


D2908, JUNE 1986

- Designed to Implement Control Bus Interface
- Designed for Multicontrollers
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down (VCC = 0)
- Power-Up/Power-Down Protection (Glitch-Free)


## description

The SN75ALS164 eight-channel generalpurpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS164 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS164 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at a high-impedance state) during V<sub>CC</sub> power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75ALS164 is identical to the SN75ALS162 with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to pin 21, which is a standard totem-pole output.



## N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection.

#### CHANNEL IDENTIFICATION TABLE


NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
sc	System Control	
ATN	Attention	
SRQ	Service Request	Bus
REN	Remote Enable	Management
IFC	Interface Clear	
EOI	End or Identify	!
ATN + EOI	ATN logical OR EOI	Logic
DAV	Data Valid	Data
NDAC	Not Data Accepted	Transfer
NRFD	Not Ready for Data	i i alisiel

Line Drivers/Receivers

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage V<sub>CC</sub> is 0. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


The SN75ALS164 is manufactured in a 22-pin dual-in-line N package and in 24-pin DW package, and is characterized for operation from 0°C to 70°C.

# logic symbol†



- <sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ▼Designates 3-state outputs.
- Designates passive-pullup outputs.

# logic diagram (positive logic)



- [] Denotes pin numbers for DW package.
- () Denotes pin numbers for N package.



#### RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS BUS-MANA					GEMENT CHANNELS			DATA-TRANSFER CHANNELS			
sc	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(Controlle	d by DC)	(Controlle	d by SC)	İ .	(Co	ntrolled by	TE)
	Н	Н	Н	R	т			Т	т	R	R
	Н	Н	L	l ^	'			R	'	n	n
	L	L	Н	т	R			R	R	т	т
	L	L	L					Т			'
	Н	L	Х	R	Т			R	R	T	Т
	L	н	Х	Т	R			T	T	R	R
Н						Т	Т				
L						R	R				

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

ATN + EOI FUNCTION TABLE

	INP	JTS	OUTPUT
I	ATN	EOI	ATN + EOI
Γ	Н	Х	Н
1	X	Н	Н
ı	L	L	L

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Low-level driver output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
N package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds: DW or N package 260 °C

NOTES: 1. All voltage values are with respect to network ground terminal.

 For operation above 25°C free-air temperature, derate the DW package to 864 mW at 70°C at the rate of 10.8 mW/°C, and derate the N package to 1088 mW at 70°C at the rate of 13.6 mW/°C.



### ADVANCE INFORMATION

### SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

### recommended operating conditions

			MIN	NOM	MAX	UNIT	
Supply voltage, VCC			4.75	5	5.25	٧	
High-level input voltage, VIH	vel input voltage, VIH					٧	
Low-level input voltage, V <sub>IL</sub>	ge, V <sub>IL</sub>				0.8	V	
	Bus ports with 3-state outputs				-5.2	mA	
High-level output current, IOH	Terminal ports				-800	_	
	ATN + EOI				-400	μΑ	
	Bus ports				48		
Low-level output current, IOL	Terminal ports				16	mA	
	ATN + EOI				4	1	
Operating free-air temperature, TA			0		70	°C	

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp voltage		I <sub>I</sub> = -18 mA			-0.8	-1.5	V
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus			0.4	0.65		٧
		Terminal	IOH = -800 μA	1	2.7	3.5		
V <sub>OH</sub> ‡	High-level output voltage	Bus	IOH = -5.2 mA	4	2.5	3.3		V
		ATN + EOI	$IOH = -400 \mu$		2.7			1
		Terminal	IOL = 16 mA			0.3	0.5	
$v_{OL}$	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA			0.35	0.5	l v
		ATN + EOI	IOL = 4 mA				0.4	l
ı.	Input current at	Terminal §	V <sub>I</sub> = 5.5 V			0.2	100	μА
i <sub>I</sub>	maximum input voltage	ATN, EOI	V <sub>I</sub> = 5.5 V				200	μΑ
		Terminal	V <sub>I</sub> = 2.7 V			0.1	20	
lн	High-level input current	control	V  - 2.7 V			0.1	20	μA
		ATN, EOI	V <sub>I</sub> = 2.7 V				40	]
		Terminal,	V <sub>I</sub> = 0.5 V			- 10	- 100	
l <sub>IL</sub>	Low-level input current	control				- 10	- 100	μA
		ATN, EOI	V <sub>I</sub> = 0.5 V				- 500	
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabled	I <sub>I(bus)</sub> = 0	2.5	3.0	3.7	V
				$I_{l(bus)} = -12 \text{ mA}$			1.5	
				$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			
				$V_{l(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	
II/O(bus)	Current into bus port	Power on	Driver disabled	V <sub>I(bus)</sub> = 2.5 V to 3.7 V	ĺ		+ 2.5	mA
1,0(503)					ļ		-3.2	
				V <sub>I(bus)</sub> = 3.7 V to 5 V	0		2.5	
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7		2.5	
		Power off	V <sub>CC</sub> = 0,	$V_{I(bus)} = 0 V to 2.5 V$	<u> </u>		-40	μΑ
		Terminal			- 15	- 35	- 75	ļ
los	Short-circuit output current	Bus			- 25	- 50	-125	mA
		ATN + EOI			-10		- 100	
ICC	Supply current		No load,	TE, DC, and SC low		55	75	mA
C <sub>i/o(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 \text{ V to C}$ $V_{I/O} = 0 \text{ to 2 V}$			30		pF

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.




<sup>&</sup>lt;sup>‡</sup>VOH applies for three-state outputs only.

<sup>§</sup> Except ATN and EOI terminal pins.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted),  $V_{CC} = 5 \text{ V}$ 


	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		10	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Tomma	bus	See Figure 1		12	20	
<sup>t</sup> PLH	Propagation delay time low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		5	10	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Dus	Terrima	See Figure 2		7	14	115
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal ATN or Terminal EOI	ATN + EOI	C <sub>L</sub> = 15 pF, See Figure 3		3.5	10	ns
<sup>†</sup> PHL	Propagation delay time, high-to-low-level output	Terminal ATN or Terminal EOI	ATN + EOI	C <sub>L</sub> = 15 pF, See Figure 3		7	15	ns
tPZH	Output enable time to high level	TE, DC,	BUS				30	
tPHZ	Output disable time from high level	or	(ATTN, EOI,	C <sub>L</sub> = 15 pF,			20	ns
tPZL tPLZ	Output enable time to low level  Output disable time from low level	sc	REN, IFC, and DAV)	See Figure 4	-		45 20	
tPZH tPHZ tPZL	Output enable time to high level Output disable time from high level Output enable time to low level	TE, DC, or SC	Terminal	C <sub>L</sub> = 15 pF, See Figure 5			20 25 30	ns
tPLZ	Output disable time from low level						25	<u> </u>

## PARAMETER MEASUREMENT INFORMATION 5 V 200 \( \Omega \) FROM (BUS) OUTPUT UNDER TEST CL = 30 pF (See Note A) LOAD CIRCUIT COUTPUT UNDER TEST TEST OUTPUT UNDER TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES






FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES





FIGURE 3. ATN + EOI PROPAGATION DELAY TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_{QUT} = t$
- C. All diodes are 1N916 or 1N3064.

### PARAMETER MEASUREMENT INFORMATION







FIGURE 4. BUS ENABLE AND DISABLE TIMES

FIGURE 5. TERMINAL ENABLE AND DISABLE TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$ 6 ns,  $t_{f} \leq$ 6 ns,  $t_{Out} =$  50  $\Omega$ .



IOH-High-Level Output Current-mA

TERMINAL LOW-LEVEL OUTPUT VOLTAGE




FIGURE 6






FIGURE 8









FIGURE 11






FIGURE 10

**BUS CURRENT** 




FIGURE 12

### MEETS IEEE STANDARD 488-1978 (GPIB)


- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- No Loading of Bus When Device is Powered Down (VCC = 0)
- Power-Up/Power-Down Protection (Glitch-Free)
- Driver and Receiver Can Be Disabled Simultaneously

### description

The SN75ALS165 eight-channel generalpurpose interface bus transceiver is a monolithic. high-speed, Advanced Low-Power Schottky device designed for two-way data communications over single-ended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or three-state mode. If Talk Enable (TE) is high, these ports have the characteristics of passive-pullup outputs when Pullup Enable (PE) is low and of three-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. Taking TE and PE low places both the drivers and receivers in the high-impedance state. The driver outputs are designed to handle loads up to 48 milliamperes of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when VCC = 0. When combined with the SN75ALS161 or SN75ALS162 management bus transceiver, the pair provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS165 is manufactured in a 20-pin package and is characterized for operation from 0°C to 70°C.



### **FUNCTION TABLES**

### EACH DRIVER

### EACH RECEIVER

II.	NPUT	s	OUTPUT		INPUTS		OUTPUT	
D	TE	PE	В		В	TE	PE	D
Н	Н	Н	Н		L	L	Н	L
L	Н	X	L		Н	L	Н	Н
Н	Х	L	z†	1:	X	н	Х	Z
Х	L	Х	z†	] ;	X,	Х	L	Z

H = high level, L = low level, X = irrelevant,

Z = high-impedance state.

Texas VI

 $<sup>^\</sup>dagger This$  is the high-impedance state of a normal 3-state output modified by the internal resistors to VCC and ground.

### logic symbol† M1 [3S]/G5 M2 [0C] TE (1) EN3 [XMT] 5EN4 (RCV) D1 (19) $\overline{\triangleright}$ (<u>2)</u> B1 3 (1 ▽/2 🕁 D2 (18) (3) В2 D3 (17) (4) В3 (5) · B4 D5 (15) (6) В5 (7) (14)D6 В6

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

(8) B7


(9) B8

∇ Designates 3-state outputs.


(13)

♠ Designates passive-pullup outputs.

### logic diagram (positive logic)



### schematics of inputs and outputs





**SN75ALS165** 

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2): Storage temperature range ..... -65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package.......... 300°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate the DW package to 720 mW at 70 °C at the rate of 9.0 mW/°C, derate the J package to 880 mW at 70 °C at the rate of 11.0 mW/°C, and derate the N package to 736 mW at 70 °C at the rate of 9.2 mW/°C.

Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . 260°C

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>				5.25	V
High-level input voltage, VIH	2			V	
Low-level input voltage, VIL			0.8	V	
	Bus ports with pullups active			- 5.2	mA
High-level output current, IOH	Terminal ports			-800	μΑ
I t	Bus ports			48	mA
Low-level output current, IOL	Terminal ports			16	IIIA
Operating free-air temperature, TA				70	°C

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp voltage		lj = −18 m.	A			-0.8	- 1.5	٧
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	Bus				0.4	0.65		V
VoH <sup>‡</sup>	High-level	Terminal	IOH = -80	Ο μΑ,	TE at 0.8 V	2.7	3.5		V
· VOH	output voltage	Bus	$I_{OH} = -5.2$	mA,	PE and TE at 2 V	2.5	3.3		\ \ \
VOL	Low-level	Terminal	IOL = 16 m.	Α,	TE at 0.8 V		0.3	0.5	V
VOL.	output voltage	Bus	$I_{OL} = 48 \text{ m}$	Α,	TE at 2 V		0.35	0.5	
ΙΙ	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V				0.2	100	μА
ΉΗ	High-level input current	Terminal and	V <sub>I</sub> = 2.7 V	V <sub>I</sub> = 2.7 V			0.1	20	μА
ΊL	Low-level input current	control inputs	V <sub>I</sub> = 0.5 V			- 10	- 100	μА	
V	Malana as bus nos		Driver disable		I <sub>I(bus)</sub> = 0	2.5	3.0	3.7	V
V <sub>I/O(bus)</sub>	Voltage at bus port		Driver disabi	ea	I <sub>i(bus)</sub> = -12 mA			-1.5	1 "
					$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			
					V <sub>I(bus)</sub> = 0.4 V to 2.5 V	0		-3.2	
				`	V <sub>I(bus)</sub> = 2.5 V to 3.7 V	i		+ 2.5	
II/O(bus)	Current into bus port	Power on	Driver disable	ed	.,,			-3.2	mA
					V <sub>I(bus)</sub> = 3.7 V to 5 V	0		2.5	]
					V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7		2.5	
	····		V <sub>CC</sub> = 0,		$V_{l(bus)} = 0 V to 2.5 V$			-40	μΑ
los	Short-circuit	Terminal				-15	- 35	<b>– 75</b>	mA
	output current	Bus				- 25	- 50	- 125	
lcc	Supply current		I No load		ninal outputs low and enabled	<b></b>	42	56	mA
					outputs low and enabled	<u> </u>	52	70	<u> </u>
C <sub>i/o(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 V$ f = 1 MHz	to 0 V	/, V <sub>I/O</sub> = 0 to 2 V,		30		pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.

<sup>&</sup>lt;sup>‡</sup>VOH applies for three-state outputs only.

### switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), VCC = 5 V

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
tour	Propagation delay time,					10	20						
tPLH	low-to-high-level output	Terminal	Bus	$C_L = 30 pF$ ,			20	ns					
tPHL	Propagation delay time,	Terrinia	Dus	See Figure 1		12	20	113					
THL	high-to-low-level output					12	20						
****	Propagation delay time,					5	10						
tPLH	low-to-high-level output	Bus Terminal		$C_L = 30 pF$ ,		- 5	10	ns					
*=	Propagation delay time,	bus	Terrinina	See Figure 2		7	14	115					
<sup>t</sup> PHL	high-to-low-level output				ļ	,	1-4						
<sup>t</sup> PZH	Output enable time to high level					11	20						
<sup>t</sup> PHZ	Output disable time from high level	TE	TE	Bus	$C_L = 15 pF$ ,		3	10	ns				
<sup>t</sup> PZL	Output enable time to low level	1.5	Dus	Dus	Dus	Dus	Dus	Dus	See Figure 3		18	35	] ''3
<sup>t</sup> PLZ	Output disable time from low level		l			5	20						
<sup>t</sup> PZH	Output enable time to high level					5	20						
tPHZ	Output disable time from high level	TE	Terminal	$C_L = 15 pF$ ,		8	20						
tPZL	Output enable time to low level	I E	I E	ic leim	Terrima	See Figure 4		9	20	ns			
tPLZ	Output disable time from low level					8	20						
t <sub>en</sub>	Output pull-up enable time	PE	Terminal	C <sub>L</sub> = 15 pF,		3	10	ns					
<sup>t</sup> dis	Output pull-up disable time	, ,	1 Cillina	See Figure 5		4	12	l ''s					

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C.

**VOLTAGE WAVEFORMS** 

TEST CIRCUIT

# **ADVANCE INFORMATION**

### SENERATOR (See Note A) 50 Ω D INPUT 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.0

PARAMETER MEASUREMENT INFORMATION

FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES




FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{Out} = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.



**VOLTAGE WAVEFORMS** 

### PARAMETER MEASUREMENT INFORMATION TE I GENERATOR ′s2 (See Note A) **50** Ω <sup>t</sup>PZH tPHZ-OUTPUT D OUTPUT 240 0 S1 to 3 V S2 OPEN = 15 pF t<sub>PLZ</sub> tPZL-3 k0 (See Note B) D OUTPUT S1 to GND S2 CLOSED VOL

FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES






FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  6 ns,  $t_{\rm f} \leq$  7 ms,  $t_{\rm f} \leq$  8 ns,  $t_{\rm f} \leq$  8 ns,  $t_{\rm f} \leq$  8 ns,  $t_{\rm f} \leq$  9 n
  - B. C<sub>L</sub> includes probe and jig capacitance.

**TEST CIRCUIT** 





### TERMINAL OUTPUT VOLTAGE







FIGURE 8









### SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS


D2904, JULY 1985

- Meets EIA Standard RS-422-A
- High-Speed, Low-Power ALS Design
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output Enable Inputs
- Improved Replacement for the AM26LS31

### description

This quadruple complementary-output line driver is designed for data transmission over twisted-pair or parallel-wire transmission lines. It meets the requirements of EIA Standard RS-422-A and is compatible with 3-state TTL circuits. Advanced Low-Power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 milliamperes, while typical propagation delay time is less than 10 nanoseconds.

### SN75ALS192 . . . D, J, N DUAL-IN-LINE PACKAGE (TOP VIEW)



### **FUNCTION TABLE (EACH DRIVER)**

INPUT	ENABLES		OUT	PUTS
A	G	G	Y	Z
Н	Н	Х	Н	L
L ,	Н	Χ	L	Η.
Н	×	L	Н	L
L	×	L	L	Н
X	L	н	z	Z

H = high level, L = low level,


Z = high impedance (off),

X = irrelevant

High-impedance inputs maintain input currents low, less than 1 microampere for a high level and less than 100 microamperes for a low level. Complementary control inputs, G and  $\overline{G}$ , allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 megabits per second and is designed to operate with the SN75ALS193 quadruple line receiver.


The SN75ALS192 is characterized for operation from 0°C to 70°C.

### logic symbol†




 $<sup>^{\</sup>dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, V <sub>I</sub>
Output off-state voltage
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C

- NOTES: 1. All voltage values except differential output voltage VOD are with respect to network ground terminal.
  - For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table. In the J package, SN75ALS192 chips are glass mounted.

### DISSIPATION DERATING TABLE

PACKAGE	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR	ABOVE TA	T <sub>A</sub> = 70° POWER RATING
D	950 mW	7.6 mW/°C	25°C	608 mW
J (Glass mount)	1000 mW	8.2 mW/°C	28°C	656 mW
N	875 mW	7.0 mW/°C	25°C	560 mW



### **SN75ALS192** QUADRUPLE DIFFERENTIAL LINE DRIVERS

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			- 20	mA
Low-level output current, IOL			20	mA
Operating free-air temperature, TA	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = 4.75 \text{ V}, I_{I} = -18 \text{ mA}$			- 1.5	٧
Voн	High-level output voltage	$V_{CC} = 4.75 \text{ V}, I_{OH} = -20 \text{ mA}$	2.5			V
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	٧
107	Off-state (high-impedance state) output current	$V_{CC} = 5.25 \text{ V} \frac{V_0 = 0.5 \text{ V}}{V_0 = 2.5 \text{ V}}$	2.5 -30 -26	- 20	μΑ	
loz	Off-state (fligh-impedance state) output current	$V_{CC} = 5.25 \text{ V}$ $V_{O} = 2.5 \text{ V}$			20	μΑ
4	Input current at maximum input voltage	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 7 \text{ V}$			0.1	mA
ΊΗ	High-level input current	$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$			20	μΑ
IIL	Low-level input current	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 0.4 \text{ V}$			0.2	mA
los	Short-circuit output current <sup>‡</sup>	V <sub>CC</sub> = 5.25 V	- 30		- 150	mΑ
Icc	Supply current (all drivers)	V <sub>CC</sub> = 5.25 V, All outputs disabled		26	45	mA


### switching characteristics, VCC = 5 V, TA = 25 °C (see Figure 1)


	PARAMETER	TEST CONDTIONS		MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output				6	13	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 30 pF,	S1 and S2 open		9	14	ns
	Output-to-output skew		or and oz open	-	3	6	ns
tPZH	Output enable time to high level	$R_L = 75 \Omega$			. 11	15	ns
tPZL	Output enable time to low level	$R_L = 180 \Omega$			16	20	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>L</sub> = 10 pF,	S1 and S2 closed		8	15	ns
tPLZ	Output disable time from low level		pr, 31 and 32 closed		18	20	ns



 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION






PROPAGATION DELAY TIMES AND SKEW

### **ENABLE AND DISABLE TIMES**

### **VOLTAGE WAVEFORMS**




TEST CIRCUIT

NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.

- B. Each enable is tested separately.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the enable inputs.

  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the enable inputs.
- D.C<sub>L</sub> includes probe and jig capacitance.
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx$  50  $\Omega$ ,  $t_r \leq$  15 ns, and  $t_f \leq$  6 ns.

FIGURE 1. SWITCHING TIMES



NOTE 3: The A input is connected to VCC during the testing of the Y outputs and to ground during the testing of the Z outputs.

3.0

2.5

2.0

1.0

1.5

V<sub>I</sub>-Enable G Input Voltage-V FIGURE 4

0.5

0 0



0

0

0.5

1.0

1.5


V<sub>I</sub>-Enable G Input Voltage-V

FIGURE 5

2.0

3.0

2.5




NOTES: 3. The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z outputs.



### SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS



NOTES: 3. The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z outputs.

7 8

6

V<sub>CC</sub>-Supply Voltage-V

FIGURE 12

0 1 2 3 4 5




0 1 2 3 4 5 6 7 8

VCC-Supply Voltage-V

FIGURE 13

SUPPLY CURRENT





- Meets CCITT Recommendations V.10. V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range . . . -7 V to 7 V
- Input Sensitivity . . . ± 200 mV
- Input Hysteresis . . . 120 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- Operates from Single 5-Volt Supply
- Low Icc Requirements: ICC . . . 35 mA Max
- Improved Speed and Power Consumption Compared to AM26LS32A

### description

The SN75ALS193 is a monolithic quadruple line receiver with three-state outputs designed using Advanced Low-Power Schottky technology. technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly less power requirements and permits much higher data throughput than other designs. The device meets the specifications of EIA Standards RS-422-A and RS-423-A. It features three-state outputs that permit direct connection to a bus-organized system with a Fail-Safe design that ensures the outputs will always be high if the inputs are open.


The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of ± 200 millivolts over a common-mode input voltage range of -7 to 7 volts. It also features active-high and active-low enable functions that are common to the four channels. The SN75ALS193 is designed for optimum performance when used with the SN75ALS192 quadruple differential line driver.

The SN75ALS193 is characterized for operation from 0°C to 70°C.

### J DUAL-IN-LINE PACKAGE (TOP VIEW) 1B 📊 16 VCC 1A 🗖 2 15 🗌 4B 1Y ∏3 14 T 4A G ∏4 13 T 4Y 2Y 🖺 12 🛮 🖥 15 11 3Y 2A ∏6 2B 🗍 7 10 3A 9П 3В


GND 18

### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### **FUNCTION TABLE (EACH RECEIVER)**

DIFFERENTIAL	ENABLES		OUTPUT
A-B	G	Ğ	Υ
V = 5 0 2 V	Н	Х	Н
V <sub>ID</sub> ≥ 0.2 V	Х	L	н
0.01/ . 1/ . 0.01/	Н	Х	. ?
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	х	L	?
V 02V	Н	X	L
V <sub>ID</sub> ≤ -0.2 V	х	L	L
X	L	Н	Z

H = high level


= low level

X = irrelevant

? = indeterminate

Z = high-impedance (off)

### schematics of inputs and outputs



and the state of t	,		
Supply voltage, VCC (see Note 1)		7	٧
Input voltage, A or B inputs	± 1	15	V
Differential input voltage (see Note 2)	± 1	15	V
Enable input voltage		7	V
l ow-level output current	50	'n	- Δ

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- For operation above 25°C free-air temperature, derate to 656 mW at 70°C at the rate of 8.2 mW/°C. In the J package, SN75ALS193 chips are glass mounted.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	٧
Common-mode input voltage, V <sub>IC</sub>			±7	V
Differential input voltage, V <sub>ID</sub>			±12	V
High-level input voltage, VIH	2			٧
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			- 400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, TA	0		70	°C



### SN75ALS193 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

### ADVANCE INFORMATION

electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage					200	mV
V <sub>T</sub> –	Negative-going threshold voltage			- 200 <sup>‡</sup>			mV
V <sub>hys</sub>	Hysteresis §				120		mV
VIK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -400  \mu A$	2.7	3.6		V
V0:	Low-level output voltage	V <sub>ID</sub> = -200 mV	IOL = 8 mA			0.45	V
VOL	Low-level output voltage	VID = -200 IIIV	I <sub>OL</sub> = 16 mA			0.5	
lo-	High-impedance-state output current	V <sub>CC</sub> = 5.25 V	$V_0 = 2.4 \text{ V}$			20	μА
loz	riigii-iiiipedance-state output current	VCC = 5.25 V	$V_0 = 0.4 V$			- 20	μ^
1.	Line input current	Other input at 0 V,	V <sub>I</sub> = 15 V		0.7	1.2	mA
li .	Line input current	See Note 4	$V_{I} = -15 \text{ V}$		-1.0	-1.7	'''^
1	High-level enable-input current		V <sub>IH</sub> = 2.7 V			20	μА
ΉΗ	riigii-lever eriable-iriput current		V <sub>IH</sub> = 5.25 V			100	μ
ΊL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				- 100	μΑ
	Input resistance			12	18		kΩ
	Short-circuit output current	V <sub>ID</sub> = '3 V,	V <sub>O</sub> = 0, -15 -		70	- 130	mA
los	Short-circuit output current	See Note 5			- 78	- 130	IIIA
lcc	Supply current	Outputs disabled			22	35	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -2.5 \text{ V to } 2$	$2.5 \text{ V, C}_{L} = 15 \text{ pF,}$		15	22	ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See Figure 2			15	22	ns	
tPZH	Output enable time to high level	C 15 - C	u = 15 pF, See Figure 3		13	25	ns	
tPZL	Output enable time to low level	C <sub>L</sub> = 15 pF,	See rigure S		11	25	115	
tPHZ.	Output disable time from high level	0 15	C 15 - F	See Figure 3		13	25	ne
tPLZ	Output disable time from low level	$C_L = 15 pF$ ,	See rigure S		15	22	ns	

<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.

<sup>§</sup> Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>

NOTES: 4. Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.

<sup>5.</sup> Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOH, VOL





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{out} = 50 \Omega , t_r \leq 6 \text{ ns. } t_f \leq 6 \text{ ns.}$ 

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2. tpLH, tpHL


### PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS FOR tPHZ, tPZH

VOLTAGE WAVEFORMS FOR tPLZ, tPZL




LOAD CIRCUIT


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


B. All diodes are 1N3064 or equivalent.

C. Enable G is tested with  $\overline{G}$  high;  $\overline{G}$  is tested with G low.


FIGURE 3. tpHZ, tpZH, tpLZ, tpZL








HIGH-LEVEL OUTPUT VOLTAGE





LOW-LEVEL OUTPUT VOLTAGE





FIGURE 12








FIGURE 14







SUPPLY CURRENT





FIGURE 16







FIGURE 18



SWITCHING CHARACTERISTICS





FIGURE 21



\_\_\_\_




FIGURE 22

D2917, OCTOBER 1985-REVISED OCTOBER 1986

- Meets EIA Standard RS-422-A
- High-Speed ALS Design
- 3-State TTL-Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Two Pairs of Drivers Independently Enabled
- Designed as a Replacement for the MC3487 with Improvements: ICC 50% Lower, Switching Speed 30% Faster

# description

This quadruple complementary-output line driver is designed for data transmission over twisted-pair or parallel-wire transmission lines. It meets the requirements of EIA Standard RS-422-A and is compatible with 3-state TTL circuits.

#### D. J. N PACKAGE (TOP VIEW) 1 U16 VCC 1Y [ 15 AA 2 1Z [ 3 ] 4Y 14 1.2EN □ 13 7 4Z 2Z [ 12 ∏ 3.4EN 2Ү П6 11 T 3Z 10 3Y 2A [ GND [ эПз∧

#### **FUNCTION TABLE (EACH DRIVER)**

INPUT	OUTPUT	OUTPUTS				
INFO	ENABLE	Y	Z			
Н	н	Н	L			
L	н	L	н			
X	L	High-Impedance	High-Impedance			


H = TTL high level, L = TTL low level, X = irrelevant

Advanced Low-Power Schottky technology provides high speed without the usual power penalty. Standby supply current is typically only 26 milliamperes, while typical propagation delay time is less than 10 nanoseconds and enable/disable times are typically less than 16 nanoseconds.

High-impedance inputs keep input currents low, less than 1 microampere for a high level and less than 100 microamperes for a low level. The driver circuits can be enabled in pairs by separate active-high enable inputs. The SN75ALS194 is capable of data rates in excess of 10 megabits per second and is designed to operate with the SN75ALS195 quadruple line receiver.


The SN75ALS194 is characterized for operation from 0°C to 70°C.

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, V <sub>1</sub>
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

PACKAGE	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>	T <sub>A</sub> = 70°C POWER RATING
D	950 mW	7.6 mW/°C	25°C	608 mW
J (Glass mount)	1025 mW	8.2 mW/°C	25 °C	656 mW
N	1150 mW	9.2 mW/°C	25 °C	736 mW

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			- 20	mA
Low-level output current, IOL			48	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	lį = -18 mA				- 1.5	V
Vон	High-level output voltage	I <sub>OH</sub> = -20 mA		2.5			V
VOL	Low-level output voltage	I <sub>OL</sub> = 48 mA				0.5	V
VO	Output voltage	10 = 0		0		6	V
VOD1	Differential output voltage	I <sub>O</sub> = 0		2		6	V
V <sub>OD2</sub>	Differential output voltage	,		½ V <sub>OD</sub>	1		V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>‡</sup>	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.4	V
Voc	Common-mode output voltage					± 3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>‡</sup>	$I_{OH} = -20 \text{ mA}$ $I_{OL} = 48 \text{ mA}$ $I_{O} = 0$ $I_{O} = 0$ $R_{L} = 100 \Omega, \qquad \text{See Figure 1}$ $V_{CC} = 0 \qquad \qquad V_{O} = 6 \text{ V}$ $V_{O} = -0.25 \text{ V}$ Output enables at 0.8 V  V_{O} = 0.5  V			±0.4	V	
lo	Output current with power off	V <sub>CC</sub> = 0				100 - 100	μΑ
loz	High-impedance state output current					100 -100	μΑ
l <sub>l</sub>	Input current at maximum input voltage	$V_{I} = 5.5 V$				100	μΑ
lН	High-level input current	V <sub>I</sub> = 2.7 V				50	μΑ
IL	Low-level input current	$V_1 = 0.5 \text{ V}$				-200	μΑ
los	Short-circuit output current§	V <sub>I</sub> = 2 V		-40		-140	mA
lcc	Supply current (all drivers)	$V_{CC} = 5.25 V$ ,	All outputs disabled		26	45	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

# switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CO	NDTIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output				6	13	ns
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF,	See Figure 1	9	9	14	ns
	Output-to-output skew		See rigure i		3.5	6	ns
tTD	Differential-output transition time	$C_L = 15 pF$ ,	See Figure 2		8	14	ns
tPZH	Output enable time to high level				9	12	ns
tPZL	Output enable time to low level	C <sub>L</sub> = 50 pF, See F	See Figure 3		12	20	ns
tPHZ	Output disable time from high level		See rigure 3		9	14	ns
tPLZ	Output disable time from low level				12	15	ns

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A
v <sub>o</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	V <sub>o</sub>
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$
Δ V <sub>OD</sub>	$      V_t   -   \overline{V}_t    $
Voc	V <sub>os</sub>
Δ V <sub>OC</sub>	$ V_{os} - \overline{V}_{os} $
los	I <sub>sa</sub>  , I <sub>sb</sub>
10	I <sub>xa</sub>  ,  I <sub>xb</sub>




FIGURE 1. DRIVER VOD AND VOC



<sup>&</sup>lt;sup>‡</sup>Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# PARAMETER MEASUREMENT INFORMATION




FIGURE 2. PROPAGATION DELAY TIMES





FIGURE 3. DIFFERENTIAL-OUTPUT TRANSITION TIMES


NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_0 = 50$   $\Omega$ .

- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

#### PARAMETER MEASUREMENT INFORMATION




#### TEST CIRCUIT



#### **VOLTAGE WAVEFORMS**


- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_0 = 50$   $\Omega$ .
  - B. C<sub>L</sub> includes probe and stray capacitance.
  - C. All diodes are 1N916 or 1N3064.

FIGURE 4. DRIVER ENABLE AND DISABLE TIMES



NOTE 3: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

#### TYPICAL CHARACTERISTICS



NOTES: 3. The A input is connected to VCC during the testing of the Y outputs and to ground during the testing of the Z outputs. 4. The A input is connected to ground during the testing of the Y outputs and to VCC during the testing of the Z outputs.

1.0

0.5

n

0

--20

-40

FIGURE 12

IOH-High-Level Output Current-mA

1.5

1.0

0.5

0

0 10 20 30 40 50 60 70 80


> TA-Free-Air Temperature-°C FIGURE 11



-100

-80

-60



NOTE 4: The A input is connected to ground during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z outputs.



SUPPLY CURRENT




FIGURE 17

TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- 7 V to 7 V Common-Mode Range with 200-mV Sensitivity
- 3-State TTL-Compatible Outputs
- High Input Impedance . . . 12 kΩ Min
- Input Hysteresis . . . 120 mV Typ
- Single 5-V Supply Operation
- Low Supply Current
   Requirement . . . 35 mA Max
- Improved Speed and Power Consumption Compared to MC3486

#### description

The SN75ALS195 is a monolithic quadruple line receiver with three-state outputs designed using Advanced Low-Power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication, providing significantly less power consumption and permitting much higher data throughput than other designs. The device meets the specifications of EIA Standards RS-422-A and RS-423-A.


The SN75ALS195 features three-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of  $\pm\,200$  millivolts over a common-mode input voltage range of  $\pm\,7$  volts. It also features an active-high enable function for each of two receiver pairs. The SN75ALS195 is designed for optimum performance when used with the SN75ALS194 quadruple differential line driver.

The SN75ALS195 is characterized for operation from 0°C to 70°C.




2A 6 11 3Y 2B 7 10 3A GND 8 9 3B


# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram





Copyright © 1986, Texas Instruments Incorporated



**ADVANCE INFORMATION** 

#### **FUNCTION TABLE (EACH RECEIVER)**

DIFFERENTIAL	ENA	BLES	OUTPUT
A-B	G	G	Y
V- > 0.2 V	Н	Х	Н
$V_{ID} \ge 0.2 V$	Х	L	н
-0.2 V < V <sub>ID</sub> < 0.2 V	Н	Х	?
-0.2 v < vID < 0.2 v	Х	L	?
V 02V	Н	X	L
$V_{\text{ID}} \leq -0.2 \text{ V}$	Х	L	L
X	L	Н	Z

H = high level


L = low level

X = irrelevant

? = indeterminate

Z = high-impedance (off)

# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, A or B inputs, V <sub>I</sub> ±15 V
Differential input voltage (see Note 2)
Enable input voltage
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3) 1025 mW
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. For operating above 25°C free-air temperature, derate the J package to to 656 mW at 70°C at the rate of 8.2 mW/°C. In the J package, SN75ALS195 chips are glass mounted.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, VIC			± 7	V
Differential input voltage, V <sub>ID</sub>			±12	٧
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			-400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>T</sub> +	Positive-going threshold voltage					200	mV
VT-	Negative-going threshold voltage			-200 <sup>‡</sup>			mV
Ϋ <sub>hys</sub>	Hysteresis §				120		mV
VIK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -400 \mu A$	2.7	3.6		V
VOL	Low-level output voltage	V <sub>ID</sub> = -200 mV	I <sub>OL</sub> = 8 mA I <sub>OL</sub> = 16 mA			0.45 0.5	٧
loz	High-impedance state output current	$V_{1L} = 0.8 \text{ V},$ $V_{0} = 2.7 \text{ V}$	$V_{ID} = -3 V$ ,			20	μΑ
loz	ingir-impedance state output current	$V_{1L} = 0.8 \text{ V},$ $V_{0} = 0.5 \text{ V}$	$V_{ID} = 3 V$ ,			- 20	"
lį.	Line input current	Other input at 0 V, See Note 4	$V_{\parallel} = 15 \text{ V}$ $V_{\parallel} = -15 \text{ V}$		0.7 -1.0	1.2 - 1.7	mA
ΊΗ	High-level enable-input current		V <sub>IH</sub> = 2.7 V V <sub>IH</sub> = 5.25 V			20 100	μА
IIL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				- 100	μΑ
	Input resistance			12	18		kΩ
los	Short-circuit output current	V <sub>ID</sub> = 3 V, See Note 5	V <sub>0</sub> = 0,	- 15	- 78	- 130	mA
lcc	Supply current	Outputs disabled			22	35	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

NOTES: 4. Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.

# switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = 0 V \text{ to } 3 V$ ,	$C_L = 15 pF$ ,		15	22	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See Figure 2			15	22	ns
tPZH	Output enable time to high level	C 15 pE	See Figure 3		13	25	ns
tPZL	Output enable time to low level	C <sub>L</sub> = 15 pF,	See Figure 3		11	25	113
tPHZ	Output disable time from high level	C <sub>1</sub> = 15 pF,	See Figure 3		13	25	ns
tPLZ	Output disable time from low level	С[ = 15 рг,	See Figure S		15	22	115

<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only. § Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T+</sub>

<sup>5.</sup> Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOH, VOL




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>OUT</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns.


B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2. PROPAGATION DELAY TIMES

<sup>t</sup>PZH



**tPZL** 




#### **VOLTAGE WAVEFORMS**


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>out</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns.


- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.


FIGURE 3. ENABLE AND DISABLE TIMES
























FIGURE 10



HIGH-LEVEL OUTPUT VOLTAGE
vs




FIGURE 11

LOW-LEVEL OUTPUT VOLTAGE





FIGURE 12

TA-Free-Air Temperature-°C

30 40 50 60




0 10

LOW-LEVEL OUTPUT CURRENT 8.0 VOL-Low-Level Output Voltage-V 0.7 TA = 25°C TA = 0°C 0.6 0.5 0.4 0.3 0.2 VCC - 5 V 0.1  $V_{ID} = -200 \text{ mV}$  $V_{IC} = 0$ 0 0 20 30 40 50 60 70 IOL-Low-Level Output Current-mA

LOW-LEVEL OUTPUT VOLTAGE

FIGURE 14










FIGURE 17











# SWITCHING CHARACTERISTICS vs








FIGURE 22

# uA9636AC DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE

D2608, OCTOBER 1980-REVISED SEPTEMBER 1986


- Meets EIA Standards RS-423-A and RS-232-C and Federal Standard 1030
- Slew Rate Control
- Output Short-Circuit-Current Limiting
- Wide Supply Voltage Range
- 8-Pin Dual-In-Line Package
- Designed to be Interchangeable with Fairchild 9636A

# description


The uA9636AC is a dual single-ended line driver designed to meet EIA Standards RS-423-A and RS-232-C and Federal Standard 1030. The slew rates of both amplifiers are controlled by a single external resistor, RWS, connected between the wave-shape-control terminal and ground. Output current limiting is provided. Inputs are compatible with TTL and CMOS and are diodeprotected against negative transients. This device operates from  $\pm 12$  volts and is supplied in an 8-pin dual-in-line package.

The uA9636AC is characterized for operation from 0°C to 70°C.

# D, JG, OR P DUAL-IN-LINE PACKAGE (TOP VIEW)




# logic symbol†





<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematics of inputs and outputs







NOTES: 1. All voltage values are with respect to the network ground terminal.

# Positive supply voltage range, VCC + (see Note 1) . . . . . . . . . . . . . . . . VCC - to 15 V Negative supply voltage range, VCC - ...... 0.5 V to -15 V

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):

Storage temperature range ..... -65°C to 150°C Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds; JG package ............. 300°C

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and P packages . . . . . . . 260 °C

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, uA9636AC chips are glass mounted. In the P package, use the 8.0 mW/°C curve for these devices.

#### recommended operating conditions

	MI	NOM I	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>	10.	3 12	13.2	V
Negative supply voltage, V <sub>CC</sub> -	- 10.	3 –12	-13.2	V
High-level input voltage, V <sub>IH</sub>		2		V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Wave-shaping resistor, RWS	1	)	1000	kΩ
Operating free-air temperature, TA		)	70	°C

# electrical characteristics over recommended range of free-air temperature, supply voltage, and waveshaping resistance (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS			MAX e 3)	UNIT	
VIK	Input clamp voltage	l <sub>l</sub> = -15 mA			-1.1	-1.5	V	
			R <sub>L</sub> = ∞	5	5.6	6		
۷он	High-level output voltage	V <sub>I</sub> = 0.8 V	$R_L = 3 k\Omega$ to ground	5	5.6	6	\ \	
			$R_L = 450 \Omega$ to ground	4	5.4	6	l	
			R <sub>L</sub> = ∞	-6	-5.7	- 5		
VOL		$R_L = 3 k\Omega$ to ground	-6	-5.6	- 5	\ \		
		$R_L = 450 \Omega$ to ground	-6	-5.4	-4	1		
1	High-level input current	V <sub>I</sub> = 2.4 V			10			
ΉΗ	High-level input current	V <sub>I</sub> = 5.5 V				100	μΑ	
IJL	Low-level input current	V <sub>I</sub> = 0.4 V			- 20	-80	μΑ	
lo	Output current (power off)	$V_{CC\pm}=0$ ,	$V_0 = \pm 6 V$			±100	μΑ	
l'a a	Short-circuit output current <sup>‡</sup>	V <sub>1</sub> = 2 V		15	25	150	mA	
los	Short-circuit output current	$V_1 = 0$		- 15	-40	- 150	IIIA	
ro	Output resistance	$R_L = 450 \Omega$			25	50	Ω	
1	Pacifico cumply cumpnt	$V_{CC} = \pm 12 V$	V <sub>I</sub> = 0,					
ICC+	Positive supply current	ositive supply current $R_{WS} = 100 \text{ k}\Omega$ ,	Output open		13	18 n	mA	
1		VCC	V <sub>CC</sub> = ±12 V,	V <sub>1</sub> = 0,		12	10 10	
ICC -	Negative supply current	$R_{WS} = 100 k\Omega$	Output open	-	-13	-13 -18	mA	

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} \pm 12 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

NOTE 3: The algebraic convention, in which the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for logic voltage levels, e.g., when -5 V is the maximum, the minimum is a more-negative voltage.




<sup>&</sup>lt;sup>‡</sup>Not more than one output should be shorted to ground at a time.

# uA9636AC DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE

# switching characteristics, $VCC \pm = 12 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$ , see Figure 1


	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
			$R_{WS} = 10 \text{ k}\Omega$	0.8	1.1	1.4	
tTLH	Transition time, low-to-high-level output	$R_L = 450 \Omega$ ,	$R_{WS} = 100 k\Omega$	8	11	14	
	Transition time, low-to-nigh-level output	$C_L = 30 pF$	$R_{WS} = 500 \text{ k}\Omega$	40	55	70	μS
		$R_{WS} = 1 M\Omega$	$R_{WS} = 1 M\Omega$	80	0 110	140	1
			$R_{WS} = 10 \text{ k}\Omega$	0.8	1.1	1.4	
t <sub>THL</sub> Transition time, high-to-low-level output	$R_L = 450 \Omega$ ,	$R_{WS} = 100 \text{ k}\Omega$	8	11	14		
	Transition time, mgn-to-low-level output	$C_L = 30 pF$	$R_{WS} = 500 \text{ k}\Omega$	40	55	70	μS
			$R_{WS} = 1 \text{ m}\Omega$	80	110	140	1


#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>1</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $Z_{OUT} = 50 \Omega$ , PRR  $\le 1$  kHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES










FIGURE 4



# uA9636AC DUAL LINE DRIVERS WITH ADJUSTABLE SLEW RATE

#### TYPICAL CHARACTERISTICS



#### TYPICAL APPLICATION DATA




FIGURE 7. RS-423-A SYSTEM APPLICATION

# uA9637AM, uA9637AC DUAL DIFFERENTIAL LINE RECEIVER

D2609, SEPTEMBER 1980-REVISED NOVEMBER 1986


- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line and "Small Outline" Packages
- Similar to SN75157 except for Corner V<sub>CC</sub> and Ground Pin Positions
- Designed to Be Interchangeable with Fairchild µA9637A

#### description


The uA9637AC is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-inline package and small outline package.

The uA9637AM is characterized over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The uA9637AC is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

#### uA9637M . . . JG PACKAGE uA9637C . . . D, JG, OR P PACKAGE (TOP VIEW)




# logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1980, Texas Instruments Incorporated

# uA9637AM, uA9637AC DUAL DIFFERENTIAL LINE RECEIVER

Supply voltage, VC	C (see Note 1)	 	 	-0.5 V to 7
Input voltage		 	 	±15
Differential input vo	oltage (see Note 2)	 	 	±15
Output voltage (see	e Note 1)	 	 – 0	).5 V to 5.5
Low-level output co	urrent	 	 	50 n
	ssipation at (or belo			
D package		 	 	725 m
JG package:	úA9637AM	 	 	1050 m
	uA9637AC			
D mankage		 	 	1000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Operating free-air temperature range: uA9637AM ..... -55°C to 125°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - For operation above 25 °C free-air temperature, derate linearly at the following rates: 5.8 mW/°C for the D package, 8.4 mW/°C for uA9637AM in the JG package, 6.6 mW/°C for uA9637AC in the JG package, and 8.0 mW/°C for the P package.

#### recommended operating conditions

	uA9637AM uA9637A			9637A	2	UNIT	
·	MIN	NOM	MAX	MIN	NOM	MAX	ONII
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
Common-mode input voltage, V <sub>IC</sub>			± 7			±7	٧
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN TYP <sup>†</sup> MAX See Note 4		
٧ <sub>T</sub>	Threshold voltage ( $V_{T+}$ and $V_{T-}$ )	See Note 5		-0.2		0.2	٧
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			+	70		mV
VOH	High-level output voltage	$V_{ID} = 0.2 V$	$I_0 = -1 \text{ mA}$	2.5	3.5		V
VOL	Low-level output voltage	$V_{ID} = -0.2 V$	I <sub>O</sub> = 20 mA		0.35	0.5	V
1.	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 10 V		1.1	3.25	
η	input current	See Note 6	V <sub>I</sub> = -10 V		-1.6	-3.25	mA
los	Short-circuit output current <sup>‡</sup>	V <sub>O</sub> = 0,	V <sub>ID</sub> = 0.2 V	-40	- 75	- 100	mA
Icc	Supply current	$V_{ID} = -0.5 V$ ,	No load		35	50	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

- 5. The expanded threshold parameter is tested with a  $500-\Omega$  resistor in series with each input.
- 6. The input not under test is grounded.



<sup>&</sup>lt;sup>‡</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 4. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.


# uA9637AM, uA9637AC **DUAL DIFFERENTIAL LINE RECEIVER**

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	Cu = 30 pF See Figure 1		15	25	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 30 pF, See Figure 1		13	25	ns

#### PARAMETER MEASUREMENT INFORMATION






**VOLTAGE WAVEFORM** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 5$  ns,  $t_f \le 5$  ns,  $PRR \le 5$  MHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

#### TYPICAL CHARACTERISTICS








FIGURE 3





SUPPLY CURRENT SUPPLY VOLTAGE 100 No load 90 Inputs open  $T_{\Delta} = 25^{\circ}C$ 80 ICC-Supply Current-mA 70 60 40 30 20 10 0 0 1 2 3 7 8 5 4 VCC-Supply Voltage-V FIGURE 6

# TYPICAL APPLICATION DATA TWISTED PAIR 1/2 uA9638AC 1/2 uA9637AC

FIGURE 7. RS-422-A SYSTEM APPLICATIONS

# uA9638C DUAL HIGH-SPEED DIFFERENTIAL LINE DRIVER

D2612, OCTOBER 1980-REVISED SEPTEMBER 1986


- Meets EIA Standard RS-422-A
- Operates From a Single 5-V Supply
- TTL-and CMOS-Input Compatibility
- Output Short-Circuit Protection
- Schottky Circuitry
- Designed to be Interchangeable with Fairchild 9638

#### description


The uA9638C is a dual high-speed differential line driver designed to meet EIA Standard RS-422-A. The inputs are TTL- and CMOS-compatible and have input clamp diodes. Schottky-diode-clamped transistors are used to minimize propagation delay time. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-in-line package.

The uA9638C is characterized for operation from 0°C to 70°C.


# D, JG, OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



# logic symbol†




#### logic diagram



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1980, Texas Instruments Incorporated

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC (see Note 1)
Input voltage range0.5 V to 7 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
JG package 825 mW
P package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C

NOTES: 1. Voltage values except differential output voltages are with respect to network ground terminal.

Lead temperature 1,6 mm (1/16 inch) from 10 seconds: D and P package . . . . . . . . .

2. For operation above 25 °C free-air temperature, refer to Dissipation Derating Curves in Appendix A. In the JG package, uA9638C chips are glass mounted. In the P package, use the 8.0-mW/°C curve for these devices.

260°C

#### recommended operating conditions

	MI	NOM	MAX	UNIT
Supply voltage, VCC	4.7!	5 5	5.25	V
High-level input voltage, VIH		2		V
Low-level input voltage, VIL			0.8	V
High-level output current, IOH			- 50	mA
Low-level output current, IOL			50	mA
Operating free-air temperature, TA		)	70	°C

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

P.A	ARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup> MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = 4.75 \text{ V}, \text{ I}_{\parallel} = -18 \text{ mA}$			-1 -1.2	·V
V	High level evenus valsage	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$	I <sub>OH</sub> = -10 mA	2.5	3.5	V
Vон	High-level output voltage	$V_{IL} = 0.8 V$	I <sub>OH</sub> = -40 mA	2		1 °
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$	$V_{IL} = 0.8 V,$		0.5	V
*OL	Low-level output voltage	IOL = 40 mA				<u> </u>
V <sub>OD1</sub>	Differential output voltage	$V_{CC} = 5.25 \text{ V}, I_{O} = 0$			2V <sub>OD2</sub>	V
V <sub>OD2</sub>	Differential output voltage			2		٧
	Change in magnitude of <sup>‡</sup>				±0.4	V
∆  V <sub>OD</sub>	differential output voltage	Vac - 4.75 V to 5.25 V B.	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V, R}_{L} = 100 \Omega, \text{ See Figure } 1$			
Voc	Common-mode output voltage §	VCC = 4.75 V to 5.25 V, HL	- 100 tt, See Figure 1		3	٧
Al W I	Change in magnitude of <sup>‡</sup>				.04	v
△ VOC	common-mode output voltage				±0.4	
			V <sub>O</sub> = 6 V		0.1 100	
10	Output current with power off	$V_{CC} = 0$ ,	$V_0 = -0.25 \text{ V}$		-0.1 -100	μΑ
			$V_0 = -0.25 \text{ V to 6 V}$		± 100	1
II.	Input current	$V_{CC} = 5.25 \text{ V}, V_1 = 5.5 \text{ V}$			50	μΑ
ΊΗ	High-level input current	$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$			25	μΑ
IL	Low-level input current	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 0.5 \text{ V}$			- 200	μΑ
los	Short-circuit output current	$V_{CC} = 5.25 \text{ V}, V_{O} = 0$		- 50	- 150	mA
lcc	Supply current (all drivers)	V <sub>CC</sub> = 5.25 V, No load,	All inputs at 0 V		45 65	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25 ^{\circ}\text{C}$ .

<sup>§</sup>In EIA Standard RS-422-A, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS. ¶Only one output at a time should be shorted and duration of the short-circuit should not exceed one second.



<sup>&</sup>lt;sup>‡</sup>∆| V<sub>OD</sub> | and ∆| V<sub>OC</sub> | are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

#### uA9638C DUAL HIGH-SPEED DIFFERENTIAL LINE DRIVER

#### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
tDD	Differential-output delay time	C: - 15 nE	R <sub>I</sub> = 100 Ω		10	15	ns
tTD	Differential-output transition time	C <sub>L</sub> = 15 pF,	$R_L = 100 \Omega$		10	15	ns
	Skew	See Figure 2			1		ns

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



NOTES: A. The input pulse generator has the following characteristics:  $Z_{OUT} = 50 \ \Omega$ , PRR  $\leq 500 \ kHz$ ,  $t_W = 100 \ ns$ ,  $t_T = \leq 5 \ ns$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES

#### uA9639C **DUAL DIFFERENTIAL LINE RECEIVER**

D3009, OCTOBER 1986

- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- **TTL-Compatible Outputs**
- **High-Speed Schottky Circuitry**
- 8-Pin Dual-In-Line and "Small Outline" **Packages**
- Designed to be Interchangeable with Fairchild µA9639AC


#### description

The uA9639C is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTLcompatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-inline package and "small outline" package.

The uA9639C is characterized for operation from 0°C to 70°C.


#### D. JG. OR P PACKAGE (TOP VIEW) 8 1IN+ Vcc 🗆 1 10UT [ 7 🗋 1IN – 20UT 🏻 3 6 2IN+ GND [ 5 N 2IN -

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage	٧
Differential input voltage (see Note 2)	٧
Output voltage (see Note 1)	٧
Low-level output current	
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):	
D package	W
JG package 825 m	W
P package	W
Operating free-air temperature range	,C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D and P package 2605	

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. For operation above 25 °C free-air temperature, derate the D package to 464 mW at 70 °C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70 °C at the rate of 6.6 mW/°C, and the P package to 640 mW at 70 °C at the rate of 8.0 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, VIC			± 7	V
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless othewise noted)

	PARAMETER	TEST CONDI	TIONS		TYP <sup>†</sup> e Note	MAX 4	UNIT
\/_	Threehold valence (V = 2-4 V = 3			-0.2		0.2	V
VT	Threshold voltage (V <sub>T+</sub> and V <sub>T-</sub> )	See Note 5		-0.4		0.4	ľ
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )				70		mV
Voн	High-level output voltage	$V_{ID} = 0.2 V$	I <sub>O</sub> = -1 mA	2.5	3.5		V
VOL	Low-level output voltage	$V_{ID} = -0.2 V$ ,	I <sub>O</sub> = 20 mA		0.35	0.5	٧
1.	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 10 V		1.1	3.25	mA
·y	input current	See Note 6	V <sub>I</sub> = -10 V		-1.6	- 3.25	""
los	Short-circuit output current <sup>‡</sup>	V <sub>O</sub> = 0,	V <sub>ID</sub> = 0.2 V	-40	- 75	- 100	mA
Icc	Supply current	$V_{ID} = -0.5 V$ ,	No load		35	50	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

- 5. The expanded threshold parameter is tested with a 500- $\Omega$  resistor in series with each input.
- 6. The input not under test is grounded.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 0 \,^{\circ}\text{C}$ to $70 \,^{\circ}\text{C}$


	PARAMETER	TEST CONDITION	MIN	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C <sub>1</sub> = 30 pF, See Figure 1		85	ns
tPHL	Propagation delay time, high-to-low-level output			85	ns




<sup>‡</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 4. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

#### PARAMETER MEASUREMENT INFORMATION






**VOLTAGE WAVEFORM** 

NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 5$  MHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

#### TYPICAL CHARACTERISTICS









FIGURE 2

FIGURE 3

#### TYPICAL CHARACTERISTICS







#### TYPICAL APPLICATION DATA




FIGURE 7. RS-422-A SYSTEM APPLICATIONS

	General Information	1
	Alphanumeric Index Selection Guide	
	Data Acquisition Circuits	2
	Cross-Reference Guide Data Sheets	
,	Display Drivers	3
	Data Sheets	
	Line Drivers and Receivers	4
	Cross-Reference Guide Data Sheets	
	Peripheral Drivers/Actuators	5
_	Cross-Reference Guide Data Sheets	
	Memory Interface Circuits	6
	Data Sheets	
	Speech Synthesis Circuits	7
	Data Sheets	7
	Appendix A Power Derating Curves	Α
_		
	Appendix B Mechanical Data IC Sockets	В
	Appendix C Explanation of Logic Symbols	C

# CROSS-REFERENCE GUIDE (manfacturers arranged alphabetically)

Replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and the buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

FAIRCHILD	SUGGESTED TI REPLACEMENT	PAGE NO.	NATIONAL	SUGGESTED TI REPLACEMENT	PAGE NO.
μΑ75451	SN75451B	5-81	DS3611	SN75471	5-109
μΑ75452	SN75452B	5-81	DS3612	SN75472	5-109
μΑ75453	SN75453B	5-81	DS3613	SN75473	5-109
μΑ75454	SN75454B	5-81	DS3658	SN75437A	5-63
μΑ75461	SN75461	5-93	Dooroo	01175.405	
μΑ75462	SN75462	5-93	DS3668	SN75435	5-57
MC1412	ULN2002A	5-173	DS3669	SN75440	5-69
MC1413	ULN2003A	5-173	DS3680	DS3680	5-5
μΑ3680	DS36805-173		DS75361	SN75372	5-33
μΑ9665	ULN2001A	5-173	DS75365	SN75374	5-43
μA9666	ULN2007A	5-173	DS75451	SN75451B	5-81
μΑ9667	ULN2002A	5-173	DS75452	SN75452B	5-81
μΑ9668	ULN2003A	5-173 5-173	DS75452 DS75453	SN75453B	5-81
μΑσοσο	01,1200-7	3-173	DS75454	SN75454B	5-81
	SUGGESTED	PAGE			
MOTOROLA	TI REPLACEMENT	NO.	DS75461	SN75461	5-93
MC1411	ULN2001A	5-173	DS75462	SN75462	5-93
MC1412	ULN2002A	5-173	DS75463	SN75463	5-93
MC1413	ULN2003A	5-173	LM3611	SN75471	5-109
MC1413T	SN75468	5-101	LM3612	SN75472	5-109
MC1416	ULN2004A	5-173	LM3613	SN75473	5-109
MC1471	SN75476	5-117	LM75453	SN75453B	5-81
MC1473	SN75478	5-117			
MC1474	SN75479	5-117	RIFA	SUGGESTED	PAGE
SN75451B	SN75451B	5-81		TI REPLACEMENT	NO.
SN75452B	SN75452B	5-81	PBD352301	ULN2001A	5-173
SN75453B	SN75453B	5-81	PBD352302	ULN2004A	5-173
SN75454B	SN75454B	5-81	PBD352303	ULN2003A	5-173
			PBD352304	ULN2002A	5-173
UDN2841	UDN2841	5-169	PBD352311	SN75466	5-101
UDN2845	UDN2845	5-169	PBD352312	SN75469	5-101
ULN2001	ULN2001A	5-173	PBD352313	SN75468	5-101
ULN2002	ULN2002A	5-173	PBD352314	SN75467	5-101
ULN2003	ULN2003A	5-173	1100747	DDI 07474	F 40
ULN2004	ULN2004A	5-173	UC3717	PBL3717A	5-19



5-181

5-181

5-181

5-181

5-187

5-187

5-193

5-193

**ULN2064** 

ULN2065

ULN2066

**ULN2067** 

**ULN2068** 

**ULN2069** 

**ULN2074** 

**ULN2075** 

**ULN2064** 

**ULN2065** 

**ULN2066** 

**ULN2067** 

**ULN2068** 

**ULN2069** 

**ULN2074** 

**ULN2075** 

# PERIPHERAL DRIVERS/ACTUATORS CROSS-REFERENCE GUIDE

SGS-ATES	SUGGESTED TI REPLACEMENT	PAGE NO.	SPRAGUE	SUGGESTED TI REPLACEMENT	PAGE NO.
L293	L293	5-9	UDM-5732	SN75407*	5-53
L293	SN754411*	5-159	UDN-2541	SN75437A	5-63
L293D	L293D	5-13	UDN-2841	UDN2841	5-169
L293D	SN754410*	5-153	UDN-2845	UDN2845	5-169
L298	L298	5-19	UDN-2949	SN75605*	5-123
L201	ULN2001A	5-173	UDN-2950	SN75605*	5-123
L202	ULN2002A	5-173	UDN-3611	SN75471	5-109
L203	ULN2003A	5-173	UDN-3612	SN75472	5-109
L204	ULN2004A	5-173	UDN-3613	SN75473	5-109
ULN2001	ULN2001A	5-173	UDN-5711	SN75476	5-117
ULN2002	ULN2002A	5-173	UDN-5713	SN75478	5-117
ULN2003	ULN2003A	5-173	UDN-5714	SN75479	5-117
ULN2004	ULN2004A	5-173	UDN-5722	SN75477	5-117
ULN2064	ULN2064	5-181	ULN-2001	ULN2001A	5-173
ULN2065	ULN2065	5-181	ULN-2002	ULN2002A	5-173
ULN2066	ULN2066	5-181	ULN-2003	ULN2003A	5-173
ULN2067	ULN2067	5-181	ULN-2004	ULN2004A	5-173
ULN2068	ULN2068	5-187	ULN-2005	ULN2005A	5-173
ULN2069	ULN2069	5-187			
OLNZOOS	OLIN2009	5-167	ULN-2021	SN75266	5-101
ULN2074	ULN2074	5-193	ULN-2022	SN75267	5-101
ULN2075	ULN2075	5-193	ULN-2023	SN75268	5-101
PBL3717A	PBL3717A	5-19	ULN-2024	SN75269	5-101
I DESTITA	1023717A	3-13	ULN-2025	SN75265	5-101
SILICON	SUGGESTED	PAGE	ULN-2064	ULN2064	5-181
GENERAL	TI REPLACEMENT	NO.	ULN-2065	ULN2065	5-181
SG2001	ULN2001A	5-173	ULN-2066	ULN2066	5-181
SG2002	ULN2002A	5-173	ULN-2067	ULN2067	5-181
SG2003	ULN2003A	5-173	ULN-2068	ULN2068	5-187
SG2004	ULN2004A	5-173	ULN-2069	ULN2069	5-187
SG2022	SN75467	5-101	ULN-2074	ULN2074	5-193
SG2023	SN75468	5-101	ULN-2075	ULN2075	5-193
SG2024	SN75469	5-101			
			UNITRODE	SUGGESTED	PAGE
SG75451	SN75451B	5-81	1	TI REPLACEMENT	NO.
SG75452	SN75452B	5-81	L293	L293	5-9
SG75453	SN75453B	5-81	L293	SN754411*	5-159
SG75454	SN75454B	5-81	L293D	L293D	5-13
SG75461	SN75461	5-93			
SG75462	SN75462	5-93	L293D	SN754410*	5-153
SG75463	SN75463	5-93	L298	L298	5-17
SG75473	SN75473	5-109	PBL3717A	PBL3717A	5-19

<sup>\*</sup>Consult product data sheet for possible slight product differences.



#### DS3680 QUAD TELEPHONE RELAY DRIVER

D2758, MARCH 1986

● Designed for -52-V Battery Operation	D, J OR N PACKAGE
50-mA Output Current Capability	(TOP VIEW)
Input Compatible with TTL and CMOS	AMPL #1 $\begin{cases} IN + \begin{bmatrix} 1 & \bigcup 14 \\ IN - \begin{bmatrix} 2 & 13 \end{bmatrix} \end{bmatrix}$ OUTPUT AMPL #1 AMPL #2 $\begin{cases} IN - \begin{bmatrix} 3 & 12 \\ IN + \end{bmatrix} \end{bmatrix}$ OUTPUT AMPL #2 $\begin{cases} IN + \begin{bmatrix} 4 & 11 \end{bmatrix} \end{bmatrix}$ OUTPUT AMPL #3
High Common-Mode Input Voltage Range	AMPL #2 IN - 3 12 OUTPUT AMPL #2
Very Low Input Current	(IN+   4 11   OUTPUT AMPL #3
Fail-Safe Disconnect Feature	AMPL #3 (IN + 0 5 10 0UTPUT AMPL #4 (IN - 0 6 9 BAT NEG

#### description

**Built-In Output Clamp Diode** 


and Fairchild µA3680

**Direct Replacement for National DS3680** 


The DS3680 telephone relay driver is a monolithic integrated circuit designed to interface -48-volt relay systems to TTL or other systems in telephone applications. It is capable of sourcing up to 50 milliamperes from standard -52-volt battery power. To reduce the effects of noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a common-mode input range of  $\pm 20$  volts referenced to battery ground. The common-mode input voltages for the four drivers can be different, so a wide range of input elements can be accommodated. The high-impedance inputs are compatible with positive TTL and CMOS levels or negative logic levels. A clamp network is included in the driver outputs to limit high-voltage transients generated by the relay coil during switching. The complementary inputs ensure that the driver output will be "off" as a fail-safe condition when either output is open.

The DS3680 is characterized for operation from  $-25\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

#### symbol (each driver)



#### schematic diagram (each driver)



AMPL #4 IN - ∏7 8 ∏ IN + AMPL #4

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range at BAT NEG, VB \_ ..... - 70 V to 0.5 V Input voltage with respect to BAT NEG ...... -0.5 V to 70 V Differential input voltage, VID (see Note 2) ..... ±20 V Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3): Operating free-air temperature range ...... – 25 °C to 85 °C Storage temperature range ..... -65 °C to 150 °C Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package . . . . . . . . . . . 300 °C N package . . . . . . . . . . . . 260°C

NOTES: 1. All voltages are with respect to the BAT GND terminal, unless otherwise specified.

- 2. Differential input voltages are at the noninverting input terminal IN + with respect to the inverting input terminal IN .
- 3. For operation above 25 °C free-air temperature, derate linearly at the rate of 7.2 mW/°C for the D package, 8.2 mW/°C for the J package, and 13.2 mW/°C for the N package.

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>B</sub> _	-10	-60	٧
Input voltage, either input	-20 <sup>†</sup>	20	V
High-level differential input voltage, VIDH	2	20	V
Low-level differential input voltage, V <sub>IDL</sub>	- 20 <sup>†</sup>	0.8	V
Operating free-air temperature, TA	- 25	85	°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for input voltage

#### electrical characteristics over recommended operating free-air temperature range, $V_{R-} = -52 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN TYP‡	MAX	UNIT
1	High level input aurent (into IN 1.)	V <sub>ID</sub> = 2 V		40	100	
ΙΗ	High-level input current (into IN+)	V <sub>ID</sub> = 7 V		. 375	1000	μΑ
I	III Low-level input current (into IN+)	$V_{ID} = 0.4 V$		0.01	5	μΑ
Iլլ   Low-level input current (into IN+)	$V_{ID} = -7 V$		- 1	- 100	] #A	
V <sub>O(on)</sub>	On-state output voltage	$I_0 = 50 \text{ mA},$	V <sub>ID</sub> = 2 V	- 1.6	-2.1	V
1	Off-state output current	$v_0 = v_{B-}$	V <sub>ID</sub> = 0.8 V	-2	- 100	μΑ
<sup>I</sup> O(off)			Inputs open	- 2	- 100	μΑ
IR	Clamp diode reverse current	V <sub>O</sub> = 0		2	100	μΑ
V	Output slamp valters	I <sub>O</sub> = 50 mA		0.9	1.2	V
Voк	Output clamp voltage	$I_0 = -50 \text{ mA},$	V <sub>B</sub> = 0	-0.9	-1.2	7
I <sub>B(on)</sub>	On-state battery current	All drivers on		2	-4.4	mA
I <sub>B(off)</sub>	Off-state battery current	All drivers off		- 1	- 100	μA

 $<sup>^{\</sup>ddagger}$ All typical values are at T<sub>A</sub> = 25 °C.



## switching characteristics V<sub>B</sub> = -52 V, T<sub>A</sub> = 25 °C

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>on</sub> Turn-on time	V <sub>ID</sub> = 3-V pulse,	$R_L = 1 k\Omega$ ,		1	10	μS
toff Turn-off time	L = 1 H,	See Figure 1		1	10	μs

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. GENERALIZED TEST CIRCUIT, EACH DRIVER







FIGURE 2. SWITCHING CHARACTERISTICS, EACH DRIVER



TYPICAL APPLICATION DATA

FIGURE 3. RELAY DRIVER

D2942, SEPTEMBER 1986

- 1-A Output Current Capability per Channel
- Wide Supply Voltage Range: 4.5 V to 36 V
- Separate Input-Logic Supply
- Thermal Shutdown

- SGS L293

#### 13 HEATSINK AND HEATSINK AND **6** □ 4 ☐ f GROUND GROUND ) 5 12 Internal ESD Protection ј зу 2Y [ 6 11 2A [ 10 3A 7 High-Noise-Immunity Inputs 9 3,4EN VCC2 Designed to be Interchangeable with

#### description

The L293 is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to one ampere at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other highcurrent/high-voltage loads in positive-supply applications.

#### **FUNCTION TABLE** (EACH CHANNEL)

NE DUAL-IN-LINE PACKAGE

(TOP VIEW)

U16TI VCC1

15 AA

14 AY

1,2EN [1

1A 🕇 2

1Y ∏3

INPUTS		OUTPUT
Α	EN	Y
Н	Н	Н
L	н	L
х	L	Z

H = high-level

L = low-level

X = irrelevant


Z = high-impedance (off)

All inputs are TTL-compatible. Each output is a complete totem-pole drive circuit with a Darlington transistor sink and a psuedo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs are active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

External high-speed output clamp diodes should be used for inductive transient suppression. A VCC1 terminal, separate from VCC2, is provided for the logic inputs to minimize device power dissipation.


The L293 is designed for operation from 0°C to 70°C.

#### logic symbol †




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram





#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage, V <sub>CC1</sub> (see Note 1)
Output supply voltage, VCC2
Input voltage
Output voltage range
Peak output current (nonrepetitive, t ≤ 5 ms) ± 2 A
Continuous output current
Continuous total dissipation at (or below) 25 °C free-air temperature
(see Notes 2 and 3)
Continuous total dissipation at (or below) 25 °C case temperature (see Note 3) 7375 mW
Continuous total dissipation at 80 °C case temperature (see Note 3) 4130 mW
Operating case or virtual junction temperature range40 °C to 150 °C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. All voltage values are with respect to the network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C.
  - 3. For operation above 25 °C case temperature, derate linearly at the rate of 59 mW/°C. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions

		MIN	MAX	UNIT
Logic supply voltage, V <sub>CC1</sub>		4.5	7	V
Output supply voltage, VCC2		V <sub>CC1</sub>	36	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC1</sub> ≤ 7 V	2.3	V <sub>CC1</sub>	
	V <sub>CC1</sub> ≥ 7 V	2.3	7	\ \
Low-level input voltage, VIL		-0.3 <sup>†</sup>	1.5	٧
Output current, IO			± 1	Α
Operating free-air temperature	, T <sub>A</sub>	0	70	°C

<sup>&</sup>lt;sup>†</sup>The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels.


#### electrical characteristics, VCC1 = 5 V, VCC2 = 24 V, TA = 25 °C

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT	
Voн	High-level output voltage	IOH = -	I <sub>OH</sub> = -1 A		V <sub>CC2</sub> -1.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 1.	Α		1.2	1.8	V	
I <sub>IH</sub> High-level input current		V <sub>I</sub> = 7 V			0.2	100		
ΉΗ	EN	7 7 7			0.2	±10	μΑ	
IIL	Low-level input current	V <sub>1</sub> = 0			- 3	-10	] <b>^</b>	
'IL	EN EN	VI = 0			- 2	- 100	μΑ	
			All outputs at high level			22		
ICC1	Logic supply current	10 = 0	All outputs at low level			60	mA	
			All outputs at high impedance			24	7	
I <sub>CC2</sub> Output supply current I <sub>O</sub> = 0		All outputs at high level			24			
		10 = 0	All outputs at low level			6	mA	
			All outputs at high impedance			4		

#### switching characteristics, VCC1 = 5 V, VCC2 = 24 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from A input			800		ns
tPHL	Propagation delay time, high-to-low-level output from A input	$C_L = 30 pF$ ,		400		ns
tTLH	Transition time, low-to-high-level output	See Figure 1		300		ns
tTHL	Transition time, high-to-low-level output			300		ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{OUt} = 50 \Omega$ . B.  $C_1$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES




FIGURE 2. TWO-PHASE MOTOR DRIVER

# ADVANCE INFORMATION

#### L293D QUADRUPLE HALF-H DRIVER

D2942, SEPTEMBER 1986

- 600-mA Output Current Capability per Channel
- Output Clamp Diodes for Inductive Transient Suppression
- Wide Supply Voltage Range: 4.5 V to 36 V
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- High-Noise-Immunity Inputs
- Designed to be Interchangeable with SGS L293D

#### description

The L293D is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to 600 milliamperes at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

#### NE DUAL-IN-LINE PACKAGE (TOP VIEW)

1,2EN [[	1 U16	D Vcc1
1A 📑	2 15	□ 4A
1Y 🛚 :	3 14	☐ 4Y
HEATSINK AND \$ □	1 13	HEATSINK AND
GROUND Ì ☐	5 12	☐ <b>∫</b> GROUND
2Y 🔲	5 11	□ 3Y
2A 🔲	7 10	☐ 3A
Vcc2 [[t	9	] 3,4EN

#### FUNCTION TABLE (EACH CHANNEL)

INPUTS		OUTPUT
Α	EN	Y
Н	Н	Н
L	Н	L
Х	L	Z

H = high-level

L = low-level

X = irrelevant


Z = high-impedance (off)

All inputs are TTL-compatible. Each output is a complete totem-pole drive circuit with a Darlington transistor sink and a psuedo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs are active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A  $V_{CC1}$  terminal, separate from  $V_{CC2}$ , is provided for the logic inputs to minimize device power dissipation.


The L293D is designed for operation from 0°C to 70°C.

#### logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram





#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage, V <sub>CC1</sub> (see Note 1)
(see Notes 2 and 3)

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C.

3. For operation above 25 °C case temperature, derate linearly at the rate of 59 mW/°C. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions

		 MIN	MAX	UNIT
Logic supply voltage, VCC1		4.5	7	٧
Output supply voltage, VCC2		V <sub>CC1</sub>	36	٧
High-level input voltage, VIH	V <sub>CC1</sub> ≤ 7 V	2.3	V <sub>CC1</sub>	.,
	V <sub>CC1</sub> ≥ 7 V	2.3	7	٧.
Low-level input voltage, VIL		-0.3 <sup>†</sup>	1.5	٧
Output current, IO			±600	mA
Operating free-air temperature	, T <sub>A</sub>	0	70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, in which the least positive (most negative) limit is designated minimum, is used in this data sheet for logic voltage levels.




#### electrical characteristics, VCC1 = 5 V, VCC2 = 24 V, TA = 25 °C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	Iон = −	$I_{OH} = -0.6 \text{ A}$		VCC2-1.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 0.	OL = 0.6 A		1.2	1.8	V
VOKH	High-level output clamp voltage	e I <sub>OK</sub> = 0.	OK = 0.6 A		V <sub>CC2</sub> + 1.3		V
VOKL	Low-level output clamp voltage	e lok = -	OK = -0.6 A		1.3		V
ΊΗ	High-level input current	V <sub>I</sub> = 7 V			0.2	100	
чH	EN				0.2	±10	μA
IJL	Low-level input current A	V <sub>I</sub> = 0			-3	- 10	μΑ
'IL	EN EN	7 1 - 0			<b>- 2</b>	- 100	μΑ
			All outputs at high level			22	
ICC1	Logic supply current	IO = 0	All outputs at low level			60	mA
			All outputs at high impedance			24	
			All outputs at high level			24	
ICC2	Output supply current	10 = 0	O = 0 All outputs at low level			6	mA
			All outputs at high impedance			4	ł

#### switching characteristics, $V_{CC1} = 5 \text{ V}$ , $V_{CC2} = 24 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from A input			800		ns
tPHL	Propagation delay time, high-to-low-level output from A input	$C_L = 30 pF$	400			ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	See Figure 1		300		ns
tTHL	Transition time, high-to-low-level output			300		ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10$   $\mu$ s, PRR = 5 kHz,  $Z_{OUt} = 50$   $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES



#### TYPICAL APPLICATION DATA




FIGURE 2. TWO-PHASE MOTOR DRIVER

D2942, OCTOBER 1986

#### 2 A Per Channel Output Capability


- Wide Range of Output Supply Voltage . . . 5 V to 46 V
- Separate Input-Logic Supply Voltage
- Thermal Shutdown
- Internal Electrostatic Discharge Protection
- High Noise Immunity
- Direct Replacement for SGS L298

#### description

The L298 is a dual high-current full-H driver designed to provide bidirectional drive currents of up to two amperes at voltages from 5 volts to 46 volts. It is designed to drive inductive loads such as relays, solenoids, dc motors, stepping motors, and other high-current or high-voltage loads in positive-supply applications. All inputs are TTL compatible. Each output (Y) is a complete totem-pole drive with a Darlington transistor sink and a psuedo-Darlington source. Each full-H driver is enabled separately. Outputs 1Y1 and 1Y2 are enabled by 1EN and outputs 2Y1 and 2Y2 are enabled by 2EN. When an EN input is high, the associated channels are active. When an EN input is low, the associated channels are off (i.e., in the high-impedance state).

Each half of the device forms a full-H reversible driver suitable for solenoid or motor applications. The current in each full-H driver can be monitored by connecting a resistor between the sense output terminal 1E and ground and another resistor between sense output terminal 2E and ground.


External high-speed output-clamp diodes should be used for inductive transient suppression. To minimize device power dissipation, a V<sub>CC1</sub> supply voltage, separate from V<sub>CC2</sub>, is provided for the logic inputs.



KV PACKAGE

The tab is electrically connected to pin 8.

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### 

#### absolute maximum ratings over operating temperature (unless otherwise noted)

Logic supply voltage, VCC1, (see Note 1)
Output supply voltage, VCC2 50 V
Input voltage
Emitter output (1E and 2E) voltage
Peak output current (nonrepetitive, t <sub>W</sub> ≤ 0.1 ms)
(repetitive, $t_W \le 10$ ms, duty cycle $\le 80\%$ )
Continuous output current
Continuous total power dissipation at 75 °C case temperature (see Note 2)
Operating case or virtual junction temperature range40°C to 150°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds

(8)

GND

(15)

ŻE

NOTES: 1. All voltage values are with respect to the network ground terminal.

(1)

1E

2. The absolute maximum power dissipation ratings are design goals. For further information contact the factory.

#### recommended operating conditions

		MIN	MAX	UNIT
V <sub>CC1</sub>	Logic supply voltage	4.5	. 7	٧
V <sub>CC2</sub>	Output supply voltage	V <sub>IH</sub> + 2.5	46	V
VIH	High-level input voltage	2.3	V <sub>CC1</sub>	V
VIL	Low-level input voltage	· - 0.3 <sup>†</sup>	1.5	V
lo	Output current		± 2	Α
TA	Operating free-air temperature	0	- 70	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative designated minimum), is used in this data sheet for logic voltage levels.



D2985, FEBRUARY 1987

- Three Operating Modes . . . Full Step, Half Step, and Quarter Step
- Both Digital and Analog Control of Output Current
- 1-Ampere Bidirectional Output Current Capability
- Chop-Mode Current Regulation
- Wide Output Supply Voltage Range . . . 10 V to 46 V
- Separate Input-Logic Supply
- Thermal Shutdown Protection
- Output Clamp Diodes for Inductive Transient Protection
- Internal ESD Protection
- Direct Replacement for SGS PBL3717A

#### description

The PBL3717A is a high-current, high-voltage full-H reversible driver designed to control and drive one phase of a bipolar stepper motor. It is designed to provide bidirectional drive currents

		ACKAGE VIEW)	
Y2 [ RC [ VCC2 [ GND [ GND ] VCC1 [ 11 [ DIR ]	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10	E Y1 VCC2 GND GND REF COMP

#### **FUNCTION TABLE**

LOGIC	INP	UTS	OUTPUTS							
DIR	DIR   11   10		Y1	Y2	LEVEL					
Н	Ι,	,	Source	Sink	High Current					
L	-	_	Sink	Source	nigh Current					
Н	,	н	Source	Sink	Medium Current					
L		п	Sink	Source	Wediam Current					
Н	н		Source	Sink	Low Current					
L			Sink	Source	Low Current					
Х	Н	Н			Off					

of up to one ampere at voltages from 10 volts to 46 volts in positive-supply applications. Two PBL3717A devices, with a few external components, form a complete two-phase bipolar stepper motor driver. All inputs are TTL-compatible. Each output (Y) forms a complete totem-pole drive with a Darlington transistor sink and a psuedo-Darlington source. Logic input pin DIR selects the direction of current flow in a load connected between outputs Y1 and Y2. A high level at the DIR input causes the load current to flow from output Y1 (source) to output Y2 (sink). A low level at the DIR input causes the load current to flow from output Y2 (source) to output Y1 (sink). When logic inputs I0 and I1 are both high, the Y1 and Y2 outputs are disabled and in the high-impedance state.

The current in the full-H driver load can be monitored by connecting a resistor between the sense output terminal E and ground. Voltage feedback from terminal E to the COMP input pin provides output current regulation via chop-mode operation of the sink output transistors. Three levels of output current can be selected by programming two logic inputs, IO and I1, as shown in the function table. These inputs are internally decoded to enable one of three comparators to set the output current level to low, medium, or high. The precise level of output current is set by the comparator selected, the comparator reference voltage applied to the REF pin, the value of the sense resistor, and the sense output voltage fed back to the COMP input. When chop-mode current regulation is used, an internal monostable circuit, programmed by an external RC network at the RC pin, sets the current decay time.

The device contains built-in high-speed output clamp diodes for inductive transient protection. A separate supply voltage ( $V_{CC1}$ ) is provided for the logic input circuits to minimize device power dissipation. Supply voltage  $V_{CC2}$  is used for the output circuits. Both  $V_{CC2}$  supply pins should be connected together as close to the package as possible.

The PBL3717A is characterized for operation from 0°C to 70°C.

GND

(4,5,12,13)

## 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

(2) RC

Output supply voltage, VCC2 (see Notes 1 and 2)
Logic supply voltage, VCC1
Logic input voltage
Comparator input voltage
Reference voltage, V <sub>ref</sub>
Continuous output current ± 1.2 A
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3) 2075 mW
Continuous total dissipation at (or below) 25 °C case temperature (see Note 3) 7375 mW
Operating case or virtual junction temperature 0 °C to 150 °C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds

(16)

NOTES: 1. All voltage values are with respect to the GND terminal.

2. Both V<sub>CC2</sub> pins must be connected together as close to the package as possible for optimum testing and operation of the device.
3. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C. For operation above 25 °C case temperature, derate linearly at the rate of 59 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions MIN MAX UNIT Output supply voltage, V<sub>CC2</sub> 10 46 V 5.25 Logic supply voltage, V<sub>CC1</sub> 4.75 v v High-level input voltage, VIH V<sub>CC1</sub> V Low-level input voltage, VIL 0.8 Output current, IO ± 1 Α Operating free-air temperature, TA 70 °C

#### SN75064, SN75065, SN75066, SN75067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2620, FEBRUARY 1981-REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output Voltage Capability
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- SN75064 and SN75065 Have TTL-Compatible Inputs
- SN75066 and SN75067 Have CMOS- and PMOS-Compatible Inputs
- Functionally Interchangeable with ULN2064 thru ULN2067, Respectively


#### description

The SN75064, SN75065, SN75066, and SN75067 are monolithic high-voltage, high-current Darlington transistor switches. Each comprises four n-p-n Darlington pairs. All units feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. Outputs and inputs may each be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. These common-emitter circuits are designed to operate as current sinks to the load.

The SN75064 and SN75065 are intended for use with TTL and 5-volt MOS logic. The SN75066 and SN75067 are intended for use with PMOS and higher voltage CMOS logic.

The SN75064 thru SN75067 are characterized for operation from 0°C to 70°C.

#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### NE **DUAL-IN-LINE PACKAGE** (TOP VIEW) CLAMP 1 15 NC 1C ∏2 1B ∏3 14П 4В E, SUBSTRATE, | 4 13 E, SUBSTRATE, AND HEATSINK ) 15 12 AND HEATSINK 2В П6 11 T 3B 2C 🗆 10 NC D 3С CLAMP [


NC-No internal connection

#### schematic (each Darlington pair)



SN75064, SN75065:  $R_{in}$  = 350  $\Omega$  NOM SN75066, SN75067:  $R_{in}$  = 3  $k\Omega$  NOM

#### logic diagram





#### SN75064, SN75065, SN75066, SN75067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

#### absolute maximum ratings at 25 °C free-air temperature for each switch (unless otherwise noted)

	SN75064	SN75065	SN75066	SN75067	UNIT
Collector-emitter voltage	50	80	50	80	V
Input voltage (see Note 1)	15	15	30	30	V
Peak collector current (see Figures 12, 13, and 14)	1.5	1.5	1.5	1.5	Α
Input current	25	25	25	25	mA
Total power dissipation at (or below) 25 °C free-air temperature (see Note 2)	2075	2075	2075	2075	mW
Operating free-air temperature range	0 to 70	0 to 70	0 to 70	0 to 70	°C
Storage temperature range	-55 to 150	-55 to 150	-55 to 150	-55 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260	260	260	260	°C

- NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.
  - 2. For operation above 25 °C free-air temperature, derate to 1328 mW at 70 °C at the rate of 16.6 mW/°C.

#### electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN7	5064	SN75	175065 SN75066		SN75067		UNIT	
		FIGURE	TEST CONDITIONS	MIN	MAX	MIN N	XAN	MIN	MAX	MIN	MAX	UNIT
V <sub>CEX(sus)</sub>	Collector sustaining voltage	1	$V_{I} = 0.4 \text{ V},  I_{C} = 100 \text{ mA}$	35		50		35		50		٧
			V <sub>CE</sub> = 50 V		100				100			
ICEX	Collector output	2	V <sub>CE</sub> = 50 V, T <sub>A</sub> = 70°C		500				500			μΑ
-CEX	cutoff current	-	V <sub>CE</sub> = 80 V				100				100	μ
			$V_{CE} = 80 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$				500				500	
			V <sub>I</sub> = 2.4 V	2	4.3	2	4.3					
II(on)	On-state	3	V <sub>I</sub> = 3.75 V	4.5	9.6	4.5	9.6			Ĺ		mA
1(01)	input current		V <sub>I</sub> = 5 V					0.9	1.8	0.9	1.8	] ""
			V <sub>I</sub> = 12 V					2.75		2.75	5.2	
	On-state input voltage		V <sub>CE</sub> = 2 V, I <sub>C</sub> = 1 A		2		2		6.5		6.5	1
V <sub>I(on)</sub>		input voltage	4	V <sub>CE</sub> = 2 V, I <sub>C</sub> = 1.5 A, See Note 3		2.5		2.5		10		10
	Collector-emitter saturation voltage		$I_{I} = 625 \mu\text{A}, \ I_{C} = 500 \text{mA}$		1.13		1.13		1.13		1.13	
			$I_{I} = 935 \mu\text{A}, \ I_{C} = 750 \text{mA}$		1.25		1.25		1.25		1.25	
			$I_1 = 1.25 \text{ mA}, I_C = 1 \text{ A}$		1.4		1.4		1.4		1.4	
V <sub>CE(sat)</sub>		5	I <sub>I</sub> = 2 mA, I <sub>C</sub> = 1.25 A, See Note 3		1.6				1.6			<b>V</b>
			$I_I = 2.25 \text{ mA}, I_C = 1.5 \text{ A},$ See Note 3				1.7				1.7	
			V <sub>R</sub> = 50 V		50				50			
I <sub>R</sub>	Clamp-diode	6	V <sub>R</sub> = 50 V, T <sub>A</sub> = 70°C		100				100			μΑ
'K	reverse current	U	V <sub>R</sub> = 80 V				50				50	μ
			$V_R = 80 \text{ V}, T_A = 70 ^{\circ}\text{C}$				100				100	
VF	Clamp-diode	7	I <sub>F</sub> = 1 A		1.75		1.75		1.75		1.75	V
	forward voltage	,	I <sub>F</sub> = 1.5 A, See Note 3		2		2		2		2	Ů

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, duty cycle  $\leq 10\%$ .

## switching characteristics at 25 °C free-air temperature, V<sub>CC</sub> = 5 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	See Figure 8			1	μs
tPHL	Propagation delay time, high-to-low-level output	See Figure 0			1.5	μS



#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VCEX(sus)




FIGURE 2. ICEX




FIGURE 3. II(on)




FIGURE 4. VI(on)




FIGURE 5. VCE(sat)




FIGURE 6. IR





FIGURE 7. VF


#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR =  $50 \, \text{kHz}$ , duty cycle = 10%,  $Z_{\Omega} = 50 \, \Omega$ .
  - B. C<sub>L</sub> includes all probe and stray capacitance.
  - C.  $V_{IH} = 2.5 \text{ V}$  for SN75064 and SN75065.  $V_{IH} = 10 \text{ V}$  for SN75066 and SN75067.

### FIGURE 8. SWITCHING TIMES

#### **ELECTRICAL CHARACTERISTICS**



SN75064, SN75065







FIGURE 9


FIGURE 10

FIGURE 11

## THERMAL INFORMATION










FIGURE 12

FIGURE 13

FIGURE 14



## SN75064, SN75065, SN75066, SN75067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

# TYPICAL APPLICATION DATA VCC 1 16 2 15 3 14 4 5N75066 13 12 6 11 7 10 8 9

FIGURE 15. RELAY DRIVER INTERFACE

#### SN75068, SN75069 OUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2621, DECEMBER 1979-REVISED FEBRUARY 1987

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Preamp for High Current Gain
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- Inputs Compatible with TTL and 5-Volt CMOS
- Functionally Interchangeable with ULN2068 and ULN2069


#### description

The SN75068 and SN75069 are monolithic integrated circuits each consisting of four high-voltage, high-current n-p-n cascaded transistor switches. Each switch includes a first stage compatible with both TTL and 5-volt CMOS signal levels. The second and third stages form uncommitted-collector outputs with commoncathode clamp diodes for switching inductive loads.


The SN75068 and SN75069 can sink up to 1.5 amperes per switch. Applications include logic buffers, MOS drivers, memory drivers, line drivers, relay drivers, hammer drivers, lamp drivers, and display drivers (LED and gas discharge).

The SN75068 and SN75069 are characterized for operation from 0°C to 70°C.

#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



NC-No internal connection

#### schematic (each switch)



Resistor values shown are nominal.

#### logic diagram (1) CLAMP (9) CLAMP (3)(2) 10 (6)(8) 2B (10)(11)3B 30 (15) (16)4R (4) E

Copyright © 1981, Texas Instruments Incorporated



#### SN75068, SN75069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

#### absolute maximum ratings at 25 °C free-air temperature for each switch (unless otherwise noted)

	SN75068	SN75069	UNIT
Collector-emitter voltage	50	80	V
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	V
Input voltage	15	15	V
Peak collector current (see Figures 10, 11, and 12)	1.5	1.5	Α
Total power dissipation at (or below) 25 °C free-air temperature (see Note 2)	2075	2075	mW
Operating free-air temperature range	0 to 70	0 to 70	°C
Storage temperature range	-55 to 150	-55 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260	260	°C

- NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.
  - 2. For operation above 25°C free-air temperature, derate total power to 1328 mW at 70°C at the rate of 16.6 mW/°C.

#### electrical characteristics at 25 °C free-air temperature, VCC = 5 V (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS	SN7	5068	68 SN75069		UNIT
			TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
V <sub>CEX(sus)</sub>	Collector sustaining voltage	1	$V_{I} = 0.4 \text{ V},  I_{C} = 100 \text{ mA}$	35		50		У
			V <sub>CE</sub> = 50 V		100			
1	Collector output cutoff current	2	$V_{CE} = 50 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$		500			μА
CEX	Conector output cutori current	2	V <sub>CE</sub> = 80 V				100	μΑ
			V <sub>CE</sub> = 80 V, T <sub>A</sub> = 70°C				500	
lu s	0	3	V <sub>1</sub> = 2.4 V		250		250	μΑ
l(on)	On-state input current	3	V <sub>I</sub> = 3.75 V		1000		1000	μΑ
V., .	On-state input voltage	4	$V_{CE} = 2 V$ , $I_{C} = 1.5 A$ ,		2.4		2.4	V
V <sub>I(on)</sub>	On-state input voitage	7	See Note 3		2.4		. 2.4	· ·
			$V_1 = 2.4 \text{ V},  I_C = 500 \text{ mA}$	ŀ	1.13		1.13	
			$V_1 = 2.4 \text{ V},  I_C = 750 \text{ mA}$		1.25	1	1.25	1
	Collector-emitter		$V_{I} = 2.4 \text{ V},  I_{C} = 1 \text{ A}$		1.4		1.4	
VCE(sat)	saturation voltage	5	$V_{I} = 2.4 \text{ V},  I_{C} = 1.25 \text{ V}$		1.6			V
	saturation voltage		See Note 3		1.0	<u> </u>		
			$V_{I} = 2.4 \text{ V},  I_{C} = 1.5 \text{ A},$				1.7	
			See Note 3			<u> </u>	1.7	
			V <sub>R</sub> = 50 V		50			
<sup>↓</sup> R	Clamp-diode reverse current	6	$V_{R} = 50 \text{ V},  T_{A} = 70 ^{\circ}\text{C}$		100			uΑ
'H	Clamp-diode reverse current	U	V <sub>R</sub> = 80 V				50	μΑ
			$V_{R} = 80 \text{ V},  T_{A} = 70 ^{\circ}\text{C}$			1	100	
VF	Clamp-diode forward voltage	7	IF = 1 A		1.75		1.75	V
*F	Clamp Glode forward voltage	,	I <sub>F</sub> = 1.5 A, See Note 3		2		2	·
lcc	Supply current	8	V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 500 mA		6		6	mA
	(only one switch conducting)	U	V <sub>1</sub> = 2.4 V <sub>2</sub> IC = 300 IIIA			1	0	111/4

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, duty cycle  $\leq 10\%$ .

#### switching characteristics at 25 °C free-air temperature, $V_{CC} = 5$ V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output	Sac Figure 0			1	μS
tpHL Propagation delay time, high-to-low-level output	See Figure 9			1.5	μS



#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VCEX(sus)




FIGURE 2. ICEX




FIGURE 3. II(on)





FIGURE 4. VI(on)



OPEN VF

FIGURE 7. VF





FIGURE 6. IR




TEXAS INSTRUMENTS

#### PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> CLAMP INPUT 68 Ω. 2W tPLH tPHL. OUTPUT GENERATOR Vон C<sub>L</sub> = 15 pF **50** Ω (see Note A) (see Note B) OUTPUT - VOL TEST CIRCUIT **VOLTAGE WAVEFORMS**

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0$  = 50  $\Omega$ . B.  $C_L$  includes all probe and stray capacitance.

#### FIGURE 9. SWITCHING TIMES



# V<sub>CC</sub> = 5 V 1 16 2 15 3 SN75068 13 5 SN75069 13 7 10 8 9

TYPICAL APPLICATION DATA

FIGURE 13. RELAY DRIVER INTERFACE




- Dual Circuits Capable of Driving High-Capacitance Loads at High Speeds
- Output Supply Voltage Range Up to 24 V
- Low Standby Power Dissipation


#### description

The SN75372 is a dual NAND gate interface circuit designed to drive power MOSFETs from TTL inputs. It provides high current and voltage levels necessary to drive large capacitive loads at high speeds. The device operates from a VCC1 of 5 volts, and a VCC2 of up to 24 volts.

The SN75372 is characterized for operation from 0°C to 70°C.




#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



#### schematic (each driver)



Texas VI

solute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range of VCC1 (see Note 1)
Supply voltage range of VCC2
Input voltage
Peak output current (t <sub>W</sub> < 10 ms, duty cycle < 50%): Sink
Source 500 mA
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
P package
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, see the Dissipation Derating Table.

#### DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
D	725 mW	5.8 mW/°C	25°C
Р	1200 mW	9.6 mW/°C	25°C

#### recommended operating conditions

	M	N N	ОМ	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	4.7	75	5	5.25	٧
Supply voltage, V <sub>CC2</sub>	4.7	75	20	24	V
High-level input voltage, VIH		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, IOH				- 10	mA
Low-level output current, IOL				40	mA
Operating free-air temperature, TA		0		70	°C



# electrical characteristics over recommended ranges of V<sub>CC1</sub>, V<sub>CC2</sub>, and operating free-air temperature (unless otherwise noted)


	PARAMETER		TEST CONDI	TIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA				- 1.5	V
Voн	High-level output voltage		V <sub>IL</sub> = 0.8 V,	$I_{OH} = -50 \mu A$	V <sub>CC2</sub> -1.3	V <sub>CC2</sub> -0.8		V
VOH	riigii-level output voitage	•	$V_{IL} = 0.8 V$ ,	I <sub>OH</sub> = -10 mA	V <sub>CC2</sub> - 2.5	V <sub>CC2</sub> - 1.8		•
			$V_{IH} = 2 V$ ,	$I_{OL} = 10 \text{ mA}$		0.15	0.3	
VOL	Low-level output voltage	•	$V_{CC2} = 15 \text{ V to } 24 \text{ V},$	$V_{IH} = 2 V$		0.05	0.5	V
			$I_{OL} = 40 \text{ mA}$			0.25	0.5	
VF	Output clamp diode		V <sub>I</sub> = 0,	I <sub>F</sub> = 20 mA			1.5	V
\ 'F	forward voltage		•1 = 0,	.F = 20 IIIA				
l <sub>l</sub>	Input current at maximu	m	V <sub>I</sub> = 5.5 V				1	mA
''	input voltage							
ин	High-level input current	Any A	V <sub>I</sub> = 2.4 V				40	μΑ
1111		Any E	-1				80	,
I <sub>II</sub> L	Low-level input current	Any A	V <sub>I</sub> = 0.4 V			-1	- 1.6	mA
-1L	·	Any E	-1		ļ	- 2	-3.2	
ICC1(H)	Supply current from VC	C1,				2	4	mA
CCT(II)	both outputs high			$V_{CC2} = 24 \text{ V},$				
ICC2(H)	Supply current from VC	C2,	All inputs at 0 V,	No load	1		0.5	mA
002(11)	both outputs nigh		****					
ICC1(L)	Supply current from VC	C1,				16	24	mA
-CCT(L)	both outputs low		$V_{CC1} = 5.25 \text{ V},$	$V_{CC2} = 24 V$				
CC2(L)	Supply current from VC	C2,	All inputs at 5 V,	No load		7	13	mA
-CCZ(L)	both outputs low							
ICC2(S)	Supply current from VC	C2,	$V_{CC1} = 0$ ,	$V_{CC2} = 24 V$ ,			0.5	mA
	standby condition		All inputs at 5 V,	No load				

 $<sup>^{\</sup>dagger}AII$  typical values are at VCC1 = 5 V, VCC2 = 20 V, and TA = 25 °C.

## switching characteristics, $V_{CC1} = 5 \text{ V}$ , $V_{CC2} = 20 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tDLH Delay time, low-to-high-level output			20	35	ns
tDHL Delay time, high-to-low-level output	C <sub>L</sub> = 390 pF,		10	20	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_D = 10 \Omega$ ,		20	30	ns
t <sub>THL</sub> Transition time, high-to-low-level output	See Figure 1		20	30	ns
tpLH Propagation delay time, low-to-high-level output	See rigure i	10	40	65	ns
tPHL Propagation delay time, high-to-low-level output		10	30	50	ns


#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50~\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES, EACH DRIVER


#### TYPICAL CHARACTERISTICS




#### TYPICAL CHARACTERISTICS




PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT




POWER DISSIPATION (BOTH DRIVERS)



PROPAGATION DELAY TIME, HIGH-TO-LOW-LEVEL OUTPUT





NOTE: For  $R_D = 0$ , operation with  $C_L > 2000$  pF violates absolute maximum current rating.



#### APPLICATIONS INFORMATION

#### driving power MOSFETs

The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pull-up resistor is not satisfactory for high-speed applications. In Figure 12(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 470  $\Omega$  pull-up resistor. The input capacitance ( $C_{\rm iss}$ ) specification for an IRF151 is 4000 pF maximum. The resulting long turn-on time due to the combination of  $C_{\rm iss}$  and the pull-up resistor is shown in Figure 12(b).




FIGURE 12. POWER MOSFET DRIVE USING SN75447

#### APPLICATIONS INFORMATION

A faster, more efficient drive circuit uses an active pull-up as well as an active pull-down output configuration, referred to as a totem-pole output. The SN75372 driver provides the high speed, totem-pole drive desired in an application of this type, see Figure 13(a). The resulting faster switching speeds are shown in Figure 13(b).




FIGURE 13. POWER MOSFET DRIVE USING SN75372

Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation

$$I_{pk} = \frac{VC}{t_r}$$

where C is the capacitive load, and  $t_r$  is the desired rise time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 13(a), V is found by the equation

$$V = VOH - VOL$$

Peak current required to maintain a rise time of 100 ns in the circuit of Figure 13(a) is

$$I_{PK} = \frac{(3-0)4(10^9)}{100(10^9)} = 120 \text{ mA}$$

Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a VCC of 5 V, and assuming worst-case conditions, the gate drive voltage is 3 V.

For applications in which the full voltage of  $V_{CC2}$  must be supplied to the MOSFET gate, the SN75374 QUAD MOSFET driver should be used.



#### THERMAL INFORMATION

#### power dissipation precautions

Significant power may be dissipated in the SN75372 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 5 shows the power dissipated in a typical SN75372 as a function of load capacitance and frequency. Average power dissipated by this driver is derived from the equation

$$PT(AV) = PDC(AV) + PC(AV) + PS(AV)$$

where  $P_{DC(AV)}$  is the steady-state power dissipation with the output high or low,  $P_{C(AV)}$  is the power level during charging or discharging of the load capacitance, and  $P_{S(AV)}$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are

$$PDC(AV) = \frac{PH^{t}H + PL^{t}L}{T}$$

$$PC(AV) \approx C V_C^2 f$$

$$PS(AV) = \frac{PLH^{t}LH + PHL^{t}HL}{T}$$

$$T = 1/f$$

FIGURE 14. OUTPUT VOLTAGE WAVEFORM

where the times are as defined in Figure 14.

 $P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation, C is the load capacitance.  $V_C$  is the voltage across the load capacitance during the charge cycle shown by the equation

$$VC = VOH - VOI$$

PS(AV) may be ignored for power calculations at low frequencies.

#### THERMAL INFORMATION

In the following power calculation, both channels are operating under identical conditions:  $V_{OH} = 19.2$  volts and  $V_{OL} = 0.15$  volts with  $V_{CC1} = 5$  volts,  $V_{CC2} = 20$  volts,  $V_{C} = 19.05$  volts,  $V_{C} = 1000$  picofarads, and the duty cycle = 60%. At 0.5 MHz,  $P_{S(AV)}$  is negligible and can be ignored. When the output voltage is high,  $I_{CC2}$  is negligible and can be ignored.

On a per-channel basis using data sheet values

$$P_{DC(AV)} = \left[ (5 \text{ V}) \left( \frac{2 \text{ mA}}{2} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{2} \right) \right] (0.6) + \left[ (5 \text{ V}) \left( \frac{16 \text{ mA}}{2} \right) + (20 \text{ V}) \left( \frac{7 \text{ mA}}{2} \right) \right] (0.4)$$

PDC(AV = 47 mW per channel)

Power during the charging time of the load capacitance is

$$PC(AV) = (1000 \text{ pF}) (19.05 \text{ V})^2 (0.5 \text{ MHz}) = 182 \text{ mW per channel}$$

Total power for each driver is

$$PT(AV) = 47 \text{ mW} + 182 \text{ mW} = 229 \text{ mW}$$

and total package power is

$$PT(AV) = (229)(2) = 458 \text{ mW}.$$

#### SN75374 QUADRUPLE MOSFET DRIVER

D3004, SEPTEMBER 1986

- Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds
- Output Supply Voltage Range from 5 V to 24 V
- Low Standby Power Dissipation
- V<sub>CC3</sub> Supply Maximizes Output Source Voltage


#### description

The SN75374 is a quadruple NAND interface circuit designed to drive power MOSFETs from TTL inputs. It provides the high current and voltage necessary to drive large capacitive loads at high speeds.

The outputs can be switched very close to the V<sub>CC2</sub> supply rail when V<sub>CC3</sub> is about 3 volts higher than V<sub>CC2</sub>. The V<sub>CC3</sub> pin can also be tied directly to V<sub>CC2</sub> when the source voltage requirements are lower.


The SN75374 is characterized for operation from 0°C to 70°C.

#### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


#### D OR N PACKAGE (TOP VIEW)



#### schematic (each driver)



#### logic diagram (positive logic)





#### 

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25 °C, see the Power Dissipation Derating Table.

#### POWER DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T <sub>A</sub>
D	1025 mW	8.2 mW/°C	25°C
N	1650 mW	13.2 mW/°C	25 °C

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	4.75	5	5.25	V
Supply voltage, V <sub>CC2</sub>	4.75	20	24	V
Supply voltage, V <sub>CC3</sub>	V <sub>CC2</sub>	24	28	V
Voltage difference between supply voltages: VCC3 - VCC2	0	4	10	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			-10	mA
Low-level output current, IOL			40	mA
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended ranges of V<sub>CC1</sub>, V<sub>CC2</sub>, V<sub>CC3</sub>, and operating free-air temperature (unless otherwise noted)


F	PARAMETER		TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp vo	Itage	I <sub>I</sub> = -12 mA				-1.5	V
Voн	High-level output voltage		$V_{CC3} = V_{CC2} + 3 V$ , $V_{CC3} = V_{CC2}$ ,	$ \begin{array}{l} V_{IL} = 0.8 \ V, \ I_{OH} = -100 \ \mu A \\ \\ V_{IL} = 0.8 \ V, \ I_{OH} = -10 \ mA \\ \\ V_{IL} = 0.8 \ V, \ I_{OH} = -50 \ \mu A \\ \\ V_{IL} = 0.8 \ V, \ I_{OH} = -10 \ mA \\ \end{array} $	V <sub>CC2</sub> - 1.3	V <sub>CC2</sub> -0.1 V <sub>CC2</sub> -0.9 V <sub>CC2</sub> -0.7 V <sub>CC2</sub> -1.8		V
VOL	Low-level output voltage		V <sub>IH</sub> = 2 V,			0.15 0.25	0.3	V
V <sub>F</sub>	Output clamp of forward voltage	е	V <sub>I</sub> = 0,	I <sub>F</sub> = 20 mA			1.5	V
l <sub>l</sub>	Input current a maximum inpu	voltage	V <sub>I</sub> = 5.5 V				1	mA
ΊΗ	High-level input current	Any A Any E	V <sub>I</sub> = 2.4 V				40 80	μΑ
İIL	Low-level input current	Any A Any E	V <sub>I</sub> = 0.4 V			-1 -2	-1.6 -3.2	mA
ICC1(H)	ACC1, all onth	uts high	V <sub>CC1</sub> = 5.25 V,	Vcc2 = 24 V.		4	8	
ICC2(H)	VCC2, all outp	uts high	V <sub>CC3</sub> = 28 V,			-2.2	0.25	mA
ICC3(H)	VCC3, all outp	uts high				2.2	3.5	
ICC1(L)	VCC 1, an oath	uts low	V <sub>CC1</sub> = 5.25 V,	Vcc2 = 24 V.		31	47	
ICC2(L)	VCC2, all outp	uts low	$V_{CC3} = 28 \text{ V},$ No load				. 2	mA
ICC3(L)	Supply current VCC3, all outp	uts low				16	27	
ICC2(H)	CCZ, an outp	uts high	$V_{CC1} = 5.25 \text{ V},$ $V_{CC3} = 24 \text{ V},$	V <sub>CC2</sub> = 24 V, All inputs at 0 V,			0.25	mA
ICC3(H)	v CC3, an outp	uts high	No load				0.5	
ICC2(S)	Supply current VCC2, standby condition		$V_{CC1} = 0,$ $V_{CC3} = 24 \text{ V},$	V <sub>CC2</sub> = 24 V, All inputs at 0 V,			0.25	mA
ICC3(S)	Supply current VCC3, standby condition		No load	All lilputs at 0 V,			0.5	

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 20 V, V<sub>CC3</sub> = 24 V, and T<sub>A</sub> = 25 °C except for V<sub>OH</sub> for which V<sub>CC2</sub> and V<sub>CC3</sub> are as stated under test conditions.

#### switching characteristics, VCC1 = 5 V, VCC2 = 20 V, VCC3 = 24 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tDLH Delay time, low-to-high-level output			20	30	ns
tDHL Delay time, high-to-low-level output	$C_1 = 200 \text{ pF},$		10	20	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_D = 24 \Omega$		20	30	ns
t <sub>THL</sub> Transition time, high-to-low-level output	See Figure 1		20	30	ns
tpLH Propagation delay time, low-to-high-level output	See Figure 1	10	40	60	ns
tpHL Propagation delay time, high-to-low-level output		10	30	50	ns


#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50~\Omega$ . B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES, EACH DRIVER


#### TYPICAL CHARACTERISTICS







HIGH-LEVEL OUTPUT VOLTAGE **OUTPUT CURRENT** V<sub>CC2</sub> VCC1 = 5 V V<sub>CC2</sub> = V<sub>CC3</sub> = 20 V VOH-High-Level Output Voltage V<sub>CC2</sub>-0.5  $V_I = 0.8 V$ VCC2 - 1.0 V<sub>CC2</sub> - 1.5 VCC2-2.0 0°C V<sub>CC2</sub> - 2.5 V<sub>CC2</sub>-3.0 -0.01 -0.1 - 10 IOH-High-Level Output Current-mA


FIGURE 3




#### TYPICAL CHARACTERISTICS















4000

#### TYPICAL CHARACTERISTICS



LOAD CAPACITANCE 250 VCC1 = 5 V 225  $V_{CC2} = 20 V$ VCC3 = 24 V su 200 175 175 150 TA = 25°C See Figure 1  $R_D = 24 \Omega$  $R_D = 10 \Omega$ High-to-Low-Level 125  $R_D = 0$ 100

PROPAGATION DELAY TIME.

HIGH-TO-LOW-LEVEL OUTPUT

FIGURE 11

2000

C<sub>L</sub>-Load Capacitance-pF

3000

1000

POWER DISSIPATION (ALL DRIVERS)

75 50

25

0

0

vs **FREQUENCY** 




FIGURE 12

NOTE: For  $R_D = 0$ , operation with  $C_L > 2000$  pF violates absolute maximum current rating.



#### APPLICATIONS INFORMATION

#### driving power MOSFETs

The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pull-up resistor is not satisfactory for high-speed applications. In Figure 13(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 470  $\Omega$  pull-up resistor. The input capacitance ( $C_{\rm iss}$ ) specification for an IRF151 is 4000 pF maximum. The resulting long turn-on time due to the product of input capacitance and the pull-up resistor is shown in Figure 13(b).




FIGURE 13. POWER MOSFET DRIVE USING SN75447

A faster, more efficient drive circuit uses an active pull-up as well as an active pull-down output configuration, referred to as a totem-pole output. The SN75374 driver provides the high-speed totem-pole drive desired in an application of this type, see Figure 14(a). The resulting faster switching speeds are shown in Figure 14(b).




FIGURE 14. POWER MOSFET DRIVE USING SN75374



#### APPLICATIONS INFORMATION

Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation

$$I_{pk} = \frac{VC}{t_r}$$

where C is the capacitive load, and  $t_r$  is the desired rise time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 14(a), V is found by the equation

$$V = VOH - VOL$$

Peak current required to maintain a rise time of 100 ns in the circuit of Figure 14(a) is

$$I_{PK} = \frac{(3-0)4(10^9)}{100(10^9)} = 120 \text{ mA}$$

Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a VCC of 5 V, and assuming worst-case conditions, the gate drive voltage is 3 V.

For applications in which the full voltage of V<sub>CC2</sub> must be supplied to the MOSFET gate, V<sub>CC3</sub> should be at least 3 volts higher than V<sub>CC2</sub>.

#### THERMAL INFORMATION

#### power dissipation precautions

Significant power may be dissipated in the SN75374 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 12 shows the power dissipated in a typical SN75374 as a function of frequency and load capacitance. Average power dissipated by this driver is derived from the equation

$$PT(AV) = PDC(AV) + PC(AV) + PS(AV)$$

where  $P_{DC(AV)}$  is the steady-state power dissipation with the output high or low,  $P_{C(AV)}$  is the power level during charging or discharging of the load capacitance, and  $P_{S(AV)}$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are

$$P_{DC(AV)} = \frac{P_{H}t_{H} + P_{L}t_{L}}{T}$$

$$PC(AV) \approx C V^2C f$$

$$P_{S(AV)} = \frac{p_{LH}t_{LH} + P_{HL}t_{HL}}{T}$$

T where the times are as defined in Figure 15.




FIGURE 15. OUTPUT VOLTAGE WAVEFORM



#### THERMAL INFORMATION

 $P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation, C is the load capacitance.  $V_C$  is the voltage across the load capacitance during the charge cycle shown by the equation

$$VC = VOH - VOL$$

PS(AV) may be ignored for power calculations at low frequencies.

PS(AV) may be ignored for power calculations at low frequencies.

In the following power calculation, all four channels are operating under identical conditions: f=0.2~MHz,  $V_{OH}=19.9~volts$  and  $V_{OL}=0.15~volts$  with  $V_{CC1}=5~volts$ ,  $V_{CC2}=20~volts$ ,  $V_{CC3}=24~volts$ ,  $V_{C}=19.75~volts$ ,  $V_{C}=1000~picofarads$ , and the duty cycle =60%. At 0.2 MHz for  $C_{L}<2000~pF$ ,  $P_{S}(AV)$  is negligible and can be ignored. When the output voltage is low,  $I_{CC2}$  is negligible and can be ignored.

On a per-channel basis using data sheet values

$$P_{DC(AV)} = \left[ (5 \text{ V}) \left( \frac{4 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{-2.2 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \left[ (5 \text{ V}) \left( \frac{31 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{16 \text{ mA}}{4} \right) \right] (0.4)$$

PDC(AV = 58.2 mW per channel

Power during the charging time of the load capacitance is

$$PC(AV) = (1000 \text{ pF}) (19.75 \text{ V})^2 (0.2 \text{ MHz}) = 78 \text{ mW per channel}$$

Total power for each driver is

$$PT(\Delta V) = 58.2 \text{ mW} + 78 \text{ mW} = 136.2 \text{ mW}$$

The total package power is

$$PT(\Delta V) = (136.2) (4) = 544.8 \text{ mW}$$

#### SN75407, SN75408 DUAL HIGH CURRENT PERIPHERAL DRIVERS

D2829, SEPTEMBER 1986


- Characterized for Use to 500 mA
- No Output Latch-Up at 50 V
- Very Low Quiescent Power . . . 100 mW Typical
- Very Low Input Current . . . 1 μA Typical
- Output Clamp Diodes for Transient Suppression
- TTL- or MOS-Compatible Diode-Clamped Inputs
- Standard 5-V Supply Voltage
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability

#### description

The SN75407 and SN75408 dual peripheral drivers are designed for use in systems that require high current, high voltage, and fast switching outputs. These devices have diodeclamped inputs as well as high-current, high-voltage output clamp diodes for switching inductive loads. Special circuits enable these devices to feature very low quiescent power and minimal input current requirements. Applications include logic buffers, hammer drivers, dc motor drivers, and dc relay/solenoid drivers.

The SN75407 and SN75408 are characterized for operation from 0°C to 70°C.

#### logic symbols



#### D OR P PACKAGE (TOP VIEW)

S 🔲 1	∪в	□ vcc
1A 🛮 2		] 2A
1Y 🗍 3	6	] 2Y
GND 🛮 4	5	CLAMP


#### FUNCTION TABLES SN75407 (EACH NAND DRIVER)


INPUTS		OUTPUT
A S		Y
Н	Н	L
L	Х	н
Х	L	н

#### SN75408 (EACH OR DRIVER)

INPUTS		OUTPUT
A S		Y
Н	Х	Н
х	Н	н
L	L	L

#### functional block diagrams (positive logic)






Texas 😻

Copyright © 1986, Texas Instruments Incorporated

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

NOTES: 1. All voltage values are with respect to the network ground terminal.

- 2. Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.
- 3. For operation above 25 °C free-air temperature, derate the D package to 464 mW at 70 °C at the rate of 5.8 mW/°C and the P package to 768 mW at 70 °C at the rate of 9.6 mW/°C.

#### recommended operating conditions

PARAMETERS	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Operating free-air temperature, TA	0		70	°C



#### SN75407, SN75408 **DUAL HIGH-CURRENT PERIPHERAL DRIVERS**

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER		TEST COND	ITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA			-0.9	-1.5	٧
Іон	High-level output current		$V_{CC} = 4.75 V$ $V_{IL} = 0.8 V$ ,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 70 V		1	100	μΑ
			V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 100 mA		0.10	0.3	
V <sub>OL</sub> Low-level output voltage		$V_{IH} = 2 V$	I <sub>OL</sub> = 200 mA		0.22	0.45	v	
	Low-level output voltage		$V_{II} = 0.8 \text{ V}$	I <sub>OL</sub> = 300 mA		0.45	0.65	1 °
			VIL = 0.6 V	I <sub>OL</sub> = 500 mA		0.8	1	1 1
V <sub>(BR)</sub> C	Output breakdown voltag	je	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = 100 μA	70	100	-	V
V <sub>R(K)</sub>	Output clamp diode reve	rse voltage	$V_{CC} = 4.75 V$ ,	I <sub>R</sub> = 100 μA	70	100		V
V <sub>F(K)</sub>	Output clamp diode forw	ard voltage	$V_{CC} = 4.75 V$ ,	I <sub>F</sub> = 500 mA	0.6	1.2	2	٧
ĮН	High-level input current		$V_{CC} = 5.25 V$ ,	V <sub>I</sub> = 5.25 V		0.01	10	μΑ
1	Laur laural innut aussant	A input	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.8 V		-0.5	-10	
ΊL	Low-level input current	Strobe S	vCC = 5.25 v,	V  = 0.6 V		-1	- 20	μΑ
1	Supply current,	SN75407	V E 25 V	V <sub>I</sub> = 0		20	30	mA
IССН	outputs high	SN75408	$V_{CC} = 5.25 V$	V <sub>I</sub> = 5 V		20	30	IIIA
laa.	Supply current,	SN75407	V E 2E V	V <sub>I</sub> = 5 V		20	30	mA
ICCL	outputs low	SN75408	$V_{CC} = 5.25 V$	V <sub>I</sub> = 0		20	30	] ""A

#### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			0.5	1	μS
tPHL	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},  R_L = 100 \Omega,$		0.4	0.8	μS
†TLH	Transition time, low-to-high-level output	See Figures 1 and 3		0.1	0.2	μS
tTHL	Transition time, high-to-low-level output			0.1	0.2	μS
Voн	High-level output voltage after switching	$V_S = 50 \Omega$ , $R_L = 100 \Omega$ , See Figures 2 and 3	V <sub>S</sub> -10			mV

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

#### PARAMETER MEASUREMENT INFORMATION




- NOTES A. The pulse generator has the following characteristics;  $t_W$  = 5  $\mu$ s, PRR = 100 kHz,  $Z_{out}$  = 50  $\Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. TEST CIRCUIT FOR SWITCHING TIMES



#### PARAMETER MEASUREMENT INFORMATION (continued)



NOTES A. The pulse generator has the following characteristics;  $t_W = 40 \mu s$ , PRR = 12.5 kHz,  $Z_{Out} = 50 \Omega$ . B.  $C_1$  includes probe and jig capacitance.

#### FIGURE 2. TEST CIRCUIT FOR HIGH-LEVEL OUTPUT VOLTAGE AFTER SWITCHING




FIGURE 3. VOLTAGE WAVEFORMS

#### SN75435 QUADRUPLE PERIPHERAL DRIVER WITH OUTPUT FAULT PROTECTION

D2848, FEBRUARY 1985

- Saturating Outputs With Low On Resistance
- Very Low Standby Power . . . 53 mW Max
- High-Impedance MOS- or TTL-Compatible Inputs
- Standard 5-V Supply Voltage
- No Output Glitch During Power-Up or Power-Down
- Output Clamp Diodes for Transient Suppression
- 2-W Power Package . . . 60 °C/W R<sub>θ,JA</sub>
- 600-mA Output Current
- 35-V Switching Voltage


#### description

The SN75435 quadruple peripheral driver is designed for use in systems requiring high current, high voltage, and high load power. It features four inverting open-collector drivers with a common enable input that, when taken low, disables all four outputs. Each driver is protected against load shorts with its own latching over-current shutdown circuitry, which will turn the output off when a load short is detected. A short on one load will not affect operation of the other three drivers. The latch for the shutdown will hold the output off until the input or enable pin is taken low and then high again. A delay circuit is incorporated in the overcurrent shutdown to allow load capacitance of up to 5 nF at 35 volts.

Applications include relay drivers, lamp drivers, solenoid drivers, motor drivers, LED drivers, line drivers, logic buffers, hammer drivers, and memory drivers.

The SN75435 is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

# NE DUAL-IN-LINE PACKAGE (TOP VIEW)




# FUNCTION TABLE (EACH NAND DRIVER)

INP	UTS	OUTPUT
Α	G	] Y
L	Х	Н
X	L	н
Н	Н	L

H = high level, L = low level

X = irrelevant

#### logic symbol†





<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### SN75435 QUADRUPLE PERIPHERAL DRIVER WITH OUTPUT FAULT PROTECTION

#### logic diagram (positive logic)

#### schematic of inputs





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of VCC (see Note 1)
Input voltage
Output supply voltage
Output diode clamp current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 2075 mW
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	<b>&gt;</b>
High-level input voltage, VIH	2			٧
Low-level input voltage, V <sub>IL</sub>			0.8	<b>&gt;</b>
Output voltage			35	V
Output current			600	mA
Load capacitance (See Figure 3)			35	nF

#### electrical characteristics over recommended operating free-air temperature range

	PARAMETER	TEST CONDIT	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -12 mA		-0.9	- 1.5	٧
1	High-level output current	V <sub>CC</sub> = 4.75 V,	V <sub>IH</sub> = 2 V,			100	μА
ЮН	High-lever output current	V <sub>IL.</sub> = 0.8 V,	V <sub>OH</sub> = 70 V			100	
Vol	Low-level output voltage	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 300 mA		0.25	0.5	V
VOL	Low-level output voltage	$V_{IH} = 2 V$	I <sub>OL</sub> = 600 mA		0.55	1	Ľ
٧R	Output clamp diode reverse voltage	$V_{CC} = 4.75 \text{ V},$	I <sub>R</sub> = 100 μA	70	100		V
VF	Output clamp diode forward voltage	IF = 600 mA			1.2	1.6	V
۱н	High-level input current	V <sub>CC</sub> = 5.25 V,	$V_1 = 5.25 \text{ V}$	1	0.01	10	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.8 V		-0.5	- 10	μΑ
	Over-current shutdown current	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$		650	850		mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0		6	10	m/
ICCL	Supply current, outputs low	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5 V		55	75	m/

 $<sup>^{\</sup>dagger}All$  typical values are at VCC = 5 V, TA = 25 °C.




#### SN75435 QUADRUPLE PERIPHERAL DRIVER WITH OUTPUT FAULT PROTECTION

#### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> PLH	Propogation delay time, low-to-high-level output		750	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 30 \text{ pF}, R_L = 60 \Omega,$	750	ns
tTLH	Transition time, low-to-high-level output	See Figure 1	200	ns
tTHL	Transition time, high-to-low-level output	1	200	ns
Voн	High-level output voltage after switching	See Figure 2	V <sub>S</sub> - 10	mV

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_{out}$  = 50  $\Omega$ .

B. C<sub>I</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50  $\Omega$ .

B. C<sub>1</sub> include probe and jig capacitance.

FIGURE 2. LATCH-UP TEST

#### RECOMMENDED OPERATING CONDITIONS

MAXIMUM OUTPUT SUPPLY VOLTAGE






FIGURE 3

### TYPICAL APPLICATION DATA



4-WINDING STEPPER MOTOR CONTROL CIRCUIT



TIMING DIAGRAM FOR MOTOR CONTROL CIRCUIT

<sup>&</sup>lt;sup>‡</sup>This signal is CW/CCW or CW/CCW depending on motor winding.



<sup>&</sup>lt;sup>†</sup>The SN74LS194 is a universal shift register with both shift-right and shift-left capability. In this application S0 (pin 9) is wired high and only the shift-right and parallel-load modes are utilized. The logic symbol shown above has been simplified to show only the utilized modes.

D2806, DECEMBER 1986

#### Saturating Outputs with Low On-State Resistance


- High-Impedance Inputs Compatible with CMOS, MOS, and TTL Levels
- Very Low Standby Power . . . 21 mW Maximum
- High-Voltage Outputs . . . 70 V Min
- No Output Glitch During Power Up or Power

  Down
- No Latch-Up Within Recommended Operating Conditions
- Output Clamp Diodes for Transient Suppression
- 2-Watt Power Package

#### description

The SN75436, SN75437A, and SN75438 quadruple peripheral drivers are designed for use in systems requiring high current, high voltage, and high load power. Each device features four inverting open-collector outputs with a common enable input that, when taken low, disables all four outputs. The envelope of I-V characteristics exceeds the specifications sufficiently to avoid high-current latch up. Applications include driving relays, lamps, solenoids, motors, LED's, transmission lines, hammers, and other high-power-demand devices.


#### logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### NE DUAL-IN-LINE PACKAGE (TOP VIEW)

SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS



## FUNCTION TABLE (each NAND driver)


INPUTS		OUTPUT	
A	G	Υ	
H	Н	L	
L	Х	Н	
X	L	Н	

H = high level,


L = low level,

X = irrelevant

#### equivalent schematic of each input



#### logic diagram (positive logic, each driver)



#### SELECTION GUIDE

FEATURE	SN75436	SN75437A	SN75438	UNIT
Maximum recommended output current	0.5	0.5	1	Α
Maximum VOL at maximum IOL	0.5	0.5	1	V
Maximum recommended output supply voltage in an inductive switching circuit, Vo	50	35	35	V

Texas Instruments

#### SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS

#### absolute maximum ratings (unless otherwise noted)

Supply voltage, VCC
Input voltage
Output current: SN75436, SN75437A (see Note 1)
SN75438
Output clamp diode current
Output voltage (off-state)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 2075 mW
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds

NOTES: 1. All four sections of these circuits may conduct rated current simultaneously; however, power dissipation average over a short time interval must fall within the continuous dissipation ratings.

2. For operation above 25 °C free-air temperature, derate linearly to 1328 mW at 70 °C at the rate of 16.6 mW/°C.

#### recommended operating conditions

PARAMETER		SN75436		SN75437A		SN75438			UNIT	
PARAMETER	MIN NOM MAX		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	V
Output current, IOL			0.5			0.5			1	Α
Output supply voltage in inductive switching circuit (see Figure 2), VS			50			35			35	٧
High-level input voltage, VIH	2			2			2			V
Low-level input voltage, VIL			0.8			0.8			0.8	V
Operating free-air temperature, TA	0		70	0		70	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		SN75436 SN75437A		,	UNIT			
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
VIK	Input clamp	$V_{CC} = 4.75 V,$	I <sub>I</sub> = -12 mA		-0.9	- 1.5		-0.9	-1.5	V
ЮН	High-level output current	$V_{CC} = 4.75 \text{ V},$ $V_{IL} = 0.8 \text{ V},$	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 70 V		1	100		1	100	μΑ
			I <sub>OL</sub> = 250 mA		0.14	0.25		0.14	0.25	
V	Laurianal autaut valtana	$V_{CC} = 4.75 V$ ,	I <sub>OL</sub> = 500 mA		0.28	0.5		0.28	0.5	l <sub>v</sub>
VOL	Low-level output voltage	V <sub>IH</sub> = 2 V	I <sub>OL</sub> = 750 mA					0.42	0.75	
			IOL = 1 A					0.60	1	İ
V <sub>R(K)</sub>	Output clamp diode reverse voltage	$V_{CC} = 4.75 V,$	I <sub>R</sub> = 100 μA	70	100		70	100		v
	Output clamp diode	IF = 500 mA			1	1.6		1	1.6	V
V <sub>F(K)</sub>	forward voltage	I <sub>F</sub> = 1 A						1.2	2	ľ
ЧΗ	High-level input current	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.25 V		0.1	10		0.1	10	μΑ
ΊL	Low-level input current	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.8 V		-0.25	- 10		-0.25	- 10	μΑ
Іссн	Supply current, outputs high	V <sub>CC</sub> = 5.25 V,	V <sub>i</sub> = 0 V		1	4		1	4	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5 V		45	65		45	65	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ}\text{C}$ .




#### SN75436, SN75437A, SN75438 QUADRUPLE PERIPHERAL DRIVERS

#### switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER			TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, lov	v-to-high-level output				1950	5000	ns	
<sup>t</sup> PHL	Propagation delay time, hig	h-to-low-level output	$C_L = 30 pF$ ,	$R_L = 60 \Omega$		150	500	ns	
tTLH	Transition time, low-to-high-level output		See Figure 1			40		ns	
<sup>†</sup> THL	Transition time, high-to-low	v-level output				36		ns	
	SN75426	SN75436	$V_S = 50 V_1$	I <sub>O</sub> ≈ 500 mA,	V <sub>S</sub> – 10			mV	
ł		31473430	$R_L = 100 \Omega$ ,	See Figure 2		VS-10		1110	
Voн	High-level output voltage,	SN75437A	$V_{S} = 35 V_{r}$	I <sub>O</sub> ≈ 500 mA,	Vs - 10			mV	
VOH	after switching	31175437A	$R_L = 70 \Omega$ ,	See Figure 2	VS-10			1110	
		SN75438	$V_S = 35 V$ ,	I <sub>O</sub> ≈ 1 A,	V <sub>S</sub> - 10			mV	
		311/5438	311/3430	$R_L = 35 \Omega$ ,	See Figure 2	VS-10			1110


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_{out}$  = 50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

#### FIGURE 1. SWITCHING CHARACTERISTICS




NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50  $\Omega$ .

B. C<sub>I</sub> includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST



MAXIMUM COLLECTOR CURRENT vs
DUTY CYCLE



# MAXIMUM COLLECTOR CURRENT vs DUTY CYCLE




FIGURE 4







FIGURE 5. 4-WINDING STEPPER MOTOR CONTROL CIRCUIT



#### SN75440 QUADRUPLE PERIPHERAL DRIVER

D2872, JANUARY 1985-REVISED SEPTEMBER 1986

- Saturating Outputs with Low On-State Resistance
- High-Impedance Inputs Compatible with CMOS, MOS, and TTL Levels
- Very Low Standby Power . . . 21 mW Maximum
- High-Voltage Outputs . . . 70 V Min
- No Output Glitch During Power Up or Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power

  Power


  Power


  Pow
- No Latch-Up Within Recommended Operating Conditions
- Output Clamp Diodes for Transient Suppression
- 2-Watt Power Packages
- Direct Replacement for National Semiconductor DS3669

#### description

The SN75440 quadruple peripheral driver is designed for use in systems requiring high current, high voltage, and high load power. Each device features four noninverting open-collector outputs with a common enable input that, when taken low, disables all four outputs. The envelope of I-V characteristics exceeds the specifications sufficiently to avoid high-current latch up. Applications include driving relays, lamps, solenoids, motors, LEDs, transmission lines, hammers, and other high-power-demand devices.

#### logic symbols (alternatives) †






#### FUNCTION TABLE

	INP	UTS	OUTPUT
	Α	G	Υ
	L	Н	L
	Н	Х	н
i	х	L	Н

H = high-level

L = low-level


X = irrelevant




<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### equivalent schematic of each input



#### logic diagram (each driver, positive logic)



#### absolute maximum ratings (unless otherwise noted)

Supply voltage, VCC
Input voltage
Output current (see Note 1)
Output clamp diode current
Output voltage (off-state)
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 2075 mW
Operating virtual junction temperature
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. All four sections of these circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C.



#### SN75440 QUADRUPLE PERIPHERAL DRIVER

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply Voltage, V <sub>CC</sub>	4.75	5	5.25	V
Output current, IOL			600	mA
Output supply voltage in Figure 2 (Inductive switching circuit, VS			35	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Operating free-air temperature, TA	0		70	°C


# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	TEST CONDITIONS		TYP†	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = 4.75 V$ ,	I <sub>I</sub> = -12 mA		-0.9	- 1.5	٧
Іон	High-level output current	$V_{CC} = 4.75 \text{ V}$ $V_{IL} = 0.8 \text{ V},$	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 70 V		1	100	μΑ
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$ $V_{IH} = 2 \text{ V},$	I <sub>OL</sub> = 300 mA			0.4	V
ļ.,		V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 600 mA			0.7	
V <sub>R(D)</sub>	Output clamp diode reverse voltage	$V_{CC} = 4.75 V,$	$I_R = 100 \mu A$	70	100		V
V <sub>F(D)</sub>	Output clamp diode forward voltage	$I_F = 800 \text{ mA}$			1	1.6	٧
ЛН	High-level input current	$V_{CC} = 5.25 V$ ,	$V_1 = 5.25 \text{ V}$		0.1	10	μΑ
IIL	Low-level input current	$V_{CC} = 5.25 V$ ,	$V_1 = 0.4 V$		-0.25	- 10	μΑ
ІССН	Supply current, outputs high	$V_{CC} = 5.25 \text{ V},$	V <sub>IH</sub> = 2 V		1	4	mA
<sup>1</sup> CCL	Supply current, outputs low	$V_{CC} = 5.25 \text{ V},$ $V_{IL} = 0 \text{ V}$	V <sub>IH</sub> = 2 V,		50	65	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

#### switching characteristics, VCC = 5 V, $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
tour	tpi H Propagation delay time, low-to-high-level output		A Input		1.4	5	0
<sup>t</sup> PLH	Tropagation delay time, low-to-nigh-level output	$R_L = 60 \Omega$ ,	G Input		1.5	5	μS
+	Propagation delay time, high-to-low-level output	C 20 pF	A Input		0.1	0.5	
<sup>t</sup> PHL	riopagation delay time, high-to-low-level output	$C_L = 30 pF$ ,	G Input		2.5	5	μS
tTLH	Transition time, low-to-high-level output	See Figure 1			200		ns
tTHL	Transition time, high-to-low-level output	See Figure 1			50		ns
Voн	High-level output voltage, after switching	$V_{S} = 35 V_{r}$	I <sub>O</sub> ≈ 500 mA,	Vs - 10			mV
VOH	riigii level oatpat voltage, arter switching	$R_L = 70 \Omega$ ,	See Figure 2	VS - 10			IIIV



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  100 kHz, Z<sub>out</sub> = 50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.





FIGURE 1. SWITCHING CHARACTERISTICS



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz,  $Z_{out} = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.




FIGURE 2. LATCH-UP TEST

#### SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS

D2481, DECEMBER 1978-REVISED FEBRUARY 1987


- Very Low Power Requirements
- Very Low Input Current
- Characterized for Use to 350 mA
- No Output Latch-Up at 50 V (After Conducting 300 mA)
- High-Voltage Outputs (70 V Min)
- Output Clamp Diodes for Transient Suppression (350 mA, 70 V)
- TTL- or MOS-Compatible Diode-Clamped Inputs
- Standard Supply Voltage
- Suitable for Hammer-Driver Applications

#### description


Series 75446 dual peripheral drivers are designed for use in systems that require high current, high voltage, and fast switching times. The SN75446, SN75447, SN75448, and SN75449 provide AND, NAND, OR, and NOR drivers, respectively. These devices have diodeclamped inputs as well as high-current, high-voltage inductive-clamp diodes on the outputs.

Series 75446 drivers are characterized for operation from 0 °C to 70 °C.

#### schematics of inputs and outputs



SN75446, SN75447, SN75448, SN75449 . . . D OR P PACKAGE (TOP VIEW)



#### **FUNCTION TABLES**

#### SN75446 (EACH AND DRIVER)

INP	UTS	OUTPUT
Α	S	) v
Н	Н	н
L	X	L
х	L	L

#### SN75447 (EACH NAND DRIVER)

INP	UTS	OUTPUT
Α	S	Y
Н	Н	L
L	Х	н
X	L	Н

#### SN75448 (EACH OR DRIVER)

	INP	UTS	OUTPUT
	Α	S	Y
	Н	Х	Н
-	Х	н	н
	L	L	L

#### SN75449 (EACH NOR DRIVER)

INP	UTS	OUTPUT
Α	S	Υ
Н	Х	L
x	H	L
l L	L ·	н


H = high level


L = low level


X = irrelevant




#### logic symbols†













<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagrams (positive logic)











#### SN75446 THRU SN75449 DUAL PERIPHERAL DRIVERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)
Input voltage
Output current (see Note 2)
Output clamp diode current
Continuous total dissipation at (or below)
25 °C free-air temperature (see Note 3): D package
P package
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.
  - 3. For operation above 25 °C free-air temperature, derate the D package at the rate of 5.8 mW/ °C and the P package at the rate of 9.6 mW/ °C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA			-0.9	~ 1.5	V
ЮН	High-level output current		$V_{CC} = 4.75 \text{ V},$ $V_{IL} = 0.8 \text{ V},$			1	100	μА
	V 4.75.V	$V_{CC} = 4.75 V,$	I <sub>OL</sub> = 100 mA		0.10	0.3		
VOL	Low-level output voltage		$V_{IH} = 2 V$	I <sub>OL</sub> = 200 mA		0.22	0.45	l <sub>v</sub>
VOL	Low-lever output voltage		$V_{11} = 0.8 \text{ V}$	I <sub>OL</sub> = 300 mA		0.45	0.65	] *
			VIL - 0.0 V	I <sub>OL</sub> = 350 mA		0.55	0.75	
V <sub>(BR)O</sub>	Output breakdown voltage		$V_{CC} = 4.75 V$ ,	$I_{OH} = 100 \mu A$	70	100		V
V <sub>R(K)</sub>	Output clamp diode reverse vo	oltage	$V_{CC} = 4.75 V$ ,	$I_R = 100 \mu A$	70	100		V
V <sub>F(K)</sub>	Output clamp diode forward voltage		$V_{CC} = 4.75 V$ ,	1 <sub>F</sub> = 350 mA	0.6	1.2	1.6	V
ΊΗ	High-level input current		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.25 V		0.01	10	μΑ
l	Low-level input current	A input	$V_{CC} = 5.25 \text{ V},$	V 0 8 V		-0.5	- 10	μА
ll L	Low-level liput current	Strobe S		VI = 0.8 V		- 1	- 20	μΑ
		SN75446		V <sub>I</sub> = 5 V		11	18	
1	Comple accepted accepted high	SN75447	V 525 V	V <sub>1</sub> = 0		11	18	mA
ICCH	Supply current, outputs high	SN75448	$V_{CC} = 5.25 \text{ V}$	V <sub>I</sub> = 5 V		18	25	] ""A
		SN75449	1	$V_1 = 0$		18	25	1
		SN75446		V <sub>1</sub> = 0		11	18	
	Consider a consistency of the constant of the	SN75447	1	V <sub>I</sub> = 5 V		11	18	1
ICCL	Supply current, outputs low	SN75448	$V_{CC} = 5.25 \text{ V}$	V <sub>1</sub> = 0		18	25	mA .
		SN75449	1	V <sub>I</sub> = 5 V	T	18	25	1

 $<sup>^{\</sup>dagger}\,\text{All}$  typical values are at  $V_{CC}\,=\,5$  V,  $T_{A}\,=\,25\,^{o}\text{C}.$ 



#### switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			300	750	ns
tPHL	Propagation delay time, high-to-low-level output	$C_{L} = 15 \text{ pF}, R_{L} = 100 \Omega,$		200	500	ns
tTLH	Transition time, low-to-high-level output	See Figure 1		50	100	ns
tTHL	Transition time, high-to-low-level output		·	50	100	ns
Voн	High-level output voltage after switching	$V_S = 55 \text{ V, I}_O \approx 300 \text{ mA,}$ See Figure 2	V <sub>S</sub> -0.018			, V


#### PARAMETER MEASUREMENT INFORMATION INPUT 2.4 V 30 V SN75446 R<sub>L</sub> = 100 Ω SN75447 A/S OUTPUT CIRCUIT PULSE UNDER S/A GENERATOR TEST (See Note A) CL = 15 pF (See Note B) SN75448 SN75449 0.4 V OPEN **TEST CIRCUIT** SN75446 INPUT 1.5 SN75448 0.7 V 5 μs SN75447 INPUT SN75449 90% 50% OUTPUT 10%


NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_{out}$  = 50  $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS

**VOLTAGE WAVEFORMS** 









NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50  $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST

#### **SN55450B THRU SN55454B** SN75451B THRU SN75454B **DUAL PERIPHERAL DRIVERS**

D2217, DECEMBER 1976-REVISED SEPTEMBER 1986

#### PERIPHERAL DRIVERS FOR **HIGH-CURRENT SWITCHING** AT VERY HIGH SPEEDS

- Characterized for Use to 300 mA
- **High-Voltage Outputs**
- No Output Latch-Up at 20 V (After Conducting 300 mA)
- **High-Speed Switching**
- Circuit Flexibility for Varied Applications
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil **DIPs**

#### SUMMARY OF SERIES 55450B/75451B


DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN55450B	AND <sup>†</sup>	FK,J
SN55451B	AND	FK,JG
SN55452B	NAND	FK,JG
SN55453B	OR	FK,JG
SN55454B	NOR	FK,JG
SN75451B	AND	D,P
SN75452B	NAND	D,P
SN75453B	OR	D,P
SN75454B	NOR	D,P

<sup>&</sup>lt;sup>†</sup>With output transistor base connected externally to output of gate.


#### description

Series 55450B/75451B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL logic. This family is functionally interchangeable with and replaces the 75450 family and the 75450A family devices manufactured previously. The speed of the 55450B/75451B family is equal to that of the 75450 family, and the parts have been designed to ensure freedom from latch-up. Diode-clamped inputs simplify circuit design.


#### SN55450B . . . J PACKAGE (TOP VIEW)




#### SN55450B . . . FK PACKAGE (TOP VIEW)



SN55451B, SN55452B, SN55453B, SN55454B . . . JG PACKAGE SN75451B, SN75452B, SN75453B, SN75454B . . . D OR P PACKAGE (TOP VIEW)



SN55451B, SN55452B, SN55453B, SN55454B, . . . FK PACKAGE (TOP VIEW)



NC-No internal connection



#### SN55450B THRU SN55454B SN75451B THRU SN75454B DUAL PERIPHERAL DRIVERS

#### description (cont'd)

Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers. MOS drivers, line drivers, and memory drivers.

The SN55450B is a unique general-purpose device, featuring two standard Series 54 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. The device offers the system designer the flexibility of tailoring the circuit to the application.

The SN55451B/SN75451B, SN55452B/SN75452B, SN55453B/SN75453B, and SN55454B/SN75454B are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic), with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

Series 55450B drivers are characterized for operation over the full military range of  $-55\,^{\circ}$ C to 125 $^{\circ}$ C. Series 75451B drivers are characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55450B	SN55451B SN55452B SN55453B SN55454B	SN75451B SN75452B SN75453B SN75454B	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	7	V
Input voltage		5.5	5.5	5.5	V
Interemitter voltage (see Note 2)		5.5	5.5	5.5	٧
V <sub>CC</sub> -to-substrate voltage		35			٧
Collector-to-substrate voltage		35			٧
Collector-base voltage		35			V
Collector-emitter voltage (see Note 3)		30			٧
Emitter-base voltage		5			V
Off-state output voltage		30	30	٧	
Continuous collector or output current (see No	400	400	400	mA	
Peak collector or output current $(t_W \le 10 \text{ ms}, \text{ duty cycle} \le 50\%, \text{ (see Note 4)})$	1)	500	500	500	mA
	D package			725	
Octions and discipline	FK package	1375	1375		
Continuous total dissipation at (or below)	J package	1375			mW
25 °C free-air temperature (see Note 5)	JG package		1050		
	P package			1200	
Operating free-air temperature range		-55 to 125	-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260	260		°C
Lead temperature 1,6 mm	1 101	200	300		°C
(1/16 inch) from case for 60 seconds	J or JG package	300	300	1	30
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or P package			260	°C

NOTES: 1. Voltage values are with respect to the network ground terminal unless otherwise specified.

2. This is the voltage between two emitters of a multiple-emitter transistor.

3. This value applies when the base-emitter resistance (RBE) is equal to or less than 500  $\Omega$ .

 Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

5. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.



#### DISSIPATION DERATING TABLE

PACKAGE	POWER	DERATING	ABOVE
PACKAGE	RATING	FACTOR	TA
D	725 mW	5.8 mW/°C	25°C
FK	1375 mW	11.0 mW/°C	25°C
J	1375 mW	11.0 mW/°C	25°C
JG	1050 mW	8.4 mW/°C	25°C
P	1200 mW	9.6 mW/°C	25°C


#### recommended operating conditions (see Note 6)

	SEF	SERIES 55450B			SERIES 75451B			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧	
High-level input voltage, VIH	2.2			2			V	
Low-level input voltage, V <sub>IL</sub>			0.8			0.8	V	
Operating free-air temperature, TA	-55		125	0		70	°C	

NOTE 6: For the SN55450B only, the substrate (pin 8) must always be at the most negative device voltage for proper operation.


#### SN55450B **DUAL PERIPHERAL POSITIVE-AND DRIVER**

#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




positive logic:

 $Y = \overline{AG} \text{ or } \overline{A} + \overline{G} \text{ (gate only)}$ 

 $C = AG \text{ or } \overline{A} + \overline{G} \text{ (gate and transistor)}$ Pin numbers shown are for the J package.

#### schematic



Resistor values shown are nominal.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### TTL gates

PARAMETER		l·	TEST CONDITIONS‡		SN55450B			
		TEST CON			TYP§	MAX	UNIT	
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5	٧
Vон	High-level output voltage		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA	$V_{JL} = 0.8 V$ ,	2.4	3.3		. v
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = MIN,		0.25	0.5	٧
	Input current at maximum	input A	J.,,	.,,			1	
ij	input voltage	input G	V <sub>CC</sub> = MAX,	$V_I = 5.5 V$			2	mA
		input A					40	
ΉΗ	High-level input current	input G	V <sub>CC</sub> = MAX,	$V_1 = 2.4 V$			80	μΑ
		input A					-1.6	
IIL	Low-level input current	input G	V <sub>CC</sub> = MAX,	$V_I = 0.4 V$			-3.2	mA
los	Short-circuit output current¶		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0	-18	-35	-55	mA
Іссн	Supply current, outputs high	-	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		2.8	4	mA
ICCL	Supply current, outputs low		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		7	11	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>S}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\S}$  Not more than one output should be shorted at a time.



#### SN55450B DUAL PERIPHERAL POSITIVE AND DRIVER

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### output transistors

PARAMETER		TEGT CONDITION			SN55450B		
		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
V <sub>(BR)</sub> CBO	Collector-base breakdown voltage	$I_C = 100  \mu A, I_E = 0$		35			٧
V <sub>(BR)</sub> CER	Collector-emitter breakdown voltage	$I_{C} = 100 \ \mu A, R_{BE} = 500 \ \Omega$		30			٧
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage	$I_E = 100  \mu A,  I_C = 0$		5			٧
		$V_{CE} = 3 \text{ V}, T_{A} = 25 ^{\circ}\text{C}$	I <sub>C</sub> = 100 mA	25			
l bee	Static forward current	See Note 7	IC = 300 mA	30			
hFE	transfer ratio	V <sub>CE</sub> = 3 V, T <sub>A</sub> = MIN,	I <sub>C</sub> = 100 mA	10			
		See Note 7	I <sub>C</sub> = 300 mA	15			
\/	Page emitter valters	IB = 10 mA, IC = 100 mA,	See Note 7		0.85	1.2	V
VBE	Base-emitter voltage	I <sub>B</sub> = 30 mA, I <sub>C</sub> = 300 mA, See Note 7			1	1.4	ľ
.,	Collector-emitter	IB = 10 mA, IC = 100 mA,	See Note 7		0.25	0.5	V
VCE(sat)	saturation voltage	$l_B = 30 \text{ mA}, l_C = 300 \text{ mA}, t_C = 300 \text{ mA}$	See Note 7		0.45	0.8	v

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 7: These parameters must be measured using pulse techniques.  $t_W = 300 \mu s$ , duty cycle  $\leq 2\%$ .

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

#### TTL gates

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
	Propagation delay time,					12		
<sup>t</sup> PLH	low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 400 \Omega, See Figure 1$	12			ns		
	Propagation delay time,		n[ = 400 11,	See rigure 1				
tPHL	high-to-low-level output							ns

#### output transistors

	PARAMETER TEST CONDITIONS§						MAX	UNIT
t <sub>d</sub>	Delay time	la - 200 mA	J 20 mA	10 m A		8		ns
t <sub>r</sub>	Rise time			$I_{B(2)} = -40 \text{ mA},$ $R_{L} = 50 \Omega,$		12		ns
ts	Storage time	See Figure 2				7		ns
tf	Fall time	See Figure 2				6		ns

<sup>§</sup> Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### gate and transistors combined


PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output				20	30	ns
tpHL Propagation delay time, high-to-low-level output	I <sub>C</sub> ≈ 200 mA, C	$C_L = 15 \text{ pF},$		20	30	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ , S	See Figure 3		7	12	ns
t <sub>THL</sub> Transition time, high-to-low-level output				9	15	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 20 V, I <sub>0</sub>	C ≈ 300 mA,	Vs - 6.5			mV
VOH migh-level output voltage after switching	$R_{BE} = 500 \Omega$ , S	See Figure 4	VS-0.5			



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

#### SN55451B, SN75451B **DUAL PERIPHERAL POSITIVE-AND DRIVERS**

#### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

#### **FUNCTION TABLE** (EACH DRIVER)


Α	В	Υ
L	L	L (on state)
L	Н	L (on state)
Н	L	L (on state)
Н	Н	H (off state)

positive logic:  $Y = AB \text{ or } \overline{A} + \overline{B}$ 

#### logic diagram (positive logic)



#### schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for D, JG, and P packages.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONET	SN55451B		В	SN75451B			
	FARAIVETER	TEST CON	TEST CONDITIONS		Ρ§	MAX	MIN	TYP⁵	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>J</sub> = -12 mA	-	1.2	- 1.5		-1.2	-1.5	V
ЮН	High-level output current	V <sub>CC</sub> = MIN,	VIH = MIN,			300			100	μА
.ОП		$V_{OH} = 30 V$								<i>,,,,</i>
		V <sub>CC</sub> = MIN,	$V_{IL} = 0.8 V$	0	:25	0.5		0.25	0.4	
Vol	Low-level output voltage	I <sub>OL</sub> = 100 mA		ľ		0.5		0.23	0.4	V
VOL	Low level output voltage	V <sub>CC</sub> = MIN,	$V_{1L} = 0.8 V,$		0.5	0.8		0.5	0.7	ľ
		$I_{OL} = 300 \text{ mA}$			0.5	0.0		0.5	0.7	
1	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_1 = 5.5 V$			1			1	mA
ЧH	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.4 V$			40			40	μΑ
IIL	Low-level input current	V <sub>CC</sub> = MAX,	$V_1 = 0.4 V$		- 1	-1.6		<del>-</del> 1	-1.6	mA
ІССН	Supply current, outputs high	V <sub>CC</sub> = MAX,	$V_1 = 5 V$		7	11		7	11	mA
ICCL	Supply current, outputs low	$V_{CC} = MAX,$	V <sub>I</sub> = 0		52	65		52	65	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditons. § All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .


#### switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output				18	25	ns
tpHL Propagation delay time, high-to-low-level output	I <sub>O</sub> ≈ 200 mA,	$C_L = 15 pF$ ,		18	25	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 3		5	8	ns
t <sub>THL</sub> Transition time, high-to-low-level output				7	12	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 20 V,	I <sub>O</sub> ≈ 300 mA,	Vs - 6.5			mV
011 0 1 1190 1110 1110	See Figure 4					




#### SN55452B. SN75452B **DUAL PERIPHERAL POSITIVE-NAND DRIVERS**

#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




#### **FUNCTION TABLE** (EACH DRIVER)

	Α	В	Y
	L	L	H (off state)
ı	L	Н	H (off state)
	Н	L	H (off state)
	Н	Н	L (on state)

positive logic:

 $Y = \overline{AB} \text{ or } \overline{A} + \overline{B}$ 

#### schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for D, JG, and P packages.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CON	IDITIONE <sup>‡</sup>	SN	155452	В	SN	75452	В	UNIT
	PARAMETER	TEST CON	IDITIONS.	MIN	TYP§	MAX	MIN	TYP§	MAX	UNII
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	- 1.5		-1.2	- 1.5	V
ЮН	High-level output current	V <sub>CC</sub> = MIN,	$V_{IL} = 0.8 V,$			300			100	μА
ЮН	Thigh love, output outlone	V <sub>OH</sub> = 30 V				500			100	μ
		V <sub>CC</sub> = MIN,	$V_{IH} = MIN,$		0.25	0.5		0.25	0.4	
Vol	Low-level output voltage	I <sub>OL</sub> = 100 mA			0.20	0.0		0.20	0.4	<sub>v</sub>
VOL	Low level output voltage	V <sub>CC</sub> = MIN,	VIH = MIN,		0.5	0.8		0.5	0.7	1 1
		I <sub>OL</sub> = 300 mA			0.5	0.0		0.5	0.7	
lı lı	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_1 = 5.5 \text{ V}$			1			1	mA
ήн	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.4 \text{ V}$			40			40	μΑ
ΊL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V		- 1.1	1.6		- 1.1	- 1.6	mA
ІССН	Supply current, outputs high	V <sub>CC</sub> = MAX,	$V_1 = 0$		11	14		11	14	mA
CCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		56	71		56	71	mA

For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25 °C


PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output				26	35	ns
tpHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA},$	$C_L = 15 pF$ ,		24	35	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 3		5	8	ns
t <sub>THL</sub> Transition time, high-to-low-level output				7	12	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 20 V, See Figure 4	I <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> -	6.5		mV



 $<sup>^{\</sup>S}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

#### SN55453B, SN75453B DUAL PERIPHERAL POSITIVE-OR DRIVERS

#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

# FUNCTION TABLE (EACH DRIVER)


Α	В	Υ
L	L	L (on state)
- L	Н	H (off state)
Н	L	H (off state)
Н.	Н	H (off state)

positive logic:  $Y = A + B \text{ or } \overline{AB}$ 

#### logic diagram (positive logic)



#### schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TECT COM	TEST CONDITIONS‡		N5545	3B	SN75453B			UNIT
	PARAMETER	TEST CON			TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	- 1.5		-1.2	- 1.5	V
ЮН	High-level output current	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = MIN,			300			100	μА
'UH		V <sub>OH</sub> = 30 V				500			100	μ
		VCC = MIN,	$V_{IL} = 0.8 V$ ,		0.25	0.5		0.25	0.4	
VOL	Low-level output voltage	I <sub>OL</sub> = 100 mA	•	0.20		0.0		0.23	0.4	<sub>v</sub>
VOL.		V <sub>CC</sub> = MIN,	$V_{IL} = 0.8 V,$		0.5	0.8		0.5	0.7	
		I <sub>OL</sub> = 300 mA			0.5	0.0	0.5		0.7	
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_1 = 5.5 \text{ V}$			1			1	mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	$V_I = 2.4 V$			40			40	μΑ
ηL	Low-level input current	V <sub>CC</sub> = MAX,	$V_1 = 0.4 V$		- 1	- 1.6		- 1	- 1.6	mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		54	68		54	68	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$


PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
tpLH Propagation delay time, low-to-high-level output				18	25	ns
tphl Propagation delay time, high-to-low-level output	$I_O \approx 200 \text{ mA},$	$C_L = 15 pF$ ,		16	25	ns
tTLH Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 3		5	8	ns
t <sub>THL</sub> Transition time, high-to-low-level output				7	12	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 20 V, See Figure 4	I <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> -6.5			mV



 $<sup>\</sup>S$  All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$  °C.


#### SN55454B, SN75454B DUAL PERIPHERAL POSITIVE-NOR DRIVERS

#### logic symbol†



 $<sup>^\</sup>dagger$ This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




# FUNCTION TABLE (EACH DRIVER)

Α	В	Υ
L	L	H (off state)
L	Н	L (on state)
Н	L	L (on state)
Н	Н	L (on state)

positive logic:  $Y = \overline{A + B} \text{ or } \overline{AB}$ 

#### schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	TEST CONDITIONS‡		SN55454B			SN75454B		
	PARAIVIE I ER	TEST CON			TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5		-1.2	- 1.5	V
ЮН	High-level output current	$V_{CC} = MIN,$ $V_{OH} = 30 V$	V <sub>IL</sub> = 0.8 V,			300			100	μА
Vol	Low-level output voltage	$V_{CC} = MIN,$ $I_{OL} = 100 \text{ mA}$	V <sub>IH</sub> = MIN,		0.25	0.5		0.25	0.4	V
101		$V_{CC} = MIN,$ $I_{OL} = 300 \text{ mA}$	V <sub>IH</sub> = MIN,		0.5	0.8		0.5	0.7	
lj.	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_1 = 5.5 V$			1		_	1	mA
ήн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μΑ
ΊL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		- 1	-1.6		- 1	- 1.6	mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0		13	17		13	17	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		61	79		61	79	mA


<sup>&</sup>lt;sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output				27	35	ns
tpHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA},$	$C_L = 15 pF$ ,		24	35	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 3		5	8	ns
tthL Transition time, high-to-low-level output				7	12	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 20 V, See Figure 4	l <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> -	-6.5		mV




 $<sup>^{\</sup>S}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.




- NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, Z $_{out}$   $\approx$  50  $\Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064.

#### FIGURE 1. PROPAGATION DELAY TIMES, EACH GATE (SN55450B ONLY)




- NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq$  1%, Z<sub>out</sub>  $\approx$  50  $\Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES, EACH TRANSISTOR (SN55450B ONLY)



- NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHZ, Z<sub>out</sub>  $\approx$  50  $\Omega$ .
  - B. When testing SN55450B, connect output Y to transistor base and ground the substrate terminal.
  - C. CL includes probe and jig capacitance.

#### FIGURE 3. SWITCHING TIMES OF COMPLETE DRIVERS




- NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz,  $Z_{out}$  = 50  $\Omega$ .
  - B. When testing SN55450B, connect output Y to transistor base with a 500-Ω resistor from there to ground, and ground the substrate terminal.
  - C. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 4. LATCH-UP TEST OF COMPLETE DRIVERS



#### TYPICAL CHARACTERISTICS




# -40




SN55450B TRANSISTOR





TRANSISTOR COLLECTOR-EMITTER SATURATION VOLTAGE



NOTE 7: These parameters must be measured using pulse techniques,  $t_W = 300~\mu s$ , duty cycle  $\leq 2\%$ .



#### SN55461 THRU SN55464 SN75461 THRU SN75463 DUAL PERIPHERAL DRIVERS

D2218, DECEMBER 1976-REVISED SEPTEMBER 1986

#### PERIPHERAL DRIVERS FOR HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 30 V (After Conducting 300 mA)
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame for Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


#### **SUMMARY OF SERIES 55461/75461**

DEVICE	LOGIC	PACKAGES
SN55461	AND	FK,JG
SN55462	NAND	FK,JG
SN55463	OR	FK,JG
SN55464	NOR	FK,JG
SN75461	AND	D,P
SN75462	NAND	D,P
SN75463	OR	D,P

#### SN55461, SN55462, SN55463, SN55464 . . . JG PACKAGE SN75461, SN75462, SN75463 . . . D OR P PACKAGE (TOP VIEW)



SN55461, SN55462, SN55463, SN55464, . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### description

These dual peripheral drivers are functionally interchangeable with SN55451B through SN55454B and SN75451B through SN75453B peripheral drivers, but are designed for use in systems that require higher breakdown voltages than those devices can provide at the expense of slightly slower switching speeds. Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55461/SN75461, SN55462/SN75462, SN55463/SN75463, and SN55464 are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic), with the output of the gates internally connected to the bases of the n-p-n output transistors.

Series 55461 drivers are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 75461 drivers are characterized for operation from 0 °C to 70 °C.



#### SN55461 THRU SN55464 SN75461 THRU SN75463 DUAL PERIPHERAL DRIVERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55461 SN55462 SN55463 SN55464	SN75461 SN75462 SN75463	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage		5.5	5.5	V
Interemitter voltage (see Note 2)		5.5	5.5	V
Off-state output voltage		35	35	V
Continuous collector or output current (see No	te 3)	400	400	mA
Peak collector or output current $(t_W \le 10 \text{ ms}, \text{ duty cycle} \le 50\%, \text{ see Note 3})$	500	500	mA	
	D package		725	
Continuous total dissipation at (or below)	FK package	1375		] mW
25 °C free-air temperature (see Note 4)	JG package	1050		7 ''''
	P package		1200	7
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range	,	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1,6 mm	IC mankage	300		°C
(1/16 inch) from case for 60 seconds	JG package	300		"
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or P package		260	· °C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.

- 2. This is the voltage between two emitters of a multiple-emitter transistor.
- 3. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
- 4. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.

#### DISSIPATION DERATING TABLE


	PACKAGE	POWER	DERATING	ABOVE
į	PACKAGE	RATING	FACTOR	TA
į	D	725 mW	5.8 mW/°C	25 °C
	FK	1375 mW	11 mW/°C	25°C
	JG	1050 mW	8.4 mW/°C	25 °C
	P.	1200 mW	9.6 mW/°C	25 °C

#### recommended operating conditions

		SN55461 THRU SN55464			SN75461 THRU SN75463			
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧	
High-level input voltage, VIH	2.2			2			٧	
Low-level input voltage, VIL			0.8			0.8	V	
Operating free-air temperature, TA	- 55		125	0		70	°C	




#### SN55461, SN75461 **DUAL PERIPHERAL POSITIVE-AND DRIVERS**




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



#### schematic (each driver)



#### **FUNCTION TABLE** (EACH DRIVER)

Α	В	Y
L	L	L (on state) .
L	н	L (on state)
Н	L	L (on state)
н	н	H (off state)

positive logic:\_  $Y = AB \text{ or } \overline{A} + \overline{B}$ 

Pin numbers shown are for D, JG, and P packages.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TECT CO.	UDITIONS!	SN55461			SN75461			
	PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	$I_{\parallel} = -12 \text{ mA}$		-1.2	-1.5		- 1.2	-1.5	V
ЮН	High-level output current	$V_{CC} = MIN,$ $V_{OH} = 35 V$	V <sub>IH</sub> = MIN,			300			100	μА
VOL	Low-level output voltage	$V_{CC} = MIN,$ $I_{OL} = 100 \text{ mA}$	V <sub>IL</sub> = 0.8 V,		0.25	0.5		0.25	0.4	V
VOL		$V_{CC} = MIN,$ $I_{OL} = 300 \text{ mA}$	$V_{IL} = 0.8 V,$		0.5	0.8		0.5	0.7	
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_1 = 5.5 V$			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μΑ
11L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		- 1	- 1.6		- 1	- 1.6	mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		56	76		56	76	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25 °C


PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
tpLH Propagation delay time, low-to-high-level output				30	55	ns
tPHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA},$	$C_L = 15 pF$ ,		25	40	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 1		8	20	ns
t <sub>THL</sub> Transition time, high-to-low-level output				10	20	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 30 V, See Figure 2	l <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> – 10			mV



<sup>&</sup>lt;sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

#### SN55462, SN75462 DUAL PERIPHERAL POSITIVE NAND DRIVERS

#### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

# FUNCTION TABLE (EACH DRIVER)


Α	В	Y
L	L	H (off state)
L	Н	H (off state)
н	, L	H (off state)
Н	Н	L (on state)

positive logic:  $Y = \overline{AB} \text{ or } \overline{A} + \overline{B}$ 

#### logic diagram (positive logic)



schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST SON	DITIONS!	SN55462			SN75462			
	PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5		-1.2	-1.5	V
ЮН	High-level output current	$V_{CC} = MIN,$	$V_{IL} = 0.8 V$			300			100	μА
.Оп		$V_{OH} = 35 V$				000				μ
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = MIN,$	VIH = MIN,		0.25	0.5		0.25	0.4	
		$I_{OL} = 100 \text{ mA}$		0.20		0.0		0.20	· · ·	V
		V <sub>CC</sub> = MIN,	$V_{IH} = MIN,$		0.5	0.8		0.5	0.7	1
		$I_{OL} = 300 \text{ mA}$		1		0.0		0.0	0.7	
Ιį	Input current at maximum input voltage	$V_{CC} = MAX$ ,	$V_1 = 5.5 V$			1			1	mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.4 \text{ V}$			40			40	μΑ
IIL.	Low-level input current	V <sub>CC</sub> = MAX,	$V_i = 0.4 V$		- 1.1	- 1.6		-1.1	-1.6	mA
Іссн	Supply current, outputs high	$V_{CC} = MAX$ ,	V <sub>1</sub> = 0		13	17		13	17	mA
CCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5 V		61	76		61	76	mA
+-	Prince Addition and Addition and Additional and Add									

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
tpLH Propagation delay time, low-to-high-level output				45	65	ns
tpHL Propagation delay time, high-to-low-level output	l <sub>O</sub> ≈ 200 mA,	$C_L = 15 pF$ ,		30	50	ns
tTLH Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 1		13	25	ns
t <sub>THL</sub> Transition time, high-to-low-level output				10	20	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 30 V,	I <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> - 10			mV.
VOH Tright-level output voltage after switching	See Figure 2					



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

#### SN55463, SN75463 DUAL PERIPHERAL POSITIVE-OR DRIVERS


# logic symbol<sup>†</sup> 1A $\frac{(1)}{(2)}$ $\geq 1 \, \bigcirc$ (3) 1Y 1B $\frac{(6)}{(7)}$ (5) 2Y

## FUNCTION TABLE (EACH DRIVER)


Α	В	Υ
L	Ĺ	L (on state)
L	H	H (off state)
Н	L	H (off state)
Н	н	H (off state)

positive logic:  $Y = A + B \text{ or } \overline{\overline{A}\overline{B}}$ 

#### logic diagram (positive logic)



schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN55463		SN75463				
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	TYP	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5		-1.2	- 1.5	٧
ЮН	High-level output current	$V_{CC} = MIN,$ $V_{OH} = 35 V$	V <sub>IH</sub> = MIN,			300			100	μΑ
V <sub>OL</sub> Lo	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 100 mA	V <sub>IL</sub> = 0.8 V,		0.25	0.5		0.25	0.4	v
		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 300 mA	V <sub>IL</sub> = 0.8 V,		0.5	0.8		0.5	0.7	ľ
Ц	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_1 = 5.5 V$			1			. 1	mA
<sup>I</sup> IH	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μΑ
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		- 1	-1.6		- 1	-1.6	mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		58	76		58	76	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
tpLH Propagation delay time, low-to-high-level output				30	55	ns
tpHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA},$	$C_L = 15 pF$ ,		25	40	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 1		8	25	ns
t <sub>THL</sub> Transition time, high-to-low-level output				10	25	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 30 V,	l <sub>O</sub> ≈ 300 mA,	Vs - 10			mV
VOH Trigit-level output voltage after switching	See Figure 2		1	148-10		




 $<sup>^\</sup>dagger \text{This}$  symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.


#### SN55464 DUAL PERIPHERAL POSITIVE-NOR DRIVER

#### logic symbol†



 $<sup>^\</sup>dagger \text{This}$  symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




#### FUNCTION TABLE (EACH DRIVER)

Α	В	Y
L	L	H (off state)
L	Н	L (on state)
н	L	L (on state)
н	н	L (on state)

positive logic:  $Y = \overline{A + B} \text{ or } \overline{AB}$ 

#### schematic (each driver)



Pin numbers shown are for the JG package.

Resistor values shown are nominal.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN55464			
		TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT	
VIK	Input clamp voltage	$V_{CC} = MIN$ , $I_{\parallel} = -12 \text{ mA}$		-1.2	- 1.5	V	
ЮН	High-level output current	$V_{CC} = MIN$ , $V_{IL} = 0.8 V$ , $V_{OH} = 35 V$			300	μА	
VOL	Low-level output voltage	$V_{CC} = MIN$ , $V_{IH} = MIN$ , $I_{OL} = 100 \text{ mA}$		0.25	0.5	V	
		$V_{CC} = MIN$ , $V_{IH} = MIN$ , $I_{OL} = 300 \text{ mA}$		0.5	0.8	'	
l <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX$ , $V_I = 5.5 V$			1	mA	
ЧH	High-level input current	$V_{CC} = MAX$ , $V_1 = 2.4 V$			40	μА	
1L	Low-level input current	$V_{CC} = MAX$ , $V_{I} = 0.4 V$		- 1	-1.6	mA	
<sup>1</sup> ССН	Supply current, outputs high	$V_{CC} = MAX, V_1 = 0$		14	19	mA	
ICCL	Supply current, outputs low	$V_{CC} = MAX$ , $V_1 = 5 V$		67	85	mA	


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			40	65	ns
tpHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA},  C_L = 15 \text{ pF},$		30	50	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ , See Figure 1		8	20	ns
tTHL Transition time, high-to-low-level output			10	20	ns
VOH High-level output voltage after switching	$V_S = 30 \text{ V},  I_O \approx 300 \text{ mA},$	Vs-1	^		mV
VOH might-level output voitage after switching	See Figure 2	VS-1			'''V




 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHZ,  $Z_{out} \approx$  50  $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

#### FIGURE 1. SWITCHING TIMES



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz,  $Z_{out}$  = 50  $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST

# SN75465 THRU SN75469 DARLINGTON TRANSISTOR ARRAYS

D2625, DECEMBER 1976-REVISED SEPTEMBER 1986

#### HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

- 500 mA Rated Collector Current (Single Output)
- High-Voltage Outputs . . . 100 V
- Output Clamp Diodes
- Inputs Compatible with Various Types of Logic
- Relay Driver Applications
- Higher-Voltage Versions of ULN2005A, ULN2001A, ULN2002A, ULN2003A, and ULN2004A, Respectively, for Commercial Temperature Range


D OR N PACKAGE (TOP VIEW)								
1B [	ſī	U <sub>16</sub>	1c					
2B 🗌	2	15	] 2C					
3B [	3	14	] зс					
4B [	]4	13	] 4C					
5B [	5	12	] 5C					
6B [	6	11	] 6C					
7B [	7	10	] 7C					
E [	8	9	🛚 сом					

#### description

The SN75465, SN75466, SN75467, SN75468, and SN75469 are monolithic high-voltage, high-current Darlington transistor arrays. Each consists of seven n-p-n Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 milliamperes. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers.


The SN75465 has a 1050-ohm series base resistor and is especially designed for use with TTL where higher current is required and loading of the driving source is not a concern. The SN75466 is a general-purpose array and may be used with TTL, P-MOS, CMOS, and other MOS technologies. The SN75467 is specifically designed for use with 14- to 25-volt P-MOS devices and each input has a zener diode and resistor in series to limit the input current to a safe limit. The SN75468 has a 2700-ohm series base resistor for each Darlington pair for operation directly with TTL or 5-volt CMOS. The SN75469 has a 10.5-kilohm series base resistor to allow its operation directly from CMOS or P-MOS that use supply voltages of 6 to 15 volts. The required input current is below that of the SN75468 and the required voltage is less than that required by the SN75467.

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram




Copyright © 1986, Texas Instruments Incorporated



# SN75465 THRU SN75469 DARLINGTON TRANSISTOR ARRAYS

#### schematics (each Darlington pair)



SN75465, SN75468, SN75469

All resistor values shown are nominal.

# absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Collector-emitter voltage
Input voltage (see Note 1): SN75465
SN75467, SN75468, SN75469
Peak collector current (see Figures 14 and 15)
Output clamp diode current
Total emitter-terminal current
Continuous dissipation (total package) at (or below) 25 °C free-air temperature (see Note 2):
Continuous dissipation (total package) at (or below) 25°C free-air temperature (see Note 2).
D package 950 mW
D package
D package         950 mW           N package         1650 mW

- NOTES: 1. All voltage values are with respect to the emitter/substrate terminal, E, unless otherwise noted.
  - 2. For operation above 25 °C free-air temperature, derate the D package linearly at the rate of 7.6 mW/ °C and derate the N package linearly at the rate of 13.2 mW/°C.



# SN75465, SN75466, SN75467 DARLINGTON TRANSISTOR ARRAYS

# electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	PARAMETER	TEST	TEST CONDITIONS	S	N7546	5	UNIT
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNII
ICEX	Collector cutoff current	1	$V_{CE} = 100 \text{ V}, I_{I} = 0$			50	μА
ICEX	Concetor cutoff current	<u>'</u>	$V_{CE} = 100 \text{ V}, I_{I} = 0, T_{A} = 70 ^{\circ}\text{C}$			100	"
l(off)	Off-state input current	3	$V_{CE} = 100 \text{ V}, I_{C} = 500 \mu\text{A}, T_{A} = 70 ^{\circ}\text{C}$	50	65		μΑ
11	Input current	4	V <sub>I</sub> = 3 V		1.5	2.4	mA
V <sub>I(on)</sub>	On-state input voltage	5	$V_{CE} = 2 \text{ V},  I_{C} = 350 \text{ mA}$	1		2.4	V
	Collector-emitter		$I_{\rm I} = 250  \mu \text{A},  I_{\rm C} = 100  \text{mA}$		0.9	1.1	
VCE(sat)	saturation voltage	6	$I_1 = 350  \mu A$ , $I_C = 200  \text{mA}$		1.0	1.3	v
	saturation voltage	ĺ	$I_1 = 500  \mu A$ , $I_C = 350  \text{mA}$		1.2	1.6	1
-5	Clamp diode reverse current	7	V <sub>R</sub> = 100 V			50	μА
<sup>I</sup> R	Clamp diode reverse current	′	$V_{R} = 100 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$			100	μ^
VF	Clamp diode forward	8	IF = 350 mA		1.7	2	V
٧٢	voltage	Ů	if = 330 iiin		1.7		v
Ci	Input capacitance		$V_{\parallel} = 0 \text{ V}, \qquad f = 1 \text{ MHz}$		15	25	pF

# electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS	s	N7546	6	SN75467			UNIT
	PARAMETER	FIGURE	E   TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
		1	V <sub>CE</sub> = 100 V, I <sub>I</sub> = 0			50			50	
ICEX	Collector cutoff current	'	V <sub>CE</sub> = 100 V, I <sub>I</sub> = 0			100			100	μΑ
		2	$T_A = 70$ °C $V_I = 6$ V						500	1
l(off)	Off-state input current	3	$V_{CE} = 50 \text{ V, I}_{C} = 500 \mu\text{A,}$ $T_{A} = 70 ^{\circ}\text{C}$	50	65		50	65		μΑ
T <sub>I</sub>	Input current	4	V <sub>I</sub> = 17 V					0.82	1.25	mA
hFE	Static forward current transfer ratio	6	V <sub>CE</sub> = 2 V, I <sub>C</sub> = 350 mA	1000						
V <sub>I(on)</sub>	On-state input voltage	5	V <sub>CE</sub> = 2 V, I <sub>C</sub> = 300 mA						13	V
	Collector-emitter		$I_{\rm I} = 250  \mu A$ , $I_{\rm C} = 100  \rm mA$		0.9	1.1		0.9	1.1	
V <sub>CE(sat)</sub>	saturation voltage	6	$I_1 = 350  \mu A$ , $I_C = 200  mA$		1.0	1.3		1.0	1.3	\ \
	saturation voltage		$I_1 = 500  \mu A$ , $I_C = 350  \text{mA}$		1.2	1.6		1.2	1.6	
1 <sub>R</sub>	Clamp diode reverse current	7	$V_R = 100 V$			50			50	μА
'H	diamp diode reverse carrent	,	$V_R = 100 \text{ V}, T_A = 70 ^{\circ}\text{C}$			100			100	μ.
VF	Clamp diode forward voltage	8	I <sub>F</sub> = 350 mA		1.7	2		1.7	2	V
Ci	Input capacitance		$V_1 = 0 V$ , $f = 1 MHz$		15	25		15	25	pF

# SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

# electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS			SI	N7546	8	S	UNIT			
	PANAIVIE I EN	FIGURE	TEST C	UNDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		1	V <sub>CE</sub> = 100				50			50	
ICEX	Collector cutoff current		V <sub>CE</sub> = 100	V, I <sub>I</sub> = 0			100			100	μΑ
		2	$T_A = 70$ °C	$V_I = 1 V$						500	,
I <sub>I(off)</sub>	Off-state input current	3		$V_{CE} = 50 \text{ V}, I_{C} = 500 \mu\text{A},$ $T_{A} = 70 ^{\circ}\text{C}$		65		50	65		μА
			V <sub>I</sub> = 3.85 V	1		0.93	1.35				
H	Input current	4	$V_I = 5 V$	<u>'</u>					0.35	0.5	mA
			V <sub>I</sub> = 12 V						1.0	1.45	1
			V <sub>CE</sub> = 2 V	$I_C = 125 \text{ mA}$						5	5 6
		5		I <sub>C</sub> = 200 mA			2.4			6	
$V_{I(on)}$	On-state input voltage			I <sub>C</sub> = 250 mA			2.7			7 V	
1(011)		_	102 -								1
				$I_C = 300 \text{ mA}$			3				]
				I <sub>C</sub> = 350 mA				<u> </u>		8	
	Collector-emitter			, I <sub>C</sub> = 100 mA		0.9	1.1		0.9	1.1	ļ
V <sub>CE(sat)</sub>	saturation voltage	6		, I <sub>C</sub> = 200 mA		1.0	1.3		1.0	1.3	\ \
			$I_I = 500 \mu A$	$I_{C} = 350 \text{ mA}$		1.2	1.6		1.2	1.6	<u> </u>
IR	Clamp diode reverse current	7	$V_{R} = 100 V$				50			50	μΑ
'n	Siding diodo tovolad culton		$V_{R} = 100 V$	/, T <sub>A</sub> = 70°C			100			100	μΑ
VF	Clamp diode forward voltage	8	IF = 350 m	Α		1.7	2		1.7	2	V
Ci	Input capacitance		$V_1 = 0 V$	f = 1 MHz		15	25		15	25	pF

# switching characteristics at 25 °C free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_S = 50 \text{ V},  R_L = 163 \Omega,$	T	0.25	1	μs
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, See Figure 9		0.25	1	μS
∨он	High-level output voltage after switching	$V_S = 50 \text{ V},  I_O \approx 300 \text{ mA},$ See Figure 10	V <sub>S</sub> -20			m∨






FIGURE 1. ICEX




FIGURE 2. ICEX




FIGURE 3. II(off)




FIGURE 4. II







FIGURE 5. VI(on)




NOTE: I is fixed for measuring  $V_{\text{CE(sat)}}$ , variable for measuring  $h_{\text{FE}}$ .


FIGURE 6. hFE, VCE(sat)












NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \ \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

C. For testing the '465, '466, and '468,  $V_{IH} = 3 \text{ V}$ ; for the '467,  $V_{IH} = 13 \text{ V}$ ; for the '469,  $V_{IH} = 8 \text{ V}$ .

#### FIGURE 9. PROPAGATION DELAY TIMES



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50  $\Omega$ .

B. C<sub>1</sub> includes probe and jig capacitance.

C. For testing the '465, '466, and '468,  $V_{IH}$  = 3 V; for the '467,  $V_{IH}$  = 13 V; for the '469,  $V_{IH}$  = 8 V.

#### FIGURE 10. LATCH-UP TEST



II-Input Current-µA


FIGURE 13

#### TYPICAL CHARACTERISTICS COLLECTOR-EMITTER COLLECTOR-EMITTER SATURATION VOLTAGE SATURATION VOLTAGE COLLECTOR CURRENT COLLECTOR CURRENT COLLECTOR CURRENT vs INPUT CURRENT (ONE DARLINGTON) (TWO DARLINGTONS PARALLELED) VCE(sat)-Collector-Emitter Saturation Voltage-V RL = 10 Ω Saturation Voltage 450 TA = 25°C 400 2.0 20 VS = 10 V I<sub>1</sub> = 250 μA 350 Current II = 350 #A VS = 8 V = 500 µA 300 1.5 1.5 -Collector -Collector-Emitter 250 = 500 µA 1.0 200 1.0 150 0.5 100 100 200 300 400 500 600 700 800 100 200 300 400 500 600 700 800 50 75 100 125 150 175 200

IC(tot)-Total Collector Current-mA


FIGURE 12

# THERMAL INFORMATION





Ic-Collector Current-mA

FIGURE 11



## TYPICAL APPLICATION DATA







SN75465

P-MOS TO LOAD

TTL TO LOAD





USE OF PULL-UP RESISTORS TO INCREASE DRIVE CURRENT

# SN55471 THRU SN55474 SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

D2130, DECEMBER 1976-REVISED SEPTEMBER 1986


#### PERIPHERAL DRIVERS FOR HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 55 V (After Conducting 300 mA)
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


#### SUMMARY OF SERIES 55471/75471

DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN55471	AND	FK,JG
SN55472	NAND	FK,JG
SN55473	OR	FK,JG
SN55474	NOR	FK,JG
SN75471	AND	D,P
SN75472	NAND	D,P
SN75473	OR	D,P

#### SN55471, SN55472, SN55473, SN55474 . . . JG PACKAGE SN75471, SN75472, SN75473 . . . D OR P PACKAGE (TOP VIEW)



SN55471, SN55472, SN55473, SN55474 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

## description

Series 55471/75471 dual peripheral drivers are functionally interchangeable with Series 55451B/75451B and Series 55461/75461 peripheral drivers, but are designed for use in systems that require higher breakdown voltages than either of those series can provide at the expense of slightly slower switching speeds than Series 55451B/75451B (limits are the same as Series 55461/75461). Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55471/SN75471, SN55472/SN75472, SN55473/SN75473, and SN55474 are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

Series 55471 drivers are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125 °C. Series 75471 drivers are characterized for operation from 0 °C to 70 °C.



# SN55471 THRU SN55474 SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55471 SN55472 SN55473 SN55474	SN75471 SN75472 SN75473	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	٧
Input voltage		5.5	5.5	٧
Interemitter voltage (see Note 2)		5.5	5.5	٧
Off-state output voltage		70	70	٧
Continuous collector or output current (see Note 3)			400	mA
Peak collector or output current ( $t_W \le 10$ ms, duty cycle $\le 50\%$	, see Note 3)	500	500	mA
	D package		725	
Continuous total dissipation at (or below)	FK package	1375		\ A /
25 °C free-air temperature (see Note 4)	JG package	1050		mW
	P package		1200	
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	JG package	300		°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or P package		260	°C

- NOTES: 1. Voltage values are with respect to the network ground terminal unless otherwise specified.
  - 2. This is the voltage between two emitters of a multiple-emitter transistor.
    - 3. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
    - 4. For operation above 25 °C free-air temperature, refer to the Dissipation Derating Table.

#### **DISSIPATION DERATING TABLE**

PACKAGE	POWER	DERATING	ABOVE
FACKAGE	RATING	FACTOR	TA
D	725 mW	5.8 mW/°C	25°C
FK	1375 mW	11.0 mW/°C	25 °C
JG	1050 mW	8.4 mW/°C	25 °C
P	1200 mW	9.6 mW/°C	25 °C

# recommended operating conditions

		SN55471 SN55472 SN55473 SN55474			SN75471 SN75472 SN75473		
	MIN	MOM	MAX	MIN	NOM	MAX	]
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	. 5	5.25	V
High-level input voltage, VIH	2.2			. 2			V
Low-level input voltage, VIL		<del></del>	0.8			0.8	V
Operating free-air temperature, TA	-55		125	0		70	°C



# SN55471, SN75471 DUAL PERIPHERAL POSITIVE AND DRIVERS


# logic symbol<sup>†</sup> 1A $\frac{(1)}{(2)}$ 2A $\frac{(6)}{(7)}$ 2B $\frac{(7)}{(7)}$ (5) 2Y

#### FUNCTION TABLE (EACH DRIVER)


Α	В	Υ
L	L	L (on state)
L	Н	L (on state)
Н	L	L (on state)
н	Н	H (off state)

positive logic:  $Y = AB \text{ or } \overline{A} + \overline{B}$ 

#### logic diagram (positive logic)



schematic (each driver)



Pin numbers shown are for the JG, D, and P packages.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COL	NDITIONS‡	Sf	V5547	1	SN75471			UNIT
	PARAMETER	IEST COI	MIN	TYP⁵	MAX	MIN	TYP⁵	MAX	UNII	
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	$I_{\parallel} = -12 \text{ mA}$		-1.2	-1.5		-1.2	- 1.5	٧
Іон	High-level output current	$V_{CC} = MIN,$ $V_{OH} = 70 V$	V <sub>IH</sub> = MIN,			300			100	μΑ
Vai	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 100 mA	V <sub>IL</sub> = 0.8 V,		0.25	0.5		0.25	0.4	V
VOL	Low-level output voltage	$V_{CC} = MIN,$ $I_{OL} = 300 \text{ mA}$	V <sub>JL</sub> = 0.8 V,		0.5	0.8		0.5	0.7	ľ
1 <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_{J} = 5.5 \text{ V}$			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μΑ
ΉL	Low-level input current	$V_{CC} = MAX$ ,	$V_{j} = 0.4 V$		- 1	-1.6		- 1	-1.6	mA
ІССН	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		56	76		56	76	mA

<sup>&</sup>lt;sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output				30	55	ns
tpHL Propagation delay time, high-to-low-level output	I <sub>O</sub> ≈ 200 mA,	$C_L = .15 pF$ ,		25	40	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 1		8	20	ns
t <sub>THL</sub> Transition time, high-to-low-level output				10	20	ns
VOH High-level output voltage after switching	$V_{S} = 55 V$ ,	I <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> - 18			mV
VOH High-level output voltage after switching	See Figure 2		VS-10			1110




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

 $<sup>^{\</sup>S}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ .


# SN55472, SN75472 **DUAL PERIPHERAL POSITIVE NAND DRIVERS**

## logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



schematic (each driver)



#### **FUNCTION TABLE** (EACH DRIVER)

Α	В	Y
L	L	H (off state)
,L	H	H (off state)
Н	L	H (off state)
Н	н	L (on state)

positive logic:  $Y = \overline{AB} \text{ or } \overline{A} + \overline{B}$ 

Pin numbers shown are for the JG, D, and P packages.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS <sup>‡</sup>		SI	V55472	2	S	N75472	2		
	PARAMETER	TEST CO	NDITIONS*	MIN	TYP§	MAX	MIN	TYP⁵	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5		-1.2	-1.5	V
ЮН	High-level output current	V <sub>CC</sub> = MIN, V <sub>OH</sub> = 70 V	V <sub>IL</sub> = 0.8 V,			300			100	μА
VOI	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 100 mA	V <sub>IH</sub> = MIN,		0.25	0.5		0.25	0.4	V
VOL	Low-level output voltage	$V_{CC} = MIN,$ $I_{OL} = 300 \text{ mA}$	V <sub>IH</sub> = MIN,		0.5	0.8		0.5	0.7	] `
Ŋ	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	$V_{  } = 5.5 \text{ V}$			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μΑ
կլ	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		-1.1	-1.6		- 1.1	- 1.6	mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0		13	17		13	17	mΑ
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		61	76		61	76	mA

<sup>&</sup>lt;sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			45	65	ns
tpHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ ,		30	50	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ , See Figure 1		13	25	ns
t <sub>THL</sub> Transition time, high-to-low-level output			10	20	ns
VOH High-level output voltage after switching	$V_S = 55 \text{ V}, \qquad I_O \approx 300 \text{ mA},$ See Figure 2	V <sub>S</sub> -18			mV



 $<sup>^{\</sup>S}$  All typical values are at VCC = 5 V, TA = 25 °C.

# SN55473, SN75473 **DUAL PERIPHERAL POSITIVE OR DRIVERS**

#### logic symbol<sup>†</sup>

1B (		≥1⊅	۵	(3) 1Y
2A (	6) 7)			(5) 2Y


<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

#### **FUNCTION TABLE** (EACH DRIVER)


Α	В	Υ
L	L	L (on state)
L	Н	H (off state)
Н	L	·H (off state)
Н	Н	H (off state)

positive logic:  $Y = A + B \text{ or } \overline{\overline{A}\overline{B}}$ 

# logic diagram (positive logic)



schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for the JG, D, and P packages.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS <sup>‡</sup>		SI	V5547	3	SI	N7547	3	UNIT	
	PARAMETER	IESI COI	NDITIONS*	MIN	TYP§	MAX	MIN	TYP§	TYP	UNII
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5		-1.2	-1.5	V
Іон	High-level output current	$V_{CC} = MIN,$ $V_{OH} = 70 V$	V <sub>IH</sub> = MIN,			300			100	μΑ
Voi	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 100 mA	$V_{IL} = 0.8 V,$		0.25	0.5		0.25	0.4	V
VOL	Low-level output voltage	$V_{CC} = MIN,$ $I_{OL} = 300 \text{ mA}$	$V_{IL} = 0.8 V,$		0.5	0.8		0.5	0.7	*
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μΑ
IL	Low-level input current	V <sub>CC</sub> = MAX,	$V_1 = 0.4 \text{ V}$		-1	-1.6		- 1	-1.6	mA
ІССН	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		58	76		58	76	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, $TA = 25 ^{\circ}C$


PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output				30	55	ns
tpHL Propagation delay time, high-to-low-level output	$I_0 \approx 200 \text{ mA},$	$C_L = 15 pF$ ,		25	40	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ ,	See Figure 1		8	25	ns
t <sub>THL</sub> Transition time, high-to-low-level output				10	25	ns
VOH High-level output voltage after switching	V <sub>S</sub> = 55 V,	I <sub>O</sub> ≈ 300 mA,	V <sub>S</sub> - 18			mV
VOH might-level output voltage after switching	See Figure 2		VS-10	'		1117



 $<sup>^{\</sup>S}$  All typical values are at VCC = 5 V, TA = 25 °C.


# SN55474 **DUAL PERIPHERAL POSITIVE-NOR DRIVER**

# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.


# logic diagram (positive logic)



#### **FUNCTION TABLE** (EACH DRIVER)

Α	В	Y
L	L	H (off state)
L	н	L (on state)
н	L	L (on state)
Н	Н	L (on state)

positive logic:  $Y = \overline{A + B} \text{ or } \overline{AB}$ 



Pin numbers shown are for the JG package.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN55474			
		TEST CO	NDITIONS‡	MIN	TYP§	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-1.2	-1.5	V
ЮН	High-level output current	V <sub>CC</sub> = MIN, V <sub>OH</sub> = 70 V	$V_{IL} = 0.8 V,$			300	μΑ
Vai	Low lovel output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 100 mA	V <sub>IH</sub> = MIN,		0.25	0.5	v
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 300 mA	V <sub>IH</sub> = 2 V,		0.5	0.8	
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
ΙΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40	μΑ
IIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V		-1	-1.6	mA
Іссн	Supply current, outputs high	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		14	19	mA
ICCL	Supply current, outputs low	VCC = MAX.	V <sub>I</sub> = 5 V		67	85	mA


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			40	65	ns
tPHL Propagation delay time, high-to-low-level output	$I_O \approx 200 \text{ mA},  C_L = 15 \text{ pF},$		30	50	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	$R_L = 50 \Omega$ , See Figure 1		8	20	ns
t <sub>THL</sub> Transition time, high-to-low-level output			10	20	ns
VOH High-level output voltage after switching	$V_S = 55 \text{ V},$ $I_O \approx 300 \text{ mA},$ See Figure 2	V <sub>S</sub> -	-18		mV




<sup>§</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx$  50  $\Omega$ . B.  $C_1$  includes probe and jig capacitance.

#### FIGURE 1. SWITCHING TIMES



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz, Z<sub>out</sub>  $\approx$  50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST



# SN75476 THRU SN75479 **DUAL PERIPHERAL DRIVERS**


D2284, DECEMBER 1976-REVISED SEPTEMBER 1986

- Characterized for Use to 300 mA
- No Output Latch-Up at 55 V (After Conducting 300 mA)
- High-Voltage Outputs (100 V Typical)
- **Output Clamp Diodes for Transient** Suppression (300 mA, 70 V)
- TTL- or MOS-Compatible Diode-Clamped Inputs
- P-N-P Inputs Reduce Input Current
- Standard Supply Voltage
- Suitable for Hammer-Driver Applications
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability

#### description

Series 75476 dual peripheral drivers are designed for use in systems that require high current, high voltage, and fast switching times. The SN75476, SN75477, SN75478, and SN75479 provide AND, NAND, OR, and NOR drivers, respectively. These devices have diodeclamped inputs as well as high-current, highvoltage clamp diodes on the outputs for inductive transient protection.

The SN75476, SN75477, SN75478, and SN75479 drivers are characterized for operation from 0°C to 70°C.



PRODUCTION DATA documents contain

# D OR P PACKAGE (TOP VIEW)

s [[1	<b>U</b> 8	□∨cc
1A 🛮 2	7	] 2A
1Y 🛮 3	6	] 2Y
GND ☐4	5	CLAMP

#### **FUNCTION TABLES**

#### SN75476 (EACH AND DRIVER)

INPUTS		OUTPUT
A S		Y
Н	Н	Н
L	Х	L
x	L	L

#### SN75477 (EACH NAND DRIVER)

INP	UTS	OUTPUT
A S		· Y
Н	Н	L
L	Х	н
х	ĻL	н

#### SN75478 (EACH OR DRIVER)

INP	UTS	OUTPUT
A S		Y
Н	Х	Н
х	Н	н
L	L	L

#### SN75479 (EACH NOR DRIVER)

INP	UTS	OUTPUT
Α	S	Y
Н	Х	L
Х	Н	L
L	L	н


H = high level


L = low level


X = irrelevant


# SN75476 THRU SN75479 **DUAL PERIPHERAL DRIVERS**

# logic symbols†













## logic diagrams (positive logic)









These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Continuous output current (see Note 2)
Peak output current: $t_W \le 10$ ms, duty cycle $\le 50\%$
$t_W \le 30$ ns, duty cycle $\le 0.002\%$
Output clamp diode current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
P package
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation ratings.
  - 3. For operation above 25 °C free-air temperature, derate the D package at the rate of 5.8 mW/°C and the P package at the rate of 9.6 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	٧
High-level input voltage, VIH	· 2			٧
Low-level input voltage, V <sub>IL</sub>			0.8	V
Operating free-air temperature, TA	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYPt	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA			-0.95	-1.5	٧
Іон	High-level output current		$V_{CC} = 4.5 \text{ V},$ $V_{IL} = 0.8 \text{ V},$			1	100	μΑ
VOL	Low-level output voltage			I <sub>OL</sub> = 100 mA I <sub>OL</sub> = 175 mA I <sub>OL</sub> = 300 mA		0.16 0.22 0.33	0.3 0.5 0.6	>
V <sub>(BR)O</sub>	Output breakdown voltage		$V_{CC} = 4.5 \text{ V},$		70	100		V
V <sub>R(K)</sub>	Output clamp diode reverse voltage		$V_{CC} = 4.5 \text{ V},$	I <sub>R</sub> = 100 μA	70	100		V
V <sub>F(K)</sub>	Output clamp diode forward voltage		$V_{CC} = 4.5 V,$	I <sub>F</sub> = 300 mA	0.8	1.15	1.6	٧
ΊΗ	High-level input current		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V		0.01	10	μΑ
IIL	Low-level input current	A input Strobe S	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.8 V		-80 -160	- 110 - 220	μА
		SN75476		V <sub>I</sub> = 5 V		10	17	
١.	Country and a standard black	SN75477	V <sub>CC</sub> = 5.5 V	V <sub>1</sub> = 0		10	17	mA
Іссн	Supply current, outputs high	SN75478	vCC = 5.5 v	V <sub>I</sub> = 5 V		10	17	'''^
	·	SN75479		V <sub>I</sub> = 0		10	17	
		SN75476		V <sub>I</sub> = 0		54	75	
	Supply current, outputs low	SN75477	) Vaa - 55 V	V <sub>1</sub> = 5 V		54	75	mA
ICCL		SN75478	$V_{CC} = 5.5 V$	V <sub>1</sub> = 0		54	75	] '''^
		SN75479		V <sub>I</sub> = 5 V		54	75	

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .




# SN75476 THRU SN75479 **DUAL PERIPHERAL DRIVERS**

# switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			200	350	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF}, R_L = 100 \Omega,$		200	350	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	See Figure 1		50	125	ns
<sup>t</sup> THL	Transition time, high-to-low-level output			90	125	ns
Voн	High-level output voltage after switching	$V_S = 55 \text{ V, I}_O \approx 300 \text{ mA,}$ See Figure 2	V <sub>S</sub> - 18			mV

#### PARAMETER MEASUREMENT INFORMATION





NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out}$  = 50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 1. SWITCHING CHARACTERISTICS









NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50  $\Omega$ .


B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2. LATCH-UP TEST

# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

D2832, MARCH 1984-REVISED OCTOBER 1986

- Three-State Outputs
- Continuous Output Current of ±2 A
- Outputs Can Switch 40 V
- Transient Suppression
- Thermal Shutdown
- Inputs Compatible with TTL and 5-V CMOS
- VCC Range: 8 V to 40 V



#### description


The SN75603, SN75604, and SN75605 are high-current half-H drivers designed for high-current switching of bidirectional loads at voltages from 8 V to 40 V. The devices are ideal for the switching of bidirectional dc and stepping motors.


#### **FUNCTION TABLE**


INF	PUTS		OUTPUT	
EN	DIR	SN75603	SN75604	SN75605
L	L	Z	Z	L
L	н	· Z	z	z
н	L	L	н	z
Н	н	н	L	н

The SN75603 and SN75604 are designed to be used together in pairs, which eliminates the need for additional control logic. The SN75605 is a functional replacement for Sprague UDN2949. By controlling the enable and direction inputs, these devices may be placed in the high-impedance output state.


#### logic symbols









#### logic diagrams (positive logic)







Copyright © 1984, Texas Instruments Incorporated

# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	40 V
Output voltage, VO	
Input voltage, V <sub>I</sub>	
Output current, Io	
Continuous total power dissipation at (or below) 110 °C case temperature (see Note 1)	10 W
Continuous total power dissipation at (or below) 25 °C free-air temperature (see Note 2) .	2 W
Operating case or virtual junction temperature range40°	°C to 150°C
Storage temperature range65°	°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

- NOTES: 1. For operation above 110 °C case temperature, derate linearly at the rate of 250 mW/°C.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	8		40	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	٧
TC	Case temperature	-40		125	°C
TJ	Junction temperature	-40		150	°C

# electrical characteristics, VCC = 8 V to 40 V, TA = 25 °C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	l <sub>l</sub> = 12 mA		-0.9	-1.5	٧
Voн	High-level output voltage	$I_{OH} = -1 A$	V <sub>CC</sub> - 1.5	V <sub>CC</sub> -0.9		V
٧ОН	riigh-level output voltage	I <sub>OH</sub> = -2 A	V <sub>CC</sub> -2	V <sub>CC</sub> - 1.2		\ \ \
VoL	Low-level output voltage	I <sub>OL</sub> = 1 A		0.9	1.5	V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 A		1.1	2	1 "
V	High-level output clamp voltage	I <sub>O</sub> = 1 A		V <sub>CC</sub> + 1.2	V <sub>CC</sub> + 1.5	V
Vокн	High-level output clamp voltage	I <sub>O</sub> = 2 A		V <sub>CC</sub> + 1.4	V <sub>CC</sub> +2	l "
Vara	Low-level output clamp voltage	i <sub>O</sub> = -1 A		-1.2	- 1.5	V
VOKL		$I_0 = -2 A$		- 1.4	-2	
lo-	High-impedance-state	V <sub>O</sub> = 40 V		0.1	100	μΑ
loz	output current	V <sub>O</sub> = 0		-0.1	- 100	] "
ΊΗ	High-level input current	V <sub>I</sub> = 5.5 V		0.01	10	μА
I <sub>I</sub> L	Low-level input current	V <sub>1</sub> = 0		-8	- 20	μА
		Output at high impedance		16	30	
Icc	Supply current	Output at high level		35	50	mA
		Output at low level		30	40	



# SN75603, SN75604, SN75605 HIGH-CURRENT HALF-H DRIVERS

# switching characteristics, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vоzн	High-impedance-state output voltage after switching with high-level voltage applied	$V_{CC}=40 \text{ V},  I_{OL}\approx 2 \text{ A},$ $L=2 \text{ mH}, \qquad R=19 \Omega,$ $C_L=15 \text{ pF}, \qquad \text{See Figure 1}$	V <sub>CC</sub> - 10			mV
VozL	High-impedance-state output voltage after switching with low-level voltage applied	$V_{CC} = 40 \text{ V},  I_{OH} \approx -2 \text{ A},$ $L = 2 \text{ mH}, \qquad R = 19 \Omega,$ $C_L = 15 \text{ pF}, \qquad \text{See Figure 2}$			10	mV
<sup>t</sup> PZH	Enable time to the high level	V <sub>CC</sub> = 25 V,		1.3		μs
tPHZ	Disable time from the high level	$V_{CC} = 25 \Omega$ ,		1.8		μS
tTZH	Enable transition time to the high level	$C_L = 15 pF$ ,		70		ns
tTHZ	Disable transition time from the high level	See Figure 3		500		ns
tPZL	Enable time to the low level	V <sub>CC</sub> = 25 V,		1		μS
tPLZ	Disable time from the low level	$R_L = 25 \Omega$ ,		2.5		μS
tTZL	Enable transition time to the low level	C <sub>L</sub> = 15 pF,		100		ns
<sup>t</sup> TLZ	Disable transition time from the low level	See Figure 4		100		ns





NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{OUt}$  = 50  $\Omega$ ,  $t_f \leq$  5 ns,  $t_f \leq$  5 ns.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. DIR is low for SN75603 and SN75605, and high for SN75604.

FIGURE 1. LATCH-UP TEST









NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out}$  = 50  $\Omega$ ,  $t_r \le 5$  ns.

- B. C<sub>I</sub> includes probe and jig capacitance.
- C. DIR is low for SN75603 and SN75605, and high for SN75604.

FIGURE 2. LATCH-UP TEST



TEST CIRCUIT




VOLTAGE WAVEFORING


NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out}$  50  $\Omega$ ,  $t_r \le 5$  ns,  $t_f \le 5$  ns.

B. C<sub>L</sub> includes probe and jig capacitance.

C. DIR is high for SN75603 and SN75605, and low for SN75604.

FIGURE 3. SWITCHING TIMES, ENABLE TIME TO HIGH-LEVEL AND DISABLE TIME FROM HIGH-LEVEL






NOTES: A. The pulse generator has the following characteristics: PRR = 50 kHz,  $Z_{out}$  = 50  $\Omega$ ,  $t_f \le 5$  ns,  $t_f \le 5$  ns.


B. C<sub>I</sub> includes probe and jig capacitance.

C. DIR is low for SN75603 and SN75605, and high for SN75604.

FIGURE 4. SWITCHING TIMES, ENABLE TIME TO LOW LEVEL, AND DISABLE TIME FROM LOW LEVEL

#### TYPICAL CHARACTERISTICS





#### TYPICAL APPLICATIONS INFORMATION

# SN75603 and SN75604 in speed-controlled, reversible dc motor drive

The SN75603 and SN75604 are recommended for continuous current applications of up to 2 amperes. The application shown in Figure 7 illustrates a reversible dc motor drive circuit with adjustable speed control. The DIR inputs for these drivers are complementary and therefore may be tied together and driven from the same logic control for bidirectional motor drive. The enables (EN) are tied together and driven by a pulse-width-modulated generator providing "on" duty cycles of 10% to 90% for speed control. A separate enable control is provided through a SN7409 logic gate.

#### 5 V -12 V **620** Ω 2 7 k0 10 μF 🗸 10 μF TL431 TLC555 (8) RESET $V_{DD}$ DISC 10 kΩ IN914 (6) THRES OUT 1.2 kΩ 1 kΩ EN Vcc (2) **Vcc** TRIG IN914 GND CONT DIR OUT OUT DIR 0.1 μF GND GND SN75603 SN75604 0.01 µF (1)۷сс SN7409 **ENABLE** GND (7) LOGIC INPUT DIRECTION CONTROL

TYPICAL APPLICATIONS INFORMATION

# FIGURE 7. SN75603 AND SN75604 IN A BIDIRECTIONAL MOTOR CONTROL APPLICATION WITH SPEED CONTROL

#### FUNCTIONAL TABLE FOR MOTOR CONTROL CIRCUIT

			MOTOR	MOTOR
EN	DC	SPC	DIRECTION	SPEED
L	X	×	OFF	OFF
Н	L	N	Α	SLOW
Н	L	W	Α	FAST
Н	Н	N	В	SLOW
Н	н	W	В	FAST

#### **DEFINITION OF TERMS USED IN FUNCTION TABLE**

EN. . . . . Enable
DC . . . . Direction control
SPC . . . . Speed control
A . . . . Direction of current—right to left
B . . . . Direction of current—left to right
H . . . . . High logic level

N  $\dots$  Speed control set for narrow pulse width W  $\dots$  Speed control set for wide pulse width

X . . . . . Irrelevant

L....Low logic level



#### TYPICAL APPLICATIONS INFORMATION

## power solenoid drive

The SN75603, SN75604, and SN75605, with up to 70 watts of output drive capability, are ideal for driving high-power solenoids. In applications that require high drive currents, these devices may be used as individual drivers or combined for bidirectional drive applications. A typical application would be a power solenoid operating a fluid-flow-control valve.

Figure 8 shows the SN75603 and the inverting SN75604 in a basic drive configuration for a reversing power solenoid.





FIGURE 8. REVERSIBLE POWER SOLENOID DRIVE

# 2.5-A Current Capability per Channel

- For Split-Supply Applications
- Wide Differential Supply Voltage Range . . . 30 V to 60 V
- High-Impedance Clamped Inputs Compatible with TTL or CMOS Devices
- Output Clamp Diodes for Inductive Transient Suppression
- Thermal Shutdown
- Internal ESD Protection
- Short-Circuit Protection on Sink Outputs
- Input Hysteresis Improves Noise Immunity
- No Output Glitch During Power-Up or Power-Down
- 15-Pin SIP Power Package



The tab is electrically connected to the VFF pins.

# description

The SN75608 is a high-current dual flux-regulating actuator designed for switching double-ended loads with currents up to 2.5 amperes at differential supply voltages from 30 volts to 60 volts. It is designed to drive and control the electromagnetic flux in printheads, solenoids, relays, and other loads whose inductance value varies during operation.

The SN75608 performs the function of flux regulation under control of standard TTL or CMOS input signals for two independent channels. Flux is proportional to the integral of the inductive-load voltage. It is a function of the total amount of current in the load and is the magnetic field maintained in the load. With flux regulation, the load current will vary to compensate for core saturation, temperature changes, and other variations of load inductance during operation while maintaining controlled, relatively constant flux in the load.

Each channel has separate sink and source driver outputs for driving each end of the inductive load. Internal feedback, consisting of an integrator and voltage comparator, provides flux regulation via chop-mode operation of the source output. The integrator circuit provides current to the capacitor terminal (CAP) proportional to the differential voltage between the sink and source outputs for each channel. The integrator requires an external capacitor connected between the CAP and VEE terminals. The voltage at the CAP terminal, referenced to VEE, is proportional to the integral of the source to sink (load) voltage.

The feedback path is completed by a differential voltage comparator that controls the state of the source output. The inverting comparator input is connected to the CAP terminal, and the noninverting input is connected to an analog voltage, Vref(TC), which is referenced to VEE. Vref(TC) is proportional to the Threshold Control (TC) voltage, which is referenced to ground. The comparator hysteresis controls the charge and discharge voltage excursions at the CAP terminal and thus controls the on and off time of the source output chopper.

# description (continued)

The SN75608 features built-in thermal protection and a sink output over-current sensor to prevent damage to the device. The outputs are disabled under low-V<sub>CC</sub> or low-V<sub>EE</sub> supply-voltage conditions to prevent transient output turn-on during power-up or power-down. The TC input is a combined threshold and logic input that disables the outputs when the TC input voltage is less than 0.8 V. This permits an external RC time delay at the TC input during logic system power-up to allow logic at input A to stabilize without causing undesired output turn-on. When a fault condition is detected by any one of these five protection features, the RS latch for each channel is set. The fault condition must be removed and the A input taken high before the RS latch will reset, reactivating the channel.

The SN75608 is characterized for operation from  $-20\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

#### **DRIVER FUNCTION TABLE (EACH CHANNEL)**


	INPUTS		OUTPUTS		OPERATING MODE	COMMENTS
Α	TC	CAP	SOURCE	SINK	OPERATING MODE	COMMENTS
X	≤0.8 V	Х	OFF	OFF	Disabled	TC acts as a digital input referenced to GND
H	≥2 V ≥2 V	, X <vt+< td=""><td>OFF ON</td><td>OFF ON</td><td>Active</td><td>TC acts an an analog input referenced to GND</td></vt+<>	OFF ON	OFF ON	Active	TC acts an an analog input referenced to GND
L	≥2 V	>VT -	OFF	ON	,	(See Note 1)

#### INTEGRATOR FUNCTION TABLE (EACH CHANNEL)


1	OLTAGE NPUTS ,	CAP VOLTAGE	DIFFERENTIAL VOLTAGE VO(SOURCE) - VO(SINK)	CAP TERMINAL (See schematic)	INTEGRATOR MODE OF OPERATION		
Α	TC	TOLINGE	*O(SOURCE) *O(SINK)	(oco conomicalo)			
X	≤0.8 V	×	×	Q1 Sinking	Reset (Disabled)		
Н	≥2 V	х.	×	Q1 Sinking	Reset		
L	≥2 V	×	≥300 mV	Q2 Sourcing	Charge		
L	≥2 V	>V <sub>T</sub> _	≤ -300 mV	Q3 Sinking	Discharge		

H = high level; L = low level; X = irrelevant

NOTE 1: The TC input has an operating range from 0 V to 6 V, but its effect on the CAP terminal is linear from approximately 2 V to 6 V. The best linearity is achieved within the recommended operating linear range.



## schematics of inputs and outputs



# absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage range, VCC (see Notes 2 and 3)	-0.3 V to 60 V
Supply voltage range, VEE (see Note 3)	-60 V to 0.3 V
Voltage difference range between supply voltages, VCC - VEE	-0.3 V to 60 V
Input voltage range, V <sub>I</sub> , A and TC inputs (see Note 4)	V to V <sub>EE</sub> + 60 V
CAP terminal range, V(CAP) VEE	-0.3 V to VCC
Source output voltage range, VO(SRC) (see Note 4) VEE - 3 V	to VCC+0.3 V
Sink output voltage range, VO(SNK) (see Note 4) VEE - 0.3	V to $V_{CC} + 4 V$
Input current, I <sub>I</sub> , A and TC inputs	– 15 mA
Peak output current, source and sink outputs (nonrepetitive, $t_W \leq 100 \mu s$ ), $l_{OM} \dots$	±3 A
Continuous dissipation at (or below) 90 °C case temperature (see Note 5)	20 W
Continuous dissipation at (or below) 25 °C free-air temperature (see Note 5)	3.575 W
Operating case or virtual junction temperature range	20°C to 150°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

- NOTES: 2. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - Both V<sub>CC</sub> pins must be connected together as close to the package as possible for optimum testing and operation of the device. V<sub>FF</sub> pins are handled in a like manner.
  - 4. The maximum current limitation at this terminal generally occurs at a voltage of lower magnitude than the voltage limit. Neither the maximum current nor the maximum voltage for this terminal should be exceeded.
  - 5. For operation above 25 °C free-air temperature, derate linearly at the rate of 28.6 mW/°C. For operation above 90 °C case temperature, derate linearly at the rate of 333 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, VCC	15	30	V
Supply voltage, VEE	-15	-30	V
Voltage difference between supply voltages, V <sub>CC</sub> - V <sub>EE</sub>	30	60	V
High-level input voltage at A, VIH	2	7	V
Low-level input voltage at A, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	٧
Linear-range TC input voltage (see Note 1)	2	6	V
Continuous output current, IO		± 1	Α
Peak output current at 40% duty cycle, IO		± 2.5	Α
Operating virtual junction temperature, TJ	- 20	125	°C

<sup>†</sup> The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels. NOTE 1: The TC input has a operating range from 0 V to 6 V, but its effect on the CAP terminal is linear from approximately 2 V to 6 V.

The best linearity is achieved within the recommended operating linear range.

SN75608
DUAL FLUX-REGULATING ACTUATOR

# electrical characteristics over recommended ranges of VCC, VEE, and virtual junction operating temperature (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNI
VIK	Input clamp voltage at A or TC		I <sub>I</sub> = -12 mA			-0.9	-1.5	٧
	On-state output voltage	Source output	$I_0 = -1 A$ $I_0 = -2.5 A$			V <sub>CC</sub> - 1.9		
V <sub>O(on)</sub>		Sink output	I <sub>O</sub> = 1 A	See Note 6		V <sub>EE</sub> + 1.2		\ \
			I <sub>O</sub> = 2.5 A	<u> </u>	V <sub>EE</sub> +3	V <sub>EE</sub> +2		
V(CAP)	CAP terminal output voltage		I <sub>(CAP)</sub> = 1 mA,	Reset mode	V <sub>EE</sub> + 0.4			V
VOK(SRC)	Source output clamp voltage		$I_0 = -1 \text{ A}$ $I_0 = -2.5 \text{ A}$	See Note 6	<u> </u>		V <sub>EE</sub> - 1.6 V <sub>EE</sub> - 2.2	
Vok(snk)	Sink output clamp voltage		I <sub>O</sub> = 1 A I <sub>O</sub> = 2.5 A	See Note 6		V <sub>CC</sub> +1.4	V <sub>CC</sub> + 2.1	V
IO(off)	Off-state output current	Source output	V <sub>O</sub> = V <sub>EE</sub>			-0.4	V <sub>CC</sub> +3.3	m/
•О(опт)	On state output carroit	Sink output	$V_O = V_{CC}$			0.3	1	
ľін	High-level input current at A		$V_1 = 5.5 V$				10	μ£
l <sub>I</sub> L	Low-level input current at A	Low-level input current at A					- 10	μ/
11	Input current at TC		V <sub>I</sub> = 0 to 6 V				± 10	μF
	Reset mode		V(CAP) = VEE +1 V	to V <sub>EE</sub> +6 V	1	4		m/
I(CAP)	Current at CAP terminal Charge mod	Charge mode	$V_{I(TC)} = 5 \text{ V, } V_{(CAP)} = V_{EE} + 2 \text{ V,}$ $R_L = 1 \text{ k}\Omega \text{ from Source to Sink}$			-115		
		Discharge mode	$V_{I(TC)} = 2 \text{ V, } V_{(CAP)}$ $I_{O(SRC)} = -10 \text{ mA,}$	,		5		μA
V <sub>T+</sub>	Positive-going threshold voltage at CAP terminal (charge mode)		D. 1106	See Notes 7 and 8		V <sub>I(TC)</sub>		•
V <sub>T</sub> -	Negative-going threshold voltage at CAP terminal (discharge mode)		$R_L = 1 kΩ$ from Source to Sink,	See Notes / and 6		0.95 V <sub>I(TC)</sub>		
V <sub>hys</sub> V <sub>T+</sub>	Normalized hysteresis at CAP Terminal [(V <sub>T+</sub> - V <sub>T-</sub> )/V <sub>T+</sub> ]		V <sub>I(TC)</sub> = 2 V to 6 V See Notes 7, 8, and 9			0.05		
		Charge mode	$R_L = 1 k\Omega$ from Source $V_{(CAP)} = V_{EE}$ to $V_{T}$ .			3		
9m <sup>‡</sup>	Transconductance of integrator  Discharge mode		IO(SRC) = -10  mA, $V_{CAP} = V_{T+} + 0.1$	IO(SINK) = 10 mA,		3		μS

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 20 \text{ V}$ ,  $V_{EE} = -20 \text{ V}$ ,  $T_{J} = 25 ^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup>Transconductance (g<sub>m</sub>) of the integrator is: I<sub>(CAP)</sub>/[V<sub>(SRC)</sub> - V<sub>(SNK)</sub>]. The ratio of V<sub>T+</sub> /V<sub>I(TC)</sub> is factory adjusted to compensate for variances in g<sub>m</sub>. This causes the integration time to be more constant from unit to unit.

NOTES: 6. These parameters must be measured on one output at a time using pulse techniques,  $t_W = 1$  ms, duty cycle <10%.

<sup>7.</sup> Threshold values are those voltage levels at the CAP terminal at which the source output changes state. A level more positive than V<sub>T+</sub> causes the source output to go to the off state, and a level more negative than V<sub>T-</sub> causes the source output to go to the on state. Both V<sub>T+</sub> and V<sub>T-</sub> are variable values that are dependent on the voltage level at the TC input.

<sup>8.</sup>  $V_{T+}$  and  $V_{T-}$  are measured differentially with CAP terminal voltage referenced to the  $V_{EE}$  terminal.

<sup>9.</sup> Both  $V_{T+}$  and  $V_{T-}$  must be measured at the same junction temperature using the same TC voltage.

# electrical characteristics over recommended ranges of VCC, VEE, and virtual junction operating temperature (unless otherwise noted) (continued)


	PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
Icc	Supply current from V <sub>CC</sub>	Disabled		$V_{I(A)} = 0,$		8	14	mA
1EE	Supply current from VEE	Disabled		$V_{I(TC)} = 0$		-13	-23	mA
ICC	Supply current from V <sub>CC</sub>	All source and		$V_{I(A)} = 5 V$		10	18	mA
IEE	Supply current from VEE		V <sub>CC</sub> = 25 V,	V <sub>I(TC)</sub> = 5 V		-16	- 28	mA
Icc	Supply current from V <sub>CC</sub>		$V_{EE} = -25 \text{ V},$	$V_{I(A)} = 0,$ $V_{I(TC)} = 5 V,$		16	28	mA
1EE	Supply current from VEE	sink outputs on	No load	$V_{(CAP)} = V_{EE} + 2 \dot{V}$		- 25	-45	mA
Icc	Supply current from V <sub>CC</sub>	All source outputs off and all		$V_{I(A)} = 0,$ $V_{I(A)} = 3.$		10	18	mA
IEE	Supply current from VEE			$V_{I(TC)} = 3 V,$ $V_{(CAP)} = V_{EE} + 5 V$		-20	- 35	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 20 V, VEE = -20 V, TJ =  $25\,^{o}C.$ 


# switching characteristics, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ton	Source output turn-on time from A input			700		ns
toff	Source output turn-off time from A input			900		ns
t <sub>rv</sub>	Source output voltage rise time (turning on)			200		ns
tfv	Source output voltage fall time (turning off)	$V_{CC} = 20 \text{ V},  V_{EE} = -20 \text{ V},$		150		ns
ton	Sink output turn-on time from A input	$C_L = 30 \text{ pF},$ See Figure 1		600		ns
toff	Sink output turn off time from A input			900		ns
tfv	Sink output voltage fall time (turning on)			100		ns
t <sub>rv</sub>	Sink output voltage rise time (turning off)			150		ns

### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  5 kHz,  $t_W$  = 10  $\mu$ s,  $Z_0$  = 50  $\Omega$ . B.  $C_1$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES FROM A INPUTS

#### TYPICAL APPLICATION DATA

A typical application of the SN75608 Dual Flux-Regulating Actuator driving inductive loads is shown in Figure 2. Figure 3 illustrates representative waveforms that occur with the circuit connected as shown in Figure 2. The waveforms illustrate adjustment of output current in the load to compensate for a change in the load inductance while maintaining a constant CAP voltage waveform and thus constant electromagnetic flux in the load.

For optimum operation, both VCC pins must be connected together, close to the package, as well as all three VEE pins. A low-impedance bypass capacitor, 10 microfarads or larger, should be connected between VCC and VEE, also close to the package. The value of the integration capacitor connected between the CAP terminal and VEE is dependent on the load characteristics and the performance desired. The analog voltage on the TC terminal may be varied between 2 volts and 6 volts for fine adjustment of integrator timing characteristics.




FIGURE 2. TYPICAL DOT-MATRIX PRINTHEAD-DRIVER APPLICATION

# TYPICAL APPLICATION DATA INPUT VOLTAGE LOAD INDUCTANCE LOAD CURRENT VEE + VI(TC) VEE + 0.95 VI(TC) CAP VOLTAGE VEE VCC -2 V SOURCE OUTPUT VOLTAGE - V<sub>CC</sub> +1.5 V SINK OUTPUT **GND** VOLTAGE


FIGURE 3. REPRESENTATIVE WAVEFORMS

VEE + 1.5 V

D2973, DECEMBER 1986

• 2.5-A Current Capability per Channel

- For Positive Supply Applications
- Wide Supply Voltage Range . . . 30 V to 60 V
- High-Impedance Clamped Inputs Compatible with TTL or CMOS Devices
- Output Clamp Diodes for Inductive Transient Suppression
- Thermal Shutdown
- Internal ESD Protection
- Short-Circuit Protection on Sink Outputs
- Input Hysteresis Improves Noise Immunity
- No Output Glitch During Power-Up or Power-Down
- 15-Pin SIP Power Package



NC—No internal connection
The tab is electrically connected to the GND pins.

#### description

The SN75609 is a high-current dual flux-regulating actuator designed for switching double-ended loads with currents up to 2.5 amperes at supply voltages from 30 volts to 60 volts. It is designed to drive and control the electromagnetic flux in printheads, solenoids, relays, and other loads whose inductance value varies during operation.

The SN75609 performs the function of flux regulation under control of standard TTL or CMOS input signals for two independent channels. Flux is proportional to the integral of the inductive-load voltage. It is a function of the total amount of current in the load and is the magnetic field maintained in the load. With flux regulation, the load current will vary to compensate for core saturation, temperature changes, and other variations of load inductance during operation while maintaining controlled, relatively constant flux in the load.

Each channel has separate sink and source driver outputs for driving each end of the inductive load. Internal feedback, consisting of an integrator and voltage comparator, provides flux regulation via chop-mode operation of the source output. The integrator circuit provides current to the capacitor terminal (CAP) proportional to the differential voltage between the sink and source outputs for each channel. The integrator requires an external capacitor connected between the CAP and GND terminals. The voltage at the CAP terminal, referenced to GND, is proportional to the integral of the source-to-sink (load) voltage.

The feedback path is completed by a differential voltage comparator that controls the state of the source output. The inverting comparator input is connected to the CAP terminal, and the noninverting input is connected to an analog voltage, V<sub>ref(TC)</sub>, which is referenced to GND. V<sub>ref(TC)</sub> is proportional to the Threshold Control (TC) voltage, which is referenced to ground. The comparator hysteresis controls the charge and discharge voltage excursions at the CAP terminal and thus controls the on and off time of the source output chopper.

#### description (continued)

The SN75609 features built-in thermal protection and a sink output over-current sensor to prevent damage to the device. The outputs are disabled under low-V<sub>CC</sub> supply-voltage conditions to prevent transient output turn-on during power-up or power-down. The TC input is a combined threshold and logic input that disables the outputs when the TC input voltage is less than 0.8 V. This permits an external RC time delay at the TC input during logic system power-up to allow logic at input A to stabilize without causing undesired output turn-on. When a fault condition is detected by any one of these four protection features, the RS latch for each channel is set. The fault condition must be removed and the A input taken high before the RS latch will reset, reactivating the channel.

The SN75609 is characterized for operation from -20°C to 85°C.

#### DRIVER FUNCTION TABLE (EACH CHANNEL)


	INPUTS		OUTPUTS		OPERATING MODE	COMMENTS			
Α	TC	CAP	SOURCE	SINK	OPERATING MODE	COMINIENTS			
Х	≤0.8 V	Х	OFF	OFF	Disabled	TC acts as a digital input referenced to GNE			
Н	≥2 V	Х	OFF	OFF		TC co on engles insutferenced to CND			
L	≥2 V	< V <sub>T+</sub>	ON	ON	Active	TC acts as an analog input referenced to Gf (See Note 1)			
L	≥2 V	>V <sub>T</sub> _	OFF	ON					

#### INTEGRATOR FUNCTION TABLE (EACH CHANNEL)


	OLTAGE NPUTS	CAP VOLTAGE	DIFFERENTIAL VOLTAGE VO(SOURCE) - VO(SINK)	CAP TERMINAL (See schematic)	INTEGRATOR MODE OF OPERATION
A TC		1021/102	*U(SUURCE) *U(SINK)	(200 conomicuo)	
Х	≤0.8 V	X	×	Q1 Sinking	Reset (Disabled)
Н	≥2 V	x	×	Q1 Sinking	Reset
L	≥2 V	×	≥300 mV	Q2 Sourcing	Charge
L	≥2 V	>V <sub>T</sub> _	≤-300 mV	Q3 Sinking	Discharge

H = high level; L = low level; X = irrelevant

NOTE 1: The TC input has an operating range from 0 to 6 volts, but its effect on the CAP terminal is linear from approximately 2 V to 6 V. Best linearity is achieved within the recommended operating linear range.



## schematics of inputs and outputs



# absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage range, VCC (see Notes 2 and 3)
Input voltage range, VI, A and TC inputs (see Note 4)
CAP terminal range, V <sub>(CAP)</sub> 0.3 V to V <sub>CC</sub>
Source output voltage range, VO(SRC) (see Note 4)
Sink output voltage range, VO(SNK) (see Note 4)
Input current, I <sub>J</sub> , A and TC inputs
Peak output current, source and sink outputs (nonrepetitive, $t_W \le 100 \mu s$ ), $l_{OM} \dots \pm 3 A$
Continuous dissipation at (or below) 90 °C case temperature (see Note 5) 20 W
Continuous dissipation at (or below) 25 °C free-air temperature (see Note 5) 3.575 W
Operating case or virtual junction temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds

- NOTES: 2. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - Both V<sub>CC</sub> pins must be connected together as close to the package as possible for optimum testing and operation of the device. GND pins are handled in a like manner.
  - 4. The maximum current limitation at this terminal generally occurs at a voltage of lower magnitude than the voltage limit. Neither the maximum current nor the maximum voltage for this terminal should be exceeded.
  - 5. For operation above 25°C free-air temperature, derate linearly at the rate of 28.6 mW/°C. For operation above 90°C case temperature, derate linearly at the rate of 333 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	30	60	V
High-level input voltage at A, VIH	2	7	V
Low-level input voltage at A, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	V
Linear-range TC input voltage (see Note 1)	3	6	V
Continuous output current, IO		±1	Α
Peak output current at 40% duty cycle, IO		± 2.5	Α
Operating virtual junction temperature, TJ	-20	125	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels.

NOTE 1: The TC input has an operating range from 0 to 6 volts, but its effect on the CAP terminal is linear from approximately 2 V to

6 V. Best linearity is achieved within the recommended operating linear range.

## electrical characteristics over recommended ranges of VCC and virtual junction operating temperature (unless otherwise noted)

 $\mathcal{G}$ 

	PARAMETER			ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage at A or TC		I <sub>I</sub> = -12 mA	$I_{\parallel} = -12 \text{ mA}$			-1.5	V
		Source output	$I_0 = -1 \text{ A}$ $I_0 = -2.5 \text{ A}$			V <sub>CC</sub> - 1.9	,	
V <sub>O(on)</sub>	On-state output voltage	Sink output	I <sub>O</sub> = 1 A I <sub>O</sub> = 2.5 A	See Note 6		1.2	1.8	· V
V(CAP)	CAP terminal output voltage	•	I(CAP) = 1 mA,	Reset mode		0.2	0.4	٧
V <sub>OK(SRC)</sub>	Source output clamp voltage		I <sub>O</sub> = -1 A I <sub>O</sub> = -2.5 A	See Note 6		-1.1 -1.5	-1.6 -2.2	V
VOK(SNK)	Sink output clamp voltage		I <sub>O</sub> = 1 A I <sub>O</sub> = 2.5 A	See Note 6		V <sub>CC</sub> +1.4 V <sub>CC</sub> +2.2		
IO(off)	Off-state output current	Source output	V <sub>O</sub> = 0 V		-0.4 -2		mA	
-0(011)	Sink output		VO = VCC			0.3	1	
ЧН	High-level input current at A	V <sub>I</sub> = 5.5 V				10	μΑ	
l <sub>IL</sub>	Low-level input current at A		V <sub>I</sub> = 0				- 10	μΑ
l <sub>l</sub>	Input current at TC		V <sub>I</sub> = 0 to 6 V		L		±10	μΑ
	Current at CAP terminal	Reset mode	$V_{(CAP)} = 1 V \text{ to } 6 V$		1	4		mA .
I(CAP)		Charge mode	$V_{I(TC)} = 5 \text{ V}, V_{(CAP)}$ $R_L = 1 \text{ k}\Omega \text{ from Source}$	,		-115		
		Discharge mode	$V_{I(TC)} = 2 \text{ V}, V_{(CAP)}$ $I_{O(SRC)} = -10 \text{ mA},$			5		μΑ
V <sub>T+</sub>	Positive-going threshold voltage at CAP terminal (charge mode)		B 4107			V <sub>I(TC)</sub>		
V <sub>T</sub> _	Negative-going threshold voltage at CAP terminal (discharge mode)		$R_L = 1 kΩ$ from Source to Sink,	See Notes 7 and 8		0.95 V <sub>I(TC)</sub>		
V <sub>hys</sub> V <sub>T+</sub>	Normalized hysteresis at CAP terminal $[(V_{T+} - V_{T-})/V_{T+}]$		VI(TC) = 3 V to 6 V	VI(TC) = 3 V to 6 V See Notes 7, 8, and 9		0.05		
		Charge mode	$R_L = 1 k\Omega$ from Source $V_{(CAP)} = 0 V$ to $V_{T+1}$			3		
gm <sup>‡</sup>	Transconductance of integrator	Discharge mode	$V(CAP) = 0 V to V_{T+} - 0.1 V$ IO(SRC) = -10  mA, IO(SINK) = 10  mA, $VCAP = V_{T+} + 0.1 V to V_{T-} + 0.1 V$		3.			μS

<sup>†</sup>All typical values are at V<sub>CC</sub> = 40 V, T<sub>A</sub> = 25 °C.

NOTES: 6. These parameters must be measured on one output at a time using pulse techniques, t<sub>w</sub> = 1 ms, duty cycle <10%.

<sup>\*</sup>Transconductance (gm) of the integrator is: 1(CAPI)/[V(SRC) - V(SNK)]. The ratio of VT+/VI(TC) is factory adjusted to compensate for variances in gm. This causes the integration time to be more constant from unit to unit.

<sup>7.</sup> Threshold values are those voltage levels at the CAP terminal at which the source output changes state. A level more positive than V<sub>T+</sub> causes the source output to go to the off state, and a level more negative than V<sub>T-</sub> causes the source output to go to the on state. Both V<sub>T+</sub> and V<sub>T-</sub> are variable values that are dependent on the voltage level at the TC input.

<sup>8.</sup>  $V_{T+}$  and  $V_{T-}$  are measured differentially with CAP terminal voltage referenced to the GND terminal.

<sup>9.</sup> Both  $V_{T+}$  and  $V_{T-}$  must be measured at the same junction temperature using the same TC voltage.

# electrical characteristics over recommended ranges of $V_{CC}$ and virtual junction operating temperature (unless otherwise noted) (continued)


PARAME	PARAMETER		CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Disabled		$V_{I(A)} = 0,$ $V_{I(TC)} = 0$		19	34	
	All source and sink outputs off		$V_{I(A)} = 5 V,$ $V_{I(TC)} = 5 V$		26	37	
ICC Supply current	All source and sink outputs on	V <sub>CC</sub> = 50 V, No load	$V_{I(A)} = 0,$ $V_{I(TC)} = 5 V,$ $V_{(CAP)} = 2 V$		26	46	mA
	All source outputs off and all sink outputs on		$V_{I(A)} = 0,$ $V_{I(TC)} = 3 V,$ $V_{(CAP)} = 5 V$		26	46	

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 40 V, TA = 25 °C.


# switching characteristics, T<sub>A</sub> = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ton	Source output turn-on time from A input	·		700		ns
toff	Source output turn-off time from A input			900		ns
t <sub>rv</sub>	Source output voltage rise time (turning on)			200		ns
tfv	Source output voltage fall time (turning off)	150		ns		
ton	Sink output turn-on time from A input	$V_{CC} = 40 \text{ V}, C_L = 30 \text{ pF}, \text{ See Figure 1}$		600		ns
toff	Sink output turn off time from A input			900		ns
tfv	Sink output voltage fall time (turning on)			100		ns
t <sub>rv</sub>	Sink output voltage rise time (turning off)			150		ns -

#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR  $\leq$  5 kHz,  $t_W=10~\mu s$ ,  $Z_0=50~\Omega$ . B.  $C_L$  includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES FROM A INPUTS

### TYPICAL APPLICATION DATA

A typical application of the SN75609 Dual Flux-Regulating Actuator driving inductive loads is shown in Figure 2. Figure 3 illustrates representative waveforms that occur with the circuit connected as shown in Figure 2. The waveforms illustrate adjustment of output current in the load to compensate for a change in the load inductance while maintaining a constant CAP voltage waveform and thus constant electromagnetic flux in the load.

For optimum operation, both VCC pins must be connected together, close to the package, as well as all three GND pins. A low-impedance bypass capacitor, 10 microfarads or larger, should be connected between VCC and GND, also close to the package. The value of the integration capacitor connected between the CAP terminal and GND is dependent on the load characteristics and the performance desired. The analog voltage on the TC terminal may be varied between 3 volts and 6 volts for fine adjustment of integrator timing characteristics.




FIGURE 2. TYPICAL DOT-MATRIX PRINTHEAD-DRIVER APPLICATION

## TYPICAL APPLICATION DATA





FIGURE 3. REPRESENTATIVE WAVEFORMS

D2942, NOVEMBER 1986

#### • 1-A Output Current Capability per Channel

- Output Clamp Diodes for Inductive Transient Suppression
- Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers
- Designed for Positive-Supply Applications
- Wide Supply Voltage Range: 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- Three-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents
   Simultaneous Conduction
- No Output "Glitch" During Power-Up or Power-Down
- Improved Functional Replacement for the SGS L293D

# NE DUAL-IN-LINE PACKAGE (TOP VIEW)



#### FUNCTION TABLE (EACH CHANNEL)

INP	UTS	OUTPUT
A EN		Y
Н	Н	Н
L	Н	L
Х	L	Z

H = high-level

L = low-level

X = irrelevant

Z = high-impedance (off)

#### description


The SN754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to one ampere at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

All inputs are compatible with TTL and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a psuedo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage (VCC1) is provided for the logic input circuits to minimize device power dissipation. Supply voltage (VCC2) is used for the output circuits.


The SN754410 is designed for operation from -40 °C to 85 °C.

# logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram



## schematics of inputs and outputs



# Logic supply voltage range, VCC1 (see Note 1) ...... -0.5 V to 36 V Input voltage ...... 36 V Peak output current (nonrepetitive, t<sub>W</sub> ≤ 5 ms), Ip<sub>K</sub> .....±2 A Continuous output current, IO ..... ±1.1 A

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) . . . . . . 2075 mW Continuous total dissipation at (or below) 25 °C case temperature (see Note 2) ...... 7375 mW Operating case or virtual junction temperature range ..... -40 °C to 150 °C

Storage temperature range ..... -65°C to 150°C 

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C. For operation above 25 °C case temperature, derate linearly at the rate of 59 mW/°C. To avoid exceeding the design maximum virtual junction temperature. these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC1</sub>	4.5	5.5	V
Output supply voltage, V <sub>CC2</sub>	4.5	36	V
High-level input voltage, VIH	2	5.5	V
Low-level input voltage, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	V
Output current, IO		± 1	A
Operating virtual junction temperature, TJ	-40	125	°C
Operating free-air temperature, TA	-40	85	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative designated minimum), is used in this data sheet for logic voltage levels.

# electrical characteristics over recommended ranges of V<sub>CC1</sub>, V<sub>CC2</sub>, and operating virtual junction temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	1 = -1	2 mA		-0.9	-1.5	V
		IOH = -	-0.5 A	V <sub>CC2</sub> -1.5	V <sub>CC2</sub> - 1.1		
∨он	VOH High-level output voltage		- 1 A	V <sub>CC2</sub> -2			V
			-1 A, T <sub>J</sub> = 25°C	V <sub>CC2</sub> -1.8	V <sub>CC2</sub> -1.4		1
	:	$I_{OL} = 0$	.5 A		1	1.4	
VOL	Low-level output voltage	$I_{OL} = 1$				2	V
			A, T <sub>J</sub> = 25°C		1.2	1.8	1
Vокн	High-level output clamp voltage	IOK = C		1	V <sub>CC2</sub> +1.4	V <sub>CC2</sub> +2	V
·OKH	ingiliator output diamp tollage		I <sub>OK</sub> = 1 A		V <sub>CC2</sub> +1.9	V <sub>CC2</sub> + 2.5	l ,
VOKL	Low-level output clamp voltage	lok = -			- 1.1	- 2	V
VOKL	2011 level output clamp voltage	IOK = -			- 1.3	- 2.5	l
loz	Off-state (high impedance-state)	$V_0 = V$	CC2			500	μА
.02	output current	$V_0 = 0$				- 500	μ^
ΉΗ	High-level input current	$V_{I} = 5.1$	5 V			10	μΑ
IL	Low-level input current	$V_i = 0$				<b>– 10</b>	μΑ
			All outputs at high level			38	
ICC1	Logic supply current	10 = 0	All outputs at low level			70	mA
			All outputs at high impedance		25		
			All outputs at high level			33	
ICC2	Output supply current	I <sub>O</sub> = 0	I <sub>O</sub> = 0 All outputs at low level			20	mA
			All outputs at high impedance			5	

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 24 V, T<sub>A</sub> = 25 °C.


# switching characteristics, VCC1 = 5 V, VCC2 = 24 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> DLH	Delay time, low-to-high-level output from A input		T	800		ns
tDHL	Delay time, high-to-low-level output from A input	C 30 nE Son Figure 1		400		ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	C <sub>L</sub> = 30 pF, See Figure 1		300		ns
tTHL	Transition time, high-to-low-level output			300		ns
<sup>t</sup> PZH	Enable time to the high level			700		ns
<sup>t</sup> PZL	Enable time to the low level	C <sub>I</sub> = 30 pF, See Figure 2		400		ns
tPHZ	Disable time from the high level	CL - 30 pr., See Figure 2		900		ns
tPLZ	Disable time from the low level	]		600	***************************************	ns

#### PARAMETER MEASUREMENT INFORMATION INPUT 5 V 24 V 3 V 90% VCC1 VCC2 1.5 \ PULSE GENERATOR INPUT 10% 10% (See Note A) CIRCUIT UNDER Υ OUTPUT TEST CL = 30 pF - tDLH EN tDHL (See Note B) 90% VOH GND 90% OUTPUT TEST CIRCUIT 10% 10% - VOL tTLH **VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10$   $\mu$ s, PRR = 5 kHz,  $Z_{OUT} = 50$   $\Omega$ . B.  $C_L$  includes probe and jig capacitance.

#### FIGURE 1. SWITCHING TIMES FROM DATA INPUTS



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10$   $\mu$ s, PRR = 5 kHz,  $Z_{OUt} = 50$   $\Omega$ . B.  $C_I$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES FROM ENABLE INPUTS



## TYPICAL APPLICATION DATA





FIGURE 3. TWO-PHASE MOTOR DRIVER

### • 1-A Output Current Capability per Channel

- Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers
- Designed for Positive-Supply Applications
- Wide Supply Voltage Range: 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- Three-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents
   Simultaneous Conduction
- No Output "Glitch" During Power-Up or Power-Down
- Improved Functional Replacement for the SGS L293



#### FUNCTION TABLE (EACH CHANNEL)

INP	UTS	OUTPUT
Α	EN	Y
Н	Н	Н
L	Н	L
Χ	L	z

H = high-level

L = low-level

X = irrelevant

Z = high-impedance (off)

### description


The SN754411 is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to one ampere at voltages from 4.5 volts to 36 volts. It is designed to drive inductive loads such as relays, solenoids, dc and stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.

All inputs are compatible with TTL and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a psuedo-Darlington source. Channels are enabled in pairs with channels 1 and 2 enabled by 1,2EN and channels 3 and 4 enabled by 3,4EN. When an enable input is high, the associated channels are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those channels are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

External high-speed output clamp diodes should be used for inductive-transient suppression. A separate supply voltage (V<sub>CC1</sub>) is provided for the logic input circuits to minimize device power dissipation. Supply voltage (V<sub>CC2</sub>) is used for the output circuits.


The SN754411 is designed for operation from -40 °C to 85 °C.

# logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram



## schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Logic supply voltage range, VCC1 (see Note 1)
Output supply voltage range, VCC20.5 V to 36 V
Input voltage
Output voltage range, VO
Peak output current (nonrepetitive, $t_W \le 5$ ms), $lp_K \dots \pm 2$ A
Continuous output current, Io
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 2075 mW
Continuous total dissipation at (or below) 25 °C case temperature (see Note 2) 7375 mW
Operating case or virtual junction temperature range40°C to 150°C
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. All voltage values are with respect to the network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C. For operation above 25 °C case temperature, derate linearly at the rate of 59 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC1</sub>	4.5	5.5	V
Output supply voltage, V <sub>CC2</sub>	4.5	36	V
High-level input voltage, VIH	2	5.5	V
Low-level input voltage, V <sub>IL</sub>	-0.3 <sup>†</sup>	0.8	V
Output current, I <sub>O</sub>		± 1	A
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C
Operating free-air temperature, TA	-40	85	°C

<sup>†</sup>The algebraic convention, in which the least positive (most negative designated minimum), is used in this data sheet for logic voltage levels.

electrical characteristics over recommended ranges of VCC1, VCC2, and operating virtual junction temperature (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	l <sub>1</sub> = -1	2 mA		-0.9	-1.5	V
		I <sub>OH</sub> = -0.5 A		V <sub>CC2</sub> -1.5	V <sub>CC2</sub> - 1.1		
$V_{OH}$	High-level output voltage	Юн = -	I <sub>OH</sub> = -1 A		V <sub>CC2</sub> -2		
		Юн = -	-1 A, T <sub>J</sub> = 25°C	V <sub>CC2</sub> - 1.8	V <sub>CC2</sub> -1.4		٦.
		IOL = 0	.5 A		, 1	1.4	
$v_{OL}$	VOL Low-level output voltage	I <sub>OL</sub> = 1 A				2	7 v
loz		I <sub>OL</sub> = 1	A, $T_J = 25$ °C		1.2	1.8	
Joz.	Off-state (high impedance-state)	V <sub>0</sub> = V	CC2			500	μΑ
102	OZ output current		V <sub>0</sub> = 0			- 500	7 "
ΊΗ	High-level input current	$V_1 = 5.5$	5 V			10	μΑ
ΊL	Low-level input current	V <sub>I</sub> = 0				- 10	μА
			All outputs at high level			38	
ICC1	Logic supply current	10 = 0	All outputs at low level			70	mA
			All outputs at high impedance			25	Ī
	,		All outputs at high level		33		
ICC2	Output supply current	10 = 0	All outputs at low level	20		mA	
			All outputs at high impedance			5	7

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 24 V, T<sub>A</sub> = 25 °C.

# switching characteristics, $V_{CC1} = 5 \text{ V}$ , $V_{CC2} = 24 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$


	PARAMETER	TEST CONDITIONS	MIN	TYP ·	MAX	UNIT
tDLH	Delay time, low-to-high-level output from A input			800		ns
tDHL	Delay time, high-to-low-level output from A input		400			ns
tTLH	Transition time, low-to-high-level output	CL = 30 pr, See Figure 1		300		ns
†THL	Transition time, high-to-low-level output			300		ns
tPZH	Enable time to the high level			700		ns .
<sup>t</sup> PZL	Enable time to the low level	C <sub>1</sub> = 30 pF, See Figure 2		400		ns
tPHZ	Disable time from the high level	CL = 30 pr, See Figure 2		900		ns
tPLZ	Disable time from the low level	1 • •		600		ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{OUt} = 50 \Omega$ . B.  $C_1$  includes probe and jig capacitance.

# FIGURE 1. SWITCHING TIMES FROM DATA INPUTS



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10 \mu s$ , PRR = 5 kHz,  $Z_{OUT} = 50 \Omega$ . B.  $C_I$  includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES FROM ENABLE INPUTS



# TYPICAL APPLICATION DATA





FIGURE 3. TWO-PHASE MOTOR DRIVER

# TI 376C THREE-CHANNEL STEPPER-MOTOR DRIVER


D2570, DECEMBER 1979



- High Output Source Current . . . 500 mA Typ
- High Output Sink Current . . . 500 mA Typ
- Inputs Are Compatible with Bipolar and MOS
- Wide Supply Voltage Range . . . 4 V
- Threshold Voltage Range is Approximately One-Half Vcc
- Active Pull-Down on Each Input
- Low Standby Power Dissipation
- 14-Pin NE Power Package

NE DUAL-IN-LINE PACKAGE (TOP VIEW)									
10UT 1 14 VCC									
1 IN 🗆 2	13	□ 3IN							
GND □3	12	GND							
GND ☐4	11	GND							
GND ☐5	10	GND							
2IN 🗌 6	9	🛮 зоит							
20UT 🛛 7	8	□vcc							

## logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### description

The TL376C is a monolithic bipolar three-channel stepper-motor driver. The input signal is inverted through the device and drives a totem-pole output section. Each output can source or sink up to 500 milliamperes. The wide supply-voltage range coupled with a threshold voltage level of approximately one-half Vcc allows this device to interface with MOS as well as bipolar outputs. An active-pull-down circuit is included on each input. In typical operation, a microprocessor supplies a three-phase signal to the device, which then drives a two-winding stepper-motor.

The TL376C is characterized for operation from 0°C to 70°C.

#### schematic (each driver)



Resistor values shown are nominal.



# TL376C THREE-CHANNEL STEPPER-MOTOR DRIVER

## 

NOTES: 1. Voltage values are with respect to the network ground terminal.

2. For operation above 25 °C free-air temperature, derate linearly at the rate of 16.6 mW/°C.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
High-level input voltage, V <sub>IH</sub>	$\frac{V_{CC}}{2} + 0.8$		Vcc	٧
Low-level input voltage, V <sub>IL</sub>			$\frac{V_{CC}}{2}$ - 0.2	V
Supply voltage range, V <sub>CC</sub>	4	. 11	18	V
Operating free-air temperature, TA	0		70	°C


# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST COND	MIN	TYP <sup>†</sup>	MAX	UNIT	
VOL	Low-level output voltage	I <sub>OL</sub> = 500 mA,	VI = VIH min			1.5	V
Vон	High-level output voltage	$I_{OH} = -500 \text{ mA},$	V <sub>I</sub> = V <sub>IL</sub> max	V <sub>CC</sub> – 1.5			V
1.	Input current	$V_I = V_{CC}$				100	μΑ
111	input current	V <sub>I</sub> = 1.8 V		. 5			μΑ
Icc	Supply current	Inputs open, Outputs of	oen, V <sub>CC</sub> = 18 V		0.7	2	mA

<sup>&</sup>lt;sup>†</sup>Typical values are measured at  $V_{CC} = 15 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



#### TYPICAL CHARACTERISTICS



**OUTPUT VOLTAGE** INPUT VOLTAGE 20 V<sub>CC</sub> = 18 V 18 lo = 0TA = 25°C 16 Vo-Output Voltage-V 14 12 10 8 6 4 2 12 14 16 18 20 2 10 0 V<sub>I</sub>-Input Voltage-V

FIGURE 2

#### LOW-LEVEL OUTPUT VOLTAGE





FIGURE 3

### TYPICAL CHARACTERISTICS






FIGURE 4

# UDN2841, UDN2845 QUADRUPLE HIGH-CURRENT DARLINGTON DRIVERS

D2507, DECEMBER 1980-REVISED AUGUST 1986

● F	or	Use	with	Negative	Supplies
-----	----	-----	------	----------	----------

- Current Sink . . . UDN2841
- Sink or Source Combination . . . UDN2845
- Output Current Capability . . . 1.5 A
- High Output-Voltage Capability . . . 50 V
- Preamplifier for High Current Gain
- Inputs Compatible with TTL and 5-V CMOS
- Reliable Monolithic Construction
- Designed to be Interchangeable with Sprague UDN2841 and UDN2845

NE DU		P VIEW)	CKAGE
4C 1C 1IN 1E, 3E, and HEATSINK GND 2IN 2E	1 2 3 4 5 6 7	16 ] 15 ] 14 ] 13 ] 12 ] 11 ] 10 ] 9 ]	4E 4IN VCC 1E, 3E, and HEATSINK 3IN 3C 2C

NE DUAL IN LINE DACKAGE

### description


These quadruple Darlington switches are monolithic bipolar devices especially designed for high-current, high-voltage peripheral driver applications. The devices are designed to offer solutions to interface problems involving electronic-discharge printers, bipolar and unipolar dc motor drivers, telephone relays, LEDs, PIN diodes, and other high-current loads operating from negative power supplies.

The UDN2841 is intended for current-sink applications with the load connected to ground and the device switching the negative supply. The UDN2845 is a sink and source combination for use in bipolar switching applications where both ends of the load are floating. The UDN2841 and UDN2845 each feature inputs that are compatible with standard TTL and 5-volt CMOS signals. The p-n-p input transistor serves as a level translator and the first n-p-n transistor stage is designed to provide sufficient current gain to drive the output Darlington-connected pair.


Driver channels 2 and 4 have uncommitted collectors and emitters while 1 and 3 have emitters internally connected to the substrate. For proper operation, the substrate must be connected to the most-negative supply voltage.

The UDN2841 and UDN2845 are characterized for operation from -20°C to 85°C.

# logic symbol†




#### logic diagram



Texas Instruments

<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## schematic diagram (each driver)



S = Substrate

UDN2841:  $R = 15 \text{ k}\Omega$  each channel

UDN2845: R = 15 k $\Omega$  channels 1 and 3, R = 1 k $\Omega$ , channels 2 and 4.

Resistor values shown are nominal.

## absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Collector-emitter voltage
Supply voltage, VCC (see Note 1)
Input voltage
Substrate voltage50 V
Peak output current
Total power dissipation at (or below) 25 °C free-air temperature (see Note 2) 2075 mW
Operating free-air temperature range20°C to 85°C
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. All voltage values, except collector-emitter voltage, are with respect to the network ground terminal.

2. For operation above 25 °C free-air temperature, derate total power linearly to 1079 mW at 85 °C at the rate of 16.6 mW/ °C.

# UDN2841, UDN2845 QUADRUPLE HIGH-CURRENT DARLINGTON DRIVERS

# electrical characteristics at $25^{\circ}$ C free-air temperature (unless otherwise noted), $V_{CC} = 5$ V, see Figures 1 and 2


PARAMETER		TEST CONDITIONS			UDN2841			UDN2845			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>CEX(sus)</sub>	Collector sustaining voltage	$V_{EE} = -50 \text{ V}, V_{I} = 0.4 \text{ V}, I_{O} = 100 \text{ mA}$			35	50		35	50		٧
locy	Collector output	$V_{EE} = -50 \text{ V}, V_{I} = 0.4 \text{ V}$					100			100	μА
CEX	cutoff current	$V_{EE} = -50 \text{ V}, V_{I} = 0.4 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$					500			500	μΑ.
l(on)	On-state input current	In = 0.5 A		Drivers 1 and 3		300	500		300	500	μА
		10 = 0.5 A		Drivers 2 and 4		300	600		350	500	
V <sub>I(on)</sub>	On-state input voltage	$I_0 = 1.5 A,$	See Note 3				2.4			2.4	V
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage		See Note 3	$I_0 = 0.5 A$			1.1			1.1	V
		$V_{\parallel} = 2.4 V,$		I <sub>O</sub> = 1 A			1.4			1.4	
				Io = 1.5 A			1.6			1.6	
lcc	Supply current	I <sub>O</sub> = 0.5 A,	See Note 3	Drivers 1 and 3		2.5	3.75		2.5	3.75	A
	(each driver)			Drivers 2 and 4		2.5	3.75		3.75	7.5	mA

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, duty cycle  $\leq 10\%$ .

# switching characteristics at VEE = -40 V, RL = 39 $\Omega$ , CL = 15 pF, TA = 25 °C

PARAMETER	TEST CONDITIONS		UDN2841			UDN2845		
PARAMETER			TYP	MAX	MIN	TYP	MAX	UNIT
ton Turn-on time	See Figure 3			2			2	μS
toff Turn-off time	See Figure 3			5			5	μS


#### PARAMETER MEASUREMENT INFORMATION



NOTE: UDN2841 driver channels 1 through 4 and UDN2845 driver channels 1 and 3 only.

TEST CIRCUIT


FIGURE 1. SINK-CURRENT DRIVER




NOTE: UDN2845 driver channels 2 and 4 only.

TEST CIRCUIT

FIGURE 2. SOURCE-CURRENT DRIVER





NOTES: A. The input pulse is supplied by a generator with the following characteristics: PRR =  $50\,\text{kHz}$ ,  $t_W = 10\,\mu\text{s}$ ,  $t_f \leq 5\,\text{ns}$  $Z_{O} = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

#### FIGURE 3. SWITCHING CHARACTERISTICS

Peripheral Drivers/Actuators

## MAXIMUM COLLECTOR CURRENT vs DUTY CYCLE 2.0 C-Maximum Collector Current-A TA = 25°C . = Number of Outputs Conducting Simultaneously 10 20 30 40 50 60 70 80 90 100 Duty Cycle-%

#### FIGURE 4

# THERMAL INFORMATION




FIGURE 5




FIGURE 6

D2624, DECEMBER 1976-REVISED SEPTEMBER 1986

•П сом

#### HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS


<ul> <li>500 mA Rated Collector Current (Single Output)</li> </ul>	D OR N PACKAGE (TOP VIEW)
● High-Voltage Outputs 50 V	1B 1 U <sub>16</sub> 1C
Output Clamp Diodes	2B
<ul> <li>Inputs Compatible with Various Types of Logic</li> </ul>	4B 4 13 4C 5B 5 12 5C
Relay Driver Applications	6B 6 11 6C

#### description

The ULN2001A, ULN2002A, ULN2003A, ULN2004A, and ULN2005A are monolithic high-voltage, high-current Darlington transistor arrays. Each consists of seven n-p-n Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 milliamperes. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. For 100-volt (otherwise interchangeable) versions, see the SN75465 through SN75469.

The ULN2001A is a general-purpose array and may be used with TTL, P-MOS, CMOS, and other MOS technologies. The ULN2002A is specifically designed for use with 14- to 25-volt P-MOS devices and each input has a zener diode and resistor in series to limit the input current to a safe limit. The ULN2003A has a 2700-ohm series base resistor for each Darlington pair for operation directly with TTL or 5-volt CMOS. The ULN2004A has a 10.5-kilohm series base resistor to allow its operation directly from CMOS or P-MOS that use supply voltages of 6 to 15 volts. The required input current is below that of the ULN2003A and the required voltage is less than that required by the ULN2002A. The ULN2005A has a 1050-ohm series base resistor and is especially designed for use with TTL where higher output current is required and loading of the driving source is not a concern.


#### logic symbol†



Designed to be Interchangeable with

Sprague ULN2001A Series


#### logic diagram





<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### schematics (each Darlington pair)



All resistor values shown are nominal.

#### absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Collector-emitter voltage
Input voltage (see Note 1): ULN2002A, ULN2003A, ULN2004A
ULN2005A
Peak collector current (see Figures 14 and 15)
Output clamp diode current
Total emitter-terminal current
Continuous dissipation (total package) at (or below) 25 °C free-air temperature (see Note 2):
Continuous dissipation (total package) at (or below) 25 °C free-air temperature (see Note 2):  D package
D package
D package         950 mW           N package         1650 mW

- NOTES: 1. All voltage values are with respect to the emitter/substrate terminal, E, unless otherwise noted.
  - For operation above 25 °C free-air temperature, derate the D package linearly at the rate of 7.6 mW/ °C and derate the N package linearly at the rate of 13.2 mW/ °C.

#### electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	PARAMETER	TEST	TEST CONDITIONS	UL	N200	IA	U	LN200	2 <b>A</b>	UNIT	
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
	,	1	V <sub>CE</sub> = 50 V, I <sub>I</sub> = 0			50			50		
ICEX	Collector cutoff current	'	$V_{CE} = 50 \text{ V}, \qquad I_{I} = 0$			100			100	μΑ	
		2	$T_A = 70 ^{\circ}\text{C}$ $V_I = 6 ^{\circ}\text{V}$						500		
l(off)	Off-state input current	3	$V_{CE} = 50 \text{ V}, I_{C} = 500 \mu\text{A},$	50	65		50	65		μА	
'1(011)	On state input current		$T_A = 70$ °C							μΑ	
կ	Input current	4	V <sub>I</sub> = 17 V					0.82	1.25	mA	
hFE	Static forward current	5	V <sub>CF</sub> = 2 V, I <sub>C</sub> = 350 mA	1000			•				
''רכ	transfer ratio		VCE = 2 V, IC = 000 IIIA	1000							
V <sub>I(on)</sub>	On-state input voltage	6	$V_{CE} = 2 \text{ V}, I_{C} = 300 \text{ mA}$						13	<b>V</b>	
	Collector-emitter		$I_1 = 250 \mu\text{A}, I_C = 100 \text{mA}$		0.9	1.1		0.9	1.1		
V <sub>CE(sat)</sub>	saturation voltage	5	$I_1 = 350 \mu\text{A}, I_C = 200 \text{mA}$		1.0	1.3		1.0	1.3	V	
	Saturation voltage		$I_1 = 500  \mu A, I_C = 350  mA$		1.2	1.6		1.2	1.6		
1-	Clamp diada rayarsa aurrant	7	V <sub>R</sub> = 50 V			50			50	μΑ	
'R	IR Clamp diode reverse curren	Clamp diode reverse current 7	,	$V_{R} = 50 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$			100			100	μΑ
٧ <sub>F</sub>	Clamp diode forward voltage	8	I <sub>F</sub> = 350 mA		1.7	2		1.7	2	٧	
Ci	Input capacitance		$V_I = 0 V$ , $f = 1 MHz$		15	25		15	25	pF	

#### electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	PARAMETER	TEST	TEST OF	ONDITIONS	UL	N2003	ВА	UI	N2004	4A	
	PARAMETER	FIGURE	TEST CO	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
		1	$V_{CE} = 50 \text{ V}$	, I <sub>1</sub> = 0			50			50	
ICEX	Collector cutoff current		V <sub>CE</sub> = 50 V	$I_{\parallel} = 0$			100			100	μΑ
		2	$T_A = 70$ °C	V <sub>I</sub> = 1 V						500	
I <sub>I(off)</sub>	Off-state input current	3	$V_{CE} = 50 V$ $T_A = 70 °C$	$I_{C} = 500 \ \mu A,$	50	65		50	65		μΑ
			$V_{I} = 3.85 \text{ V}$			0.93	1.35				
l <sub>l</sub>	Input current	4	V <sub>I</sub> = 5 V						0.35	0.5 mA	mA
			V <sub>I</sub> = 12 V						1.0	1.45	
	On-state input voltage	ĺ		$I_C = 125 \text{ mA}$						5	]
		6	1	$I_C = 200 \text{ mA}$			2.4			6	
$V_{I(on)}$			V <sub>CE</sub> = 2 V	$I_C = 250 \text{ mA}$			2.7				
* 1(011)			VCE *** 2 V	IC = 2/5 mA						7 8	] `
				$I_C = 300 \text{ mA}$			3				
				$I_C = 350 \text{ mA}$							
	Collector-emitter		$I_{\parallel} = 250  \mu A$	$I_C = 100 \text{ mA}$		0.9	1.1		0.9	1.1	
V <sub>CE(sat)</sub>	saturation voltage	5	$I_I = 350 \mu A$	$I_C = 200 \text{ mA}$		1.0	1.3		1.0	1.3	\ \
			$I_{\parallel} = 500  \mu A$	$I_C = 350 \text{ mA}$		1.2	1.6		1.2	1.6	
I <sub>R</sub>	Clamp diode reverse current	7	$V_{R} = 50 \text{ V}$				50			50	μΑ
'H	Clamp diode reverse current	·	$V_R = 50 V$ ,	$T_A = 70  ^{\circ}C$			100			100	μΑ
٧ <sub>F</sub>	Clamp diode forward voltage	8	$I_F = 350 \text{ m/s}$	\		1.7	2		1.7	2	V
Cį	Input capacitance		$V_I = 0 V$ ,	f = 1 MHz		15	25		15	25	pF

#### electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	DADAMETED	RAMETER TEST CONDITIONS ULN200					
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	Collector cutoff current	1	V <sub>CE</sub> = 50 V, I <sub>I</sub> = 0			50	
CEX	Collector cuton current	'	$V_{CE} = 50 \text{ V}, I_{I} = 0, T_{A} = 70 ^{\circ}\text{C}$			100	μΑ
l(off)	Off-state input current	3	$V_{CE} = 50 \text{ V}, I_{C} = 500 \mu\text{A}, T_{A} = 70 ^{\circ}\text{C}$	50	65		μΑ
l <sub>l</sub>	Input current	4	V <sub>I</sub> = 3 V		1.5	2.4	mA
V <sub>I(on)</sub>	On-state input voltage	6	V <sub>CE</sub> = 2 V, I <sub>C</sub> = 350 mA			2.4	V
	Collector-emitter		$I_1 = 250  \mu A$ , $I_C = 100  \text{mA}$		0.9	1.1	
V <sub>CE(sat)</sub>		5	$I_1 = 350 \mu\text{A},  I_C = 200 \text{mA}$		1.0	1.3	· v
	saturation voltage		$I_1 = 500  \mu A$ , $I_C = 350  \text{mA}$		1.2	1.6	
	Cl	7	V <sub>R</sub> = 50 V			50	•
'R	IR Clamp diode reverse current	,	$V_{R} = 50 \text{ V},  T_{A} = 70 ^{\circ}\text{C}$			100	μΑ
V-	Clamp diode forward		1 050 4		1 7		.,
٧F	voltage	8	I <sub>F</sub> = 350 mA		1.7	2	V
Ci	Input capacitance		$V_I = 0 V$ , $f = 1 MHz$		15	25	pF

#### switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 9	0.25	1	μS
tPHL	Propagation delay time, high-to-low-level output	See Figure 9	0.25	1	μs
Voн	High-level output voltage after switching	$V_S = 50 \text{ V},  I_O \approx 300 \text{ mA},$ See Figure 10	V <sub>S</sub> -20		mV



#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. ICEX




FIGURE 2. ICEX




FIGURE 3. II(off)







FIGURE 4. II




NOTE: I<sub>I</sub> is fixed for measuring V<sub>CE(sat)</sub>, variable for measuring h<sub>FE</sub>.


FIGURE 6. VI(on)








#### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 

#### FIGURE 9. PROPAGATION DELAY TIMES



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{out}$  = 50  $\Omega$ .


B. C<sub>L</sub> includes probe and jig capacitance.

C. For testing the ULN2001A, ULN2003A, and the ULN2005A,  $V_{IH}=3$  V; for the ULN2002A,  $V_{IH}=13$  V; for the ULN2004A,  $V_{IH} = 8 V.$ 


FIGURE 10. LATCH-UP TEST




#### TYPICAL CHARACTERISTICS



#### THERMAL INFORMATION



#### TYPICAL APPLICATION DATA



VCC ULN2005A +V


ITTL 


OUTPUT

ULN2003A

P-MOS TO LOAD

TTL TO LOAD





USE OF PULL-UP RESISTORS TO INCREASE DRIVE CURRENT

#### ULN2064, ULN2065, ULN2066, ULN2067 OUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2528, DECEMBER 1979-REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- ULN2064 and ULN2065 Have TTL Compatible Inputs
- ULN2066 and ULN2067 Have CMOS- and PMOS-Compatible Inputs
- Designed for Interchangeability with Sprague ULN2064 thru ULN2067, Respectively


#### description

The ULN2064, ULN2065, ULN2066, and ULN2067 are monolithic high-voltage, high-current darlington transistor switches. Each comprises four n-p-n darlington pairs. All units feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. Outputs and inputs may each be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. These common-emitter circuits are designed to operate as current sinks to the load.

The ULN2064 and ULN2065 are intended for use with TTL and 5-volt MOS logic. The ULN2066 and ULN2067 are intended for use with PMOS and higher-voltage CMOS logic.

The ULN2064, ULN2065, ULN2066, and ULN2067 are characterized for operation from – 20 °C to 85 °C.

#### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### NE DUAL-IN-LINE PACKAGE (TOP VIEW) U16∐4C CLAMP[1 1C 2 15 11C 1В∏3 14 T 4B HEAT SINK, E, ∫ □4 13 HEAT SINK, E, AND SUBSTRATE ) 15 12 AND SUBSTRATE 2ВГ 6 11 D3B 2C 🛮 7 10 NC CLAMP ∍Пзс


NC-No internal connection

#### schematic (each darlington pair)



ULN2064, ULN2065:  $R_{in}$  = 350  $\Omega$  NOM ULN2066, ULN2067:  $R_{in}$  = 3  $k\Omega$  NOM

#### logic diagram





#### ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

#### absolute maximum ratings at 25 °C free-air temperature for each switch (unless otherwise noted)

	ULN2064	ULN2065	ULN2066	ULN2067	UNIT
Collector-emitter voltage	50	80	50	80	V
Input voltage (see Note 1)	15	15	30	-30	٧
Peak collector current (see Figures 12, 13, and 14)	1.5	1.5	1.5	1.5	A <sub>.</sub>
Input current	25	25	25	25	mA
Total power dissipation at (or below) 25°C	2075	2075	2075	2075	mW
free-air temperature (see Note 2)	2073	2075	2075	2075	IIIŅV
Operating free-air temperature range	-20 to 85	- 20 to 85	-20 to 85	-20 to 85	°C
Storage temperature range	-55 to 150	-55 to 150	-55 to 150	-55 to 150	°C
Lead temperature 1,6 mm (1/16 inch)	260	260	260	260	°C
from the case for 10 seconds	260	200	200	260	-0

- NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.
  - 2. For operation above 25 °C free-air temperature, derate total power linearly to 1079 mW at 85 °C at the rate of 16.6 mW/°C.

#### electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	DADAMETED	TEST	TEGT CONDITIONS	Т	ULN	2064	ULN	2065	ULN	2066	ULN	2067	UNIT	
	PARAMETER	FIGURE	TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
V <sub>CEX(sus</sub>	Collector sustaining voltage	1	V <sub>I</sub> = 0.4 V, I <sub>C</sub> = 100 r	mA	35		50		35		50		V	
ICEX	Collector output cutoff current	2	V <sub>CE</sub> = 50 V V <sub>CE</sub> = 50 V, T <sub>A</sub> = 70°C V <sub>CE</sub> = 80 V V <sub>CE</sub> = 80 V, T <sub>A</sub> = 70°C			100 500		100		100 500		100	μΑ	
l <sub>I(on)</sub>	On-state input current	3	$V_1 = 2.4 \text{ V}$ $V_1 = 3.75 \text{ V}$ $V_1 = 5 \text{ V}$ $V_1 = 12 \text{ V}$		3.3	4.3 9.6	3.3	9.6	0.6	1.8	0.6	1.8	mA	
V <sub>I(on)</sub>	On-state input voltage	4	$V_{CE} = 2 \text{ V},  I_{C} = 1 \text{ A}$ $V_{CE} = 2 \text{ V},  I_{C} = 1.5 \text{ A}$ See Note 3	١,		2.5		2.5		6.5 10		6.5 10	v	
	Collector-emitter saturation voltage	Collector emitter		$I_{\parallel} = 625~\mu A,  I_{C} = 500~\text{r}$ $I_{\parallel} = 935~\mu A,  I_{C} = 750~\text{r}$ $I_{\parallel} = 1.25~\text{mA},  I_{C} = 1~\text{A}$	mA	,	1.1 1.2 1.3		1.1 1.2 1.3		1.1 1.2 1.3		1.1 1.2 1.3	
V <sub>CE(sat)</sub>		5	$I_{I}=2$ mA, $I_{C}=1.25$ See Note 3 $I_{I}=2.25$ mA, $I_{C}=1.5$ A See Note 3			1.4		1.5	-	1.4	,	1.5	V	
I <sub>R</sub>	Clamp-diode reverse current	6	V <sub>R</sub> = 50 V V <sub>R</sub> = 50 V, T <sub>A</sub> = 70 °C V <sub>R</sub> = 80 V V <sub>R</sub> = 80 V, T <sub>A</sub> = 70 °C			50 100		50 100		100		50	μΑ	
٧ <sub>F</sub>	Clamp-diode forward voltage	7	I <sub>F</sub> = 1 A I <sub>F</sub> = 1.5 A, See Note 3			1.75		1.75		1.75		1.75	٧	

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, duty cycle  $\leq 10\%$ .



#### ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

#### switching characteristics at 25 °C free-air temperature, VCC = 5 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 8			1	μS
<sup>t</sup> PHL	propagation delay time, high-to-low-level output	See Figure 8			1.5	μS

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VCEX(sus)





FIGURE 3. II(on)



OPEN VCE

FIGURE 2. ICEX




FIGURE 4. VI(on)




FIGURE 6. IR

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 7. VF




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0 = 50 \Omega$ .


B. C<sub>L</sub> includes all probe and stray capacitance.

C.  $V_{IH}$  = 2.5 V for ULN2064 and ULN2065.  $V_{IH}$  = 10 V for ULN2065 and ULN2067.

#### FIGURE 8. SWITCHING TIMES

# ELECTRICAL CHARACTERISTICS ULN2066, ULN2067









FIGURE 9

FIGURE 11

#### ULN2064, ULN2065, ULN2066, ULN2067 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES



#### TYPICAL APPLICATION DATA




FIGURE 15. RELAY DRIVER INTERFACE

#### ULN2068, ULN2069 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2579, MAY 1980-REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Preamp for High Current Gain
- Outputs Diode-Clamped for Inductive Loads
- Common-Emitter Circuit for Current Sink
- Inputs Compatible with TTL and 5-Volt CMOS
- Designed for Interchangeability with Sprague ULN2068 and ULN2069


#### description

The ULN2068 and ULN2069 are monolithic integrated circuits each consisting of four high-voltage, high-current n-p-n cascaded transistor switches. Each switch includes a first stage compatible with both TTL and 5-volt CMOS signal levels. The second and third stages form uncommitted-collector outputs with commoncathode clamp diodes for switching inductive loads.


The ULN2068 and ULN2069 can sink up to 1.5 amperes per switch. Applications include logic buffers, MOS drivers, memory drivers, line drivers, relay drivers, hammer drivers, lamp drivers, and display drivers (LED and gas discharge).

The ULN2068 and ULN2069 are characterized for operation from -20°C to 85°C.

#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




NC-No internal connection

#### schematic (each switch)



Resistor values shown are nominal.

#### logic diagram (positive logic)



Texas Instruments

#### ULN2068, ULN2069 QUADRUPLE HIGH CURRENT DARLINGTON SWITCHES

#### absolute maximum ratings at 25 °C free-air temperature for each switch (unless otherwise noted)

	ULN2068	ULN2069	UNIT
Collector-emitter voltage	50	80	V
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	V
Input voltage	15	15	V
Peak collector current (see Figures 10, 11, and 12)	1.5	1.5	Α
Total power dissipation at (or below) 25 °C free-air temperature (see Note 2)	2075	2075	mW
Operating free-air temperature range	- 20 to 85	- 20 to 85	°C
Storage temperature range	-55 to 150	-55 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260	260	°C

- NOTES: 1. All voltage values (unless otherwise noted) are with respect to the emitter/substrate terminal E.
  - 2. For operation above 25 °C free-air temperature, derate total power linearly to 1079 mW at 85 °C at the rate of 16.6 mW/°C.

#### electrical characteristics at 25 °C free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

	DADAMETED.	TEST	TEGT COMPLETIONS	ULN	12068	ULN	2069	UNIT
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNII
V <sub>CEX(sus)</sub>	Collector sustaining voltage	1	$V_1 = 0.4 \text{ V},  I_C = 100 \text{ mA}$	35		50		V
			V <sub>CE</sub> = 50 V		100			
ICEX	Collector output cutoff current	2	$V_{CE} = 50 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$		500			μА
CEX	Conector output cuton current		V <sub>CE</sub> = 80 V				100	μ.
			$V_{CE} = 80 \text{ V}, T_{A} = 70 ^{\circ}\text{C}$				500	
lu v	On-state input current	3	V <sub>1</sub> = 2.4 V		250		250	μА
ll(où)	On-state input current	3	V <sub>I</sub> = 3.75 V		1000		1000	μΑ
V <sub>I(on)</sub>	On-state input voltage	4	$V_{CE} = 2 V$ , $I_{C} = 1.5 A$ ,		2.4	2.4	2.4	v
			See Note 3		2.4		2.4	
	Collector-emitter		$V_1 = 2.4 \text{ V},  I_C = 500 \text{ mA}$		.1.1		1.1	V
		5	$V_1 = 2.4 \text{ V},  I_C = 750 \text{ mA}$		1.2		1.2	
			$V_1 = 2.4 \text{ V},  I_C = 1 \text{ A}$		1.3		1.3	
V <sub>CE(sat)</sub>			$V_1 = 2.4 \text{ V},  I_C = 1.25 \text{ A},$	1	1.4			
	saturation voltage		See Note 3	<u> </u>	1.4			
			$V_1 = 2.4 \text{ V},  I_C = 1.5 \text{ A},$	1			1.5	. ]
		į	See Note 3	ļ			1.5	
			V <sub>R</sub> = 50 V		50			
1-	Clamp-diode reverse current	6	$V_{R} = 50 \text{ V},  T_{A} = 70 ^{\circ}\text{C}$		100			μΑ
lR .	Clamp-diode reverse current	٥	V <sub>R</sub> = 80 V				50	μΑ.
			$V_{R} = 80 \text{ V},  T_{A} = 70 ^{\circ}\text{C}$	1			100	1
\/-	Clamp-diode forward voltage	7	IF = 1 A		1.75		1.75	V
VF	Clamp-glode forward voltage	′	I <sub>F</sub> = 1.5 V, See Note 3	1	2		2	1 °
lcc	Supply current	8	V <sub>I</sub> = 2.4 V, I <sub>C</sub> = 500 mA		6		6	mA
	(only one switch conducting)		L	<u> </u>				

NOTE 3: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, Duty cycle  $\leq 10\%$ .

#### switching characteristics at 25 °C free-air temperature, VCC = 5 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 9			1	μs
tPHL	Propagation delay time, high-to-low-level output				1.5	μS



#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VCEX(sus)




FIGURE 2. ICEX






FIGURE 3. II(on)



OPEN FIGURE 6. IR






FIGURE 7. VF





FIGURE 8. ICC




#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%, Z<sub>0</sub> = 50 Ω. B. C<sub>1</sub> includes all probe and stray capacitance.

#### FIGURE 9. SWITCHING TIMES



# V+ V<sub>CC</sub> = 5 V 1 16 2 15 3 ULN2068 14 4 ULN2069 13 5 12 6 11 7 10 8 9

TYPICAL APPLICATION DATA

FIGURE 13. RELAY DRIVER INTERFACE

#### ULN2074, ULN2075 OUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

D2580, MAY 1980-REVISED SEPTEMBER 1986

- Output Collector Current . . . 1.5 A Max
- 2-W Dissipation Rating
- High Output-Voltage Capability
- Output Sink- or Source-Current Capabilities
- Input Compatible with TTL or 5-V CMOS
- Designed for Interchangeability with Sprague ULN2074 and ULN2075

#### description


The ULN2074 and ULN2075 are monolithic, quadruple, high-voltage, high-current n-p-n darlington-transistor amplifier devices. They feature high-voltage outputs with collector-current ratings of 1.5 amperes for each darlington pair.

The ULN2074 and ULN2075 are unique generalpurpose devices, each featuring uncommitted collectors and emitters to allow for either sinking or sourcing the output current. These devices offer the system designer the flexibility of tailoring the circuit to the application. Typical applications include logic buffers, relay drivers, lamp drivers, and hammer drivers.


For proper operation, the substrate must be connected to the most negative voltage.

The ULN2074 and ULN2075 are characterized for operation from -20 °C to 85 °C.


#### logic symbol†



DUAL-IN-LINE PACKAGE (TOP VIEW)



#### schematic (each switch)



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### ULN2074, ULN2075 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

#### absolute maximum ratings at 25 °C free-air temperature for each switch (unless otherwise noted)

	ULN2074	ULN2075	UNIT
Collector-emitter voltage	50	80	V
Input voltage with respect to substrate	30	60	V
Peak collector current (see Figures 9, 10, and 11)	1.5	1.5	Α
Input current	25	25	mA
Total power dissipation at (or below) 25 °C free-air temperature (see Note 1)	2075	2075	mW
Operating free-air temperature range	-20 to 85	- 20 to 85	°C
Storage temperature range	-55 to 150	- 55 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260	260	°C

NOTE 1: For operation above 25 °C free-air temperature, derate total power linearly to 1079 mW at 85 °C at the rate of 16.6 mW/ °C.

#### electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

PARAMETER		TEST	TEST COA	IDITIONS	ULN2074		ULN2075		
		FIGURE TEST CONDITIONS		MIN	MAX	MIN	MAX	UNIT	
V <sub>CEX(sus)</sub>	Collector sustaining voltage	1	$V_1 = 0.4 V$	I <sub>C</sub> = 100 mA	35		50		٧
			V <sub>CE</sub> = 50 V		1	100			
losy	Collector output cutoff current	2	$V_{CE} = 50 \text{ V},$	T <sub>A</sub> = 70°C		500			
CEX	Collector butput cutori current	2	V <sub>CE</sub> = 80 V					100	μΑ
			V <sub>CE</sub> = 80 V,	$T_A = 70$ °C	T			500	
1	On-state input current	3	$V_1 = 2.4 \text{ V}$		2	4.3	2	4.3	mA
II(on)	On-state input current	3	$V_1 = 3.75 \text{ V}$		4.5	9.6	4.5	9.6	IIIA
		4	$V_{CE} = 2 V$ ,	IC = 1 A		2		2	
Vi(on)	On-state input voltage		$V_{CE} = 2 V$ ,	I <sub>C</sub> = 1.5 A,		2.5		2.5	٧
			See Note 2		<u> </u>	2.5		2.5	
			$I_{\parallel} = 625 \ \mu A,$	$I_C = 500 \text{ mA}$		1.1		1.1	
			$I_1 = 935  \mu A$ ,	I <sub>C</sub> = 750 mA		1.2		1.2	
j	Collector-emitter		I <sub>I</sub> = 1.25 mA,	I <sub>C</sub> = 1 A	T	1.3		1.3	
VCE(sat)		5	I <sub>I</sub> = 2 mA,	I <sub>C</sub> = 1.25 A,		1.4			V
	saturation voltage		See Note 2		1	1.4	1		
			I <sub>I</sub> = 2.25 mA,	I <sub>C</sub> = 1.5 A,				1.5	
			See Note 2		1			1.5	

NOTE 2: These parameters must be measured on one output at a time using pulse techniques,  $t_W = 10$  ms, duty cycle  $\leq 10\%$ .

#### switching characteristics at 25 °C free-air temperature, VCC = 5 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 6			1	μS
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See rigule o			1.5	μS



# ULN2074, ULN2075 QUADRUPLE HIGH-CURRENT DARLINGTON SWITCHES

# PARAMETER MEASUREMENT INFORMATION VCEX(sus) FIGURE 1. VCEX(sus) FIGURE 2. ICEX







FIGURE 3. II(on)







NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 50 kHz, duty cycle = 10%,  $Z_0 = 50 \Omega$ . B.  $C_L$  includes all probe and stray capacitance.

#### FIGURE 6. SWITCHING CHARACTERISTICS



#### **ELECTRICAL CHARACTERISTICS**





FIGURE 7


# BASE CURRENT 1.5 VCE = VCE(sat) TA = 25°C Duty Cycle = 90% ULN2074 IS CHARACTERIZED ONLY UP TO THIS POINT 0 0 0 0.5 1 1.5 2 2.5



IB-Base Current-mA
FIGURE 8

#### THERMAL INFORMATION





#### MAXIMUM COLLECTOR CURRENT




FIGURE 11

#### TYPICAL APPLICATION DATA




FIGURE 12. RELAY DRIVER INTERFACE WITH EXTERNAL CLAMP DIODES

General Info	mation
Alphanumeric In Selection Guide	dex
Data Acquisi	tion Circuits
Cross-Reference Data Sheets	Guide
Display Drive	ors .
Data Sheets	
Line Drivers	and Receivers
Cross-Reference Data Sheets	Guide
Peripheral Dr	ivers/Actuators
Cross-Reference Data Sheets	Guide
Memory Inte	rface Circuits
Data Sheets	
Speech Synt	hesis Circuits
Data Sheets	
Appendix A	Power Derating Curves
Appendix B	Ordering Instructions Mechanical Data IC Sockets
Appendix C	Explanation of Logic Symbols

#### SN5520 DUAL-CHANNEL SENSE AMPLIFIER WITH COMPLEMENTARY OUTPUTS

D2338, DECEMBER 1986


- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- Good Fanout Capability
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

#### description

The SN5520 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN5520 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-

#### J PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

	INPUTS						PUTS
Α	В	Gγ	$G_{\mathbf{Z}}$	SA	SB	Y	Z
Х	Х	L	Х	X	Х	Н	$\overline{G}_{Z}$
Н	Х	Х	Х	Н	X	Н	$\overline{G}_{Z}$
X	Н	Х	Х	Х	Н	н	$\overline{G}_{Z}$
L	L	Н	Х	Х	Х	L	Н
L	Х	Н	Х	Х	L	L	Н
Х	L	Н	X	L	X	L	Н
Х	X	Н	Х	L	L	L	Н
Х	Х	Х	L	Х	Х	х	Н

positive logic: 
$$Y = \overline{G}_Y + A \cdot S_A + B \cdot S_B$$

$$Z = \overline{G}_Z + \overline{Y}$$

$$Z = \overline{G}_T + G_Y(\overline{A} + \overline{S}_A) (\overline{B} + \overline{S}_B)$$

#### **DEFINITION OF LOGIC LEVELS**

INPUT	Н	L	X
A or B <sup>†</sup>	V <sub>ID</sub> ≥ V <sub>T</sub> max	$V_{ID} \leq V_{T} \min$	Irrelevant
Any G or S	V <sub>I</sub> ≥ V <sub>IH</sub> min	V <sub>I</sub> ≤ V <sub>IL</sub> max	Irrelevant

 $<sup>^\</sup>dagger A$  and B are differential voltages (V<sub>ID</sub>) between A1 and A2 or B1 and B2, respectively. For these circuits, V<sub>ID</sub> is considered positive regardless of which terminal of each pair is positive with respect to the other.

input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL logic circuits.

With the Z output connected to the  $G\gamma$  input, the SN5520 may be used to perform the functions of a flip-flop or register that responds to the sense and strobe input conditions.

The SN5520 is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .




6

#### SN5520 **DUAL-CHANNEL SENSE AMPLIFIER** WITH COMPLEMENTARY OUTPUTS


#### circuit operation

The SN5520 is a dual-channel sense amplifier with the preamplifiers connected to a common output stage and a complementary output stage. The output circuit is composed of two cascaded NAND gates, each with external gate inputs. External connection of the Z output and the Gy input results in a flip-flop or register that is set by signals at the differential-input terminals. Reset of the register is performed by taking the G7 input low. Capacitive coupling from output Z to GY results in output pulse stretching. With either connection, complementary output levels are available. The gate and strobe inputs and the outputs are compatible with standard TTL logic. The input function of the SN5520 can be expanded by connecting the Y output of the SN5522 to the Gy input of the circuit being expanded.

#### logic symbol†




#### logic diagram



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC+ (see Note 1)	
Supply voltage, V <sub>C</sub> C <sub>-</sub>	
Differential input voltage, V <sub>ID</sub> or V <sub>ref</sub> ±5 V	
Voltage from any input to ground (see Note 2)	
Continuous total power dissipation at (or below) 25 °C free-air temperature	
(see Note 3)	
Operating free-air temperature range	
Storage temperature range65°C to 150°C	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	

- NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Strobe and gate input voltages must be zero or positive with respect to the network ground terminal.
  - 3. For operating above 25 °C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.



#### SN5520 **DUAL-CHANNEL SENSE AMPLIFIER** WITH COMPLEMENTARY OUTPUTS

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>	4.75	5	5.25	V
Negative supply voltage, V <sub>CC</sub> _	-4.75	-5	- 5.25	V
Reference voltage, V <sub>ref</sub>	15		40	mV
High-level input voltage (strobe and gate inputs), VIH	2			V
Low-level input voltage (strobe and gate inputs), VIL			0.8	V

#### electrical characteristics over recommended operating free-air temperature range, $V_{CC\pm} = \pm 5 \text{ V}$ , (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VT	Differential-input threshold voltage	$V_{ref} = 15 \text{ mV}$	10	15	20	mV
V	Differential-input tiffeshold voltage	V <sub>ref</sub> = 40 mV	35	40	45	1110
VICF	Common-mode input firing voltage	$V_{ref} = 40 \text{ mV}, V_{I(S)} = V_{IH}$ Common-mode input pulse:		± 2.5		٧
	(see Note 4)	$t_r \le 15 \text{ ns, } t_f \le 15 \text{ ns, } t_W = 50 \text{ ns}$				
		$T_A = -55$ °C			100	
Iв	Differential-input bias current	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{ID} = 0 T_A = 25 ^{\circ}\text{C}$		30	75	μΑ
		T <sub>A</sub> = 125°C			75	
10	Differential-input offset current	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{ID} = 0$		0.5		μΑ
Voн	High-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}, I_{OH} = -400 \mu \text{A}$	2.4	4		<b>V</b>
VOL	Low-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}, I_{OL} = 16 \text{ mA}$		0.25	0.4	٧
łн	High-level input current (strobe and gate inputs)	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{IH} = 2.4 \text{ V}$			40	μΑ
1 <sub>IL</sub>	Low-level input current (strobe and gate inputs)	V <sub>CC±</sub> = ±5.25 V, V <sub>IL</sub> = 0.4 V		-1	-1.6	mA
los(Y)	Short-circuit output current into Y	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-3	-3.8	- 5	mA
los(z)	Short-circuit output current into Z	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$	- 2.1	-2.6	-3.5	mA
ICC+	Supply current from V <sub>CC+</sub>	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$		28	40	mA
Icc-	Supply current from V <sub>CC</sub> -	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$		- 14	- 20	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $V_{CC\pm} = \pm 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.



### **DUAL-CHANNEL SENSE AMPLIFIER** WITH COMPLEMENTARY OUTPUTS

#### switching characteristics, $V_{CC\pm} = \pm 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
<sup>t</sup> PLH(DY)	A1-A2 or B1-B2	Y	1		25	40	ns
<sup>t</sup> PHL(DY)	A1-A2 01 B1-B2	'	l		20		113
tPLH(DZ)	A1-A2 or B1-B2	z			30		ns
tPHL(DZ)	A1-A2 01 B1-B2		'		35	55	115
tPLH(SY)	STROBE A or B	ν	1	C <sub>L</sub> = 15 pF,	15	30	ns
tPHL(SY)		<u>'</u>	'		20		115
tPLH(SZ)	STROBE A or B	z	1	C <sub>ext</sub> ≥ 100 pF,	30		ns
tPHL(SZ)	STROBE A OF B		<b>'</b>	R <sub>I</sub> = 288 Ω	35	55	IIIS
tPLH(GY, Y)	CATE C.	Y	2	nL = 200 tt	15	25	ns
tPHL(GY, Y)	GATE GY	i '			10		118
tPLH(GY, Z)	CATE C.	z	2		15		ns
tPHL(GY,Z)	GATE GY				20	30	115
tPLH(GZ, Z)	GATE G <sub>7</sub>	z	3	}	15		
<sup>t</sup> PHL(GZ, Z)	GATE GZ		3		10	20	ns

#### recovery and cycle times, $V_{CC\pm} = \pm 5 \text{ V}$ , $C_{ext} \ge 100 \text{ pF}$ , $T_A = 25 ^{\circ}\text{C}$


PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
	Differential-input overload	Differential Input Pulse:	20			
<sup>t</sup> orD	recovery time (see Note 5)	$V_{ID} = 2 V, t_r = t_f = 20 ns$				ns
	Common-mode input overload	Common-mode Input Pulse:	20			
torC	recovery time (see Note 6)	$V_{IC} = \pm 2 \text{ V}, t_{f} = t_{f} = 20 \text{ ns}$				ns
tcyc(min)	Minimum cycle time			200		ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-modeinput overload signal prior to the strobe-enable signal.

#### PARAMETER MEASUREMENT INFORMATION



#### **TEST CIRCUIT**




#### **VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \, \Omega$ ,  $t_r = 15 \, \pm 5 \, \text{ns}$ ,  $t_f = 15 \, \pm 5 \, \text{ns}$ ,  $t_{w1} = 100 \, \text{ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .
  - B. The strobe input pulse is applied to Strobe SA when inputs A1-A2 are being tested and to Strobe SB when inputs B1-B2 are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 1. PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS



#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




NOTES: A. The pulse generator has the following characteristics:  $Z_{OUt} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_W = 100 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .

B. C<sub>1</sub> includes probe and jig capacitance.


FIGURE 2. PROPAGATION DELAY TIMES FROM GATE GY



#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_W = 100 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 3. PROPAGATION DELAY TIMES FROM GATE GZ




FIGURE 4

#### NORMALIZED THRESHOLD VOLTAGE vs **PULSE REPETITION RATE**






FIGURE 6





VCC + and VCC - - Supply Voltages - V

#### FIGURE 5

#### COMMON-MODE FIRING VOLTAGE





FIGURE 7

IIH - High-Level Input Current - µA

#### TYPICAL CHARACTERISTICS



vs FREE-AIR TEMPERATURE 1.6  $V_{CC+} = 5V$ I<sub>10</sub>—Differential-Input Offset Current-μA VCC- = -5 V 1.4  $V_{ID} = 0$ 1.2 1.0 0.8 0.6 0.4 0.2 -75 -50 -25 25 50 100 125 75 TA-Free-Air Temperature-°C FIGURE 9

DIFFERENTIAL-INPUT OFFSET CURRENT

# HIGH-LEVEL INPUT CURRENT vs INPUT VOLTAGE







FIGURE 10







V<sub>CC+</sub> = 5 V V<sub>CC-</sub> = -5 V

-0.2

TA = 25°C

0


0

IOH-High-Level Output Current-mA FIGURE 14


-0.6

-0.8

-0.4



LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT




IOL-Low-Level Output Current-mA FIGURE 15

#### TYPICAL APPLICATIONS

#### large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signalto-noise ratio can be increased by sectioning the large core planes as illustrated in Figure 16. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN5520 or SN5522 sense amplifiers. The cascaded output gates of the SN5520 circuits may be connected to serve as the memory data register (MDR). A number of SN5522 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs. clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.



TO ADDITIONAL SN5522s TO PROVIDE NECESSARY NUMBER OF SENSE INPUTS

FIGURE 16. SENSING LARGE MEMORY SYSTEMS

#### SN5522 **DUAL-CHANNEL SENSE AMPLIFIER** WITH OPEN-COLLECTOR OUTPUTS

D2338, DECEMBER 1986

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- **Good Fanout Capability**
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

#### description

The SN5522 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Lowlevel pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN5522 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges.

	J PACKAGE				
	(Te	OP VIEW	•		
INPUTS	C <sub>ext</sub> []  { A1 []  { A2 []  Vref - []  Vref + []  { B1 []  { B2 []  VCC - []	3 14 4 13 5 12	VCC+ SA G G OUTPUT Y SB GND 1		

#### **FUNCTION TABLE**

	INPUTS						
Α	В	G	$s_A$	SB	Y		
L	L	Н	Х	Х	Н		
L	X	Н	X	L	н		
Х	L	н	L	X	н		
х	Х	Н	L	L	н		
Х	Х	L	Х	Х	L		
н	Х	Х	Н	X	L		
х	Н	Х	Х	Н	L		

positive logic:  $Y = G(\overline{A} + \overline{S}_A)(\overline{B} + \overline{S}_R)$ 

#### **DEFINITION OF LOGIC LEVELS**

INPUT	Н	L	х
A or B <sup>†</sup>	V <sub>ID</sub> ≥ V <sub>T</sub> max	$V_{ID} \leq V_{T} \min$	Irrelevant
Any G or S	V <sub>I</sub> ≥ V <sub>IH</sub> min	V <sub>I</sub> ≤ V <sub>IL</sub> max	Irrelevant

<sup>&</sup>lt;sup>†</sup>A and B are differential voltages (V<sub>ID</sub>) between A1 and A2 or B1 and B2, respectively. For these circuits, VID is considered positive regardless of which terminal of each pair is positive with respect to the other

Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL logic circuits.


The circuit features a high-fanout, single-ended, open-collector output stage. In addition, it may be used to expand the inputs to a SN5520 circuit or to perform the wire-AND function.

The SN5522 is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of -55°C to 125°C.

#### circuit operation


The SN5522 is a dual-channel sense amplifier with the preamplifiers connected to a common output stage. The output circuit features an open-collector output that permits two or more of these outputs to be connected in the wire-AND configuration. Each package includes a load resistor that may be used as the output pullup resistor. High sink-current capability is a feature of this design, and a separate ground terminal is used for the output circuitry. This device can also be used as an input expander for the SN5520 circuit.

#### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematic





# **6** Memory Interface Circuits

# SN5522 DUAL-CHANNEL SENSE AMPLIFIER WITH OPEN.COLLECTOR OUTPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC+ (see Note 1)	. 7 V
Supply voltage, VCC =	-7 V
Differential input voltage, V <sub>ID</sub> or V <sub>ref</sub>	±5 V
Voltage from any input to ground (see Note 2)	5.5 V
Off-state voltage applied to open-collector outputs	5.5 V
Continuous total power dissipation at (or below) 25 °C free-air temperature	
(see Note 3)	5 mW
Operating free-air temperature range	25°C
Storage temperature range65°C to 1	50°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	00°C

- NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Strobe and gate input voltages must be zero or positive with respect to the network ground terminal.
    - 3. For operating above 25 °C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>	4.75	5	5.25	V
Negative supply voltage, V <sub>CC</sub> _	-4.75	- 5	- 5.25	V
Reference voltage, V <sub>ref</sub>	15		40	mV
High-level input voltage (strobe and gate inputs), VIH	2			V
Low-level input voltage (strobe and gate inputs), VIL			0.8	V

## electrical characteristics over recommended operating free-air temperature range, $V_{CC\pm}=\pm 5$ V, RL connected to output, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VT	Differential-input threshold voltage	V <sub>ref</sub> = 15 mV	10	15	20	mV
V 1	Differential-input tiffeshold voltage	$V_{ref} = 40 \text{ mV}$	35	40	45	1110
	Common-mode input firing voltage	$V_{ref} = 40 \text{ mV}, \qquad V_{I(S)} = V_{IH}$				
VICF	(see Note 4)	Common-mode input pulse:		$\pm 2.5$		V
	(See Note 4)	$t_r \le 15 \text{ ns, } t_f \le 15 \text{ ns, } t_W = 50 \text{ ns}$				
		$T_A = -55$ °C			100	
ΙΒ	Differential-input bias current	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{ID} = 0  T_A = 25 \text{ °C}$		30	75	μΑ
		$T_A = 125$ °C			75	
lo l	Differential-input offset current	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{ID} = 0$	J	0.5		μΑ
Voн	High-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}, I_{OH} = -400 \mu A$	2.4	4		V
VOL	Low-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}, I_{OL} = 16 \text{ mA}$		0.25	0.4	V
Lee	High-level input current	$V_{CC\pm} = \pm 5.25 \text{ V}, \frac{V_{IH} = 2.4 \text{ V}}{V_{IH} = 5.25 \text{ V}}$			40	μΑ
ΉΗ	(strobe and gate inputs)	$VCC \pm = \pm 5.25 \text{ V}, V_{IH} = 5.25 \text{ V}$			1	mA
I.e.	Low-level input current	Von - +5.25 V Vv - 0.4 V		1	-1.6	mA
ΙL	(strobe and gate inputs)	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{IL} = 0.4 \text{ V}$		1	-1.6	mA
ГОН	High-level output current	$V_{CC\pm} = \pm 4.75 \text{ V}, V_{O} = 5.25 \text{ V}$			250	μΑ
los	Short-circuit output current	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-2.1	-2.6	-3.5	mA
ICC+	Supply current from V <sub>CC+</sub>	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$		27	40	mA
ICC -	Supply current from V <sub>CC</sub> -	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$		- 15	- 20	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $V_{CC\pm} = \pm 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.



#### SN5522 **DUAL CHANNEL SENSE AMPLIFIER** WITH OPEN-COLLECTOR OUTPUTS

#### switching characteristics, V<sub>CC±</sub> = ±5 V, T<sub>A</sub> = 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH(D)	A1-A2 or B1-B2	V	1			20		ns
tPHL(D)	A1-A2 01 B1-B2		'	C 15 n5		30	45	""
tPLH(S)	STROBE A or B	STRORE A av R		$\begin{array}{c c} C_L = 15 \text{ pF,} \\ C_{\text{ext}} \geq 100 \text{ pF,} \\ R_I = 288 \Omega \end{array}$		20		ns
tPHL(S)		'			20	40	118	
tPLH(G)	GATE	V	2	NL - 200 11		10		ns
tPHL(G)	GAIL			15	15	25	115	

#### recovery and cycle times, V<sub>CC±</sub> = ±5 V, C<sub>ext</sub> ≥ 100 pF, T<sub>A</sub> = 25 °C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Differential-input overload	put overload Differential Input Pulse:		20		
torD_	recovery time (see Note 5)	$V_{ID} = 2 V, t_r = t_f = 20 ns$	20			ns
	Common-mode input overload	Common-mode Input Pulse:	20			
torC	recovery time (see Note 6)	$V_{IC} = \pm 2 \text{ V}, t_r = t_f = 20 \text{ ns}$				ns
t <sub>cyc(min)</sub>	Minimum cycle time			200		ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-modeinput overload signal prior to the strobe-enable signal.

#### driving SN54XXX loads and combining outputs

The table below provides minimum and maximum resistor values for driving one to ten SN54XXX loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fanout plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fanouts of seven or less if a valid minimum and maximum RI is possible. When fanning out to ten SN54XXX loads, the calculation for the minimum value of R1 indicates that an infinite resistance should be used; however, the use of a 4-k $\Omega$  resistor in this case will satisfy the high-level condition and limit the low level to less than 0.43 volt.


FANOUT TO TTL	WIRE-AND OUTPUTS								
LOADS	1	2	3	4	5	6	7	1 to 7	
1	8965	4814	3291	2500	2015	1688	1452	319	
2	7878	4482	3132	2407	1954	1645	1420	359	
3	7027	4193	2988	2321	1897	1604	1390	410	
4	6341	3939	2857	2241	1843	1566	1361	479	
5	5777	3714	2736	2166	1793	1529	1333	575	
6	5306	3513	2626	2096	1744	1494	1306	718	
7	4905	3333	2524	2031	1699	1460	1280	958	
8	4561	3170	2429	1969	1656	Х	Х	1437	
9	4262	3023	Х	х	Х	Х	Х	2875	
10	4000	Х	Х	Х	Х	Х	Х	4000	
	MAXIMUM							MIN	

<sup>&</sup>lt;sup>‡</sup>All values shown in the table are based on: High-level conditions:  $V_{CC} = 5 \text{ V}$ ,  $V_{OH} \text{ min} = 2.4 \text{ V}$ Low-level conditions:  $V_{CC} = 5 \text{ V}$ ,  $V_{OL} \text{ max} = 0.4 \text{ V}$ X - Not recommended or not possible.


See explanation in text.



#### PARAMETER MEASUREMENT INFORMATION



#### TEST CIRCUIT



NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_f = t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .


B. The strobe input pulse is applied to Strobe SA when testing inputs A1-A2 and to Strobe SB when testing inputs B1-B2.

C. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 1. PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS



#### PARAMETER MEASUREMENT INFORMATION








NOTES: A. The pulse generator has the following characteristics:  $Z_{OUt} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_W = 100 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 2. PROPAGATION DELAY TIMES FROM GATE INPUT





#### FIGURE 3

NORMALIZED THRESHOLD VOLTAGE

#### VS **PULSE REPETITION RATE** 2 VCC+ = 5 V VT -- Normalized Threshold Voltage -- mV 1.8 VCC- - -5 V V<sub>ref</sub> = 20 mV 1.6 = 25°C 1.4 1.2 1 0.8 0.6 0.4 0.2 0.001 0.01 0.1 1 10 100 PRR-Pulse Repetition Rate-MHz

FIGURE 5

THRESHOLD VOLTAGE SUPPLY VOLTAGE




FIGURE 4

# COMMON-MODE FIRING VOLTAGE





FIGURE 6

6

#### TYPICAL CHARACTERISTICS



Γ<sub>A</sub> – Free-Air Temperature – °0 FIGURE 7

HIGH-LEVEL INPUT CURRENT






FIGURE 9


DIFFERENTIAL-INPUT OFFSET CURRENT



LOW LEVEL INDUT OURDENT



**OUTPUT VOLTAGE** 



V<sub>ID</sub>-Differential-Input Voltage-mV

FIGURE 11

HIGH-LEVEL OUTPUT VOLTAGE




FIGURE 12





FIGURE 13

#### APPLICATION DATA

#### large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signal-to-noise ratio can be increased by sectioning the large core planes as illustrated in Figure 14. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN5520 or SN5522 sense amplifiers. The cascaded output gates of the SN5520 circuits may be connected to serve as the memory data register (MDR). A number of SN5522 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs, clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.



TO ADDITIONAL SN5522s TO PROVIDE NECESSARY NUMBER OF SENSE INPUTS

FIGURE 14. SENSING LARGE MEMORY SYSTEMS

#### SN5524 DUAL SENSE AMPLIFIER

D2338, DECEMBER 1986

- High Speed and Fast Recovery Time
- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- **Good Fanout Capability**
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

#### description

The SN5524 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Lowlevel pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN5524 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to

	(TOP VIEW)				
INPUTS	C <sub>ext</sub> 1 1A1 2 1A2 3 V <sub>ref</sub> - 4	16 VCC + 15 1S 14 0UTPUT 1 13 GND 2	w		
INPUTS	V <sub>ref</sub> + ☐ 5	12 OUTPUT 2 11 2S 10 NC 9 GND 1	W		

J PACKAGE

NC-No internal connection

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	S	w
Н	Н	Н
L	Χ	L
Х	L	L

positive logic: W = AS

#### **DEFINITION OF LOGIC LEVELS**

INPUT	Н	L	X
Α <sup>†</sup>	V <sub>ID</sub> ≥ V <sub>T</sub> max	V <sub>ID</sub> ≤ V <sub>T</sub> min	Irrelevant
S	V <sub>I</sub> ≥ V <sub>IH</sub> min	V <sub>I</sub> ≤ V <sub>IL</sub> max	Irrelevant

<sup>†</sup>A is a differential voltage (V<sub>ID</sub>) between A1 and A2. For these circuits, V<sub>ID</sub> is considered positive regardless of which terminal is positive with respect to the other.

accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The strobe inputs and the outputs are compatible with standard TTL logic circuits.


The circuit provides for independent, dual-channel sensing with separate outputs.

The SN5524 is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of -55°C to 125°C.

#### circuit operation


The SN5524 circuit features two completely independent sense amplifiers in a single package. Each amplifier features high fanout capability.

#### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematic





#### 

NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.

- 2. Strobe input voltages must be zero or positive with respect to the network ground terminal.
- 3. For operating above 25 °C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>	4.75	5	5.25	V
Negative supply voltage, V <sub>CC</sub> –	-4.75	- 5	-5.25	V
Reference voltage, V <sub>ref</sub>	15		40	mV
High-level input voltage (strobe inputs), VIH	2			V
Low-level input voltage (strobe inputs), V <sub>IL</sub>			0.8	V

## electrical characteristics over recommended operating free-air temperature range, $V_{CC\pm}=\pm 5$ V, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VT	Differential-input threshold voltage	V <sub>ref</sub> = 15 mV		10	15	20	mV
V 1	Differential-input threshold voltage	V <sub>ref</sub> = 40 mV		35	40	45	mv
V <sub>ICF</sub>	Common-mode input firing voltage	$V_{ref} = 40 \text{ mV}, \qquad V_{I(S)} = V_{IH}$ Common-mode input pulse:			± 2.5		V
- 101	(see Note 4)	$t_r \le 15 \text{ ns, } t_f \le 15 \text{ ns, } t_W = 50 \text{ s}$	ns				
		Т,	$A = -55^{\circ}C$			100	
lв	Differential-input bias current	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{ID} = 0 T_A =$	A = 25°C		30	75	μΑ
		T,	A = 125°C			75	
10	Differential-input offset current	$V_{CC\pm} = \pm 5.25 \text{ V}, V_{ID} = 0$			0.5		μΑ
Voн	High-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}, I_{OH} = -400$	Ο μΑ	2.4	4		V
VOL	Low-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V}, I_{OL} = 16 \text{ m/s}$	A		0.25	0.4	V
1	High-level input current	$V_{CC\pm} = \pm 5.25 \text{ V} $ $V_{IH} = 2.4 \text{ V} $ $V_{IH} = 5.25 $	′			40	μΑ
۱н	(strobe inputs)	VCC ± = ±5.25 V V <sub>IH</sub> = 5.25	V			1	mA
I <sub>IL</sub>	Low-level input current (strobe inputs)	$V_{CC\pm} = \pm 5.25 \text{ V},  V_{IL} = 0.4 \text{ V}$			- 1	- 1.6	mA
los	Short-circuit output current	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$		-2.1	-2.6	- 3.5	mA
ICC+	Supply current from V <sub>CC+</sub>	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$			25	40	mA
ICC -	Supply current from V <sub>CC</sub> -	$V_{CC\pm} = \pm 5.25 \text{ V}, T_A = 25 ^{\circ}\text{C}$			- 15	- 20	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $V_{CC\pm} = \pm 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.



#### SN5524 DUAL SENSE AMPLIFIER

#### switching characteristics, $VCC \pm = \pm 5 \text{ V}$ , $TA = 25 ^{\circ}C$


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tPLH(D)	A1-A2	w	1	C 15 pc		25	40	
tPHL(D)	AI-AZ	, vv	'	C <sub>L</sub> = 15 pF,		20		ns
tPLH(S)	STROBE	w	4	$C_{ext} \ge 100 pF$ , $R_I = 288 \Omega$		15	30	
tPHL(S)	STRUBE	VV	'	n[ = 200 1/		20		ns


### recovery and cycle times, V<sub>CC $\pm$ </sub> = $\pm 5$ V, C<sub>ext</sub> $\geq$ 100 pF, T<sub>A</sub> = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Differential-input overload	Differential Input Pulse:		20			
<sup>t</sup> orD	recovery time (see Note 5)	$V_{ID} = 2 V, t_r = t_f = 20 ns$		20		ns	
	Common-mode input overload	Common-mode Input Pulse:		20			
torC	recovery time (see Note 6)	$V_{IC} = \pm 2 \text{ V}, t_r = t_f = 20 \text{ ns}$	.			ns	
tcyc(min)	Minimum cycle time			200		ns	

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-modeinput overload signal prior to the strobe-enable signal.

#### PARAMETER MEASUREMENT INFORMATION





- NOTES: A. The pulse generators have the following characteristics:  $Z_{OUt} = 50 \Omega$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .
  - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - C. C<sub>1</sub> includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES






FIGURE 2




FIGURE 4




FIGURE 3

# COMMON-MODE FIRING VOLTAGE




FIGURE 5




FIGURE 6

HIGH-LEVEL INPUT CURRENT vs





FIGURE 8



25 TA-Free-Air Temperature - °C

50

75 100 125

FIGURE 7

-75 -50 -25

#### LOW-LEVEL INPUT CURRENT VS






FIGURE 9




**OUTPUT VOLTAGE** 



VID - Differential-Input Voltage - mV

#### FIGURE 10

HIGH-LEVEL OUTPUT VOLTAGE




.. zoro: output ourroit. .....

FIGURE 11

LOW-LEVEL OUTPUT VOLTAGE

vs



IOL-Low-Level Output Current-mA


FIGURE 12



#### TYPICAL APPLICATIONS

#### small memory systems

This application demonstrates an improved method of sensing data from small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN5524 sense amplifiers, see Figure 13. Standard TTL integrated circuits, driven directly from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).



TO ADDITIONAL PLANES AND SN5524s AS NECESSARY FOR COMPLETE MEMORY WORD

FIGURE 13. SENSING SMALL MEMORY SYSTEMS

D2338, DECEMBER 1986

6


•	High	Speed	and	Fast	Recovery	Time
---	------	-------	-----	------	----------	------

- Time and Amplitude Signal Discrimination
- Adjustable Input Threshold Voltage Levels
- Narrow Window of Threshold Voltage Uncertainty
- Multiple Differential-Input Preamplifiers
- High DC Noise Margin . . . 1 V Typ
- Good Fanout Capability
- TTL Drive Capability
- Standard Logic Supply Voltages
- Plug-in Configuration Ideal for Flow-Soldering Techniques

#### description

The SN55234 monolithic sense amplifier is designed for use with high-speed memory systems. This sense amplifier detects bipolar differential-input signals from the memory and provides the necessary interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard TTL circuits.

The SN55234 sense amplifier features multiple differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to



NC-No internal connection

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	S	w
Н	Н	L
L	Х	н
Х	L	н

positive logic:  $W = \overline{AS}$ 

#### **DEFINTION OF LOGIC LEVELS**


INPUT	н	L	Х
Α <sup>†</sup>	V <sub>ID</sub> ≥ V <sub>T</sub> max	$V_{ID} \leq V_{T} \min$	Irrelevant
S	V <sub>I</sub> ≥ V <sub>IH</sub> min	V <sub>I</sub> ≤ V <sub>IL</sub> max	Irrelevant

 $<sup>^\</sup>dagger A$  is a differential voltage (V<sub>|D</sub>) between A1 and A2. For these circuits, V<sub>|D</sub> is considered positive regardless of which terminal is positive with respect to the other.

accomplish the sensing function. A unique circuit design provides an inherent stability of the input threshold level over a wide range of supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The strobe inputs and the outputs are compatible with standard TTL logic circuits.


The SN55234 sense amplifier is available in the J ceramic dual-in-line package and is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .

#### logic symbol†




 $^{\dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram



#### schematic



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)
Supply voltage, V <sub>CC</sub> =
Differential input voltage, VID or Vref
Voltage from any input to ground (see Note 2)
Continuous total power dissipation at (or below) 25°C free-air temperature
(see Note 3)
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds

- NOTES: 1. Voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Strobe input voltages must be zero or positive with respect to the network ground terminal.
  - 3. For operating above 25 °C free-air temperature, derate total power linearly at the rate of 11.0 mW/°C.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC+</sub>	4.75	5	5.25	V
Negative supply voltage, V <sub>CC</sub> _	-4.75	- 5	- 5.25	V
Reference voltage, V <sub>ref</sub>	15		40	mV
High-level input voltage (strobe inputs), VIH	2			V
Low-level input voltage (strobe inputs), VIL			0.8	V

#### electrical characteristics over recommended operating free-air temperature range, $V_{CC\pm} = \pm 5 \text{ V}$ , (unless otherwise noted)

	PARAMETER	TES"	CONDITIO	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VT	Differential-input threshold voltage	$V_{ref} = 15 \text{ mV}$	V <sub>ref</sub> = 15 mV		7	15	20	mV
٧١	Differential-input tiffeshold voltage	$V_{ref} = 40 \text{ mV}$			32	40	48	IIIV
,	Common-mode input firing voltage	$V_{ref} = 40 \text{ mV},$	V <sub>I(S)</sub> = \	∕ін				
VICE	(see Note 4)	Common-mode input	pulse:			±2.5		٧
	(566 14016 4)	$t_r \le 15 \text{ ns, } t_f \le 15$	$t_{\rm r} \le 15  {\rm ns},  t_{\rm f} \le 15  {\rm ns},  t_{\rm W} = 50  {\rm ns}$					
				$T_A = -55$ °C			100	
l <sub>IB</sub>	Differential-input bias current	$V_{CC\pm} = \pm 5.25 V$ ,	$V_{ID} = 0$	T <sub>A</sub> = 25°C		30	75	μΑ
				T <sub>A</sub> = 125°C			75	
Ō	Differential-input offset current	$V_{CC\pm} = \pm 5.25 V$	$V_{ID} = 0$			0.5		μΑ
۷он	High-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V},$	loH = -	400 μΑ	2.4	4		<b>&gt;</b>
VOL	Low-level output voltage	$V_{CC\pm} = \pm 4.75 V$	I <sub>OL</sub> = 16	6 mA		0.25	0.4	٧
1	High-level input current	V <sub>CC±</sub> = ±5.25 V	$V_{IH} = 2.$	4 V			40	μΑ
ΙΗ	(strobe inputs)	VCC± - ±5.25 V	$V_{IH} = 5.$	25 V			1	mA
la.	Low-level input current	$V_{CC+} = \pm 5.25  V_{c}$	V 0	4 V		_ 1	- 1.6	mA
11L	(strobe inputs)	VCC ± - ±5.25 V,	VIL 0.	+ v	1	-,	- 1.0	IIIA
los	Short-circuit output current	$V_{CC\pm} = \pm 5.25 \text{ V},$	$T_A = 25$	°C	- 2.1	-2.6	-3.5	mA
Icc+	Supply current from V <sub>CC+</sub>	$V_{CC\pm} = \pm 5.25 \text{ V},$	$T_A = 25$	°C		25	40	mA
ICC -	Supply current from V <sub>CC</sub> -	$V_{CC\pm} = \pm 5.25 \text{ V},$	$T_A = 25$	°C		- 15	- 20	mA

 $<sup>^{\</sup>dagger}$ Typical values are at V<sub>CC±</sub> = ±5 V, T<sub>A</sub> = 25 °C.

NOTE 4: Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The common-mode input signal is applied when the strobe is high.



#### SN55234 **DUAL SENSE AMPLIFIER**

#### switching characteristics, $V_{CC\pm} = \pm 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN	ТҮР	мах	UNIT
tPLH(D)	A1-A2	w	1			25		
tPHL(D)	AT-AZ	, vv	'	$C_L = 15 pF$ ,		25	40	ns
tPLH(S)	STROBE	·w	1 .	$R_L = 288 \Omega$		25		
tPHL(S)	STRUBE	VV	'			15	30	ns

#### recovery and cycle times, $V_{CC\pm} = \pm 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Differential-input overload	Differential Input Pulse:		20		
<sup>t</sup> orD	recovery time (see Note 5)	$V_{ID} = 2 V, t_r = t_f = 20 ns$		20		ns
	Common-mode input overload	Common-mode Input Pulse:		20		
torC	recovery time (see Note 6)	$V_{IC} = \pm 2 \text{ V, t}_{r} = t_{f} = 20 \text{ ns}$	1	20		ns
t <sub>cyc(min)</sub>	Minimum cycle time			200		ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-modeinput overload signal prior to the strobe-enable signal.



#### PARAMETER MEASUREMENT INFORMATION DIFFERENTIAL Vcc-Vcc+ INPUT 288 Ω ≩ 288 Ω ≷ **50** Ω OUTPUT 1W PULSE CL = 15 pF (See Note C) GENERATOR (See Note A) 50 Ω ₹ OUTPUT 2W CL = 15 pF (See Note C) 50 Ω≸ V<sub>ref</sub> = 20 mV 15 25 50 Ω \$ STROBE INPUT (See Note B) PULSE GENERATOR (See Note A) **TEST CIRCUIT** 40 mV DIFFERENTIAL 20 mV 20 mV 20 mV 20 mV INPUT PULSE STROBE INPUT 1.5 V 1.5 V 1.5 V PULSE **4**−tPLH(S) tPLH(D) tPHL(S)tPHL(D)-▶ VOH 1.5 V OUTPUT 1.5 V 1.5

- VOLTAGE WAVEFORMS

  NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = 15 \pm 5 \text{ ns}$ ,  $t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and PRR  $\leq 1 \text{ MHz}$ .
  - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - C. Ct includes probe and jig capacitance.

FIGURE 1. PROPAGATION DELAY TIMES



16

15 4.5




FIGURE 2

# NORMALIZED THRESHOLD VOLTAGE **PULSE REPETITION RATE**




FIGURE 4

#### SUPPLY VOLTAGE 25 V<sub>ref</sub> = 20 mV 24 TA = 25°C V<sub>T</sub>-Threshold Voltage-mW 23 22 21 20 19 18 17

THRESHOLD VOLTAGE

5 V<sub>CC+</sub> and V<sub>CC-</sub> -Supply Voltages-V

5.25

5.5

FIGURE 3

## COMMON-MODE FIRING VOLTAGE





FIGURE 5








FIGURE 8

DIFFERENTIAL-INPUT OFFSET CURRENT




FIGURE 7

# LOW-LEVEL INPUT CURRENT vs INPUT VOLTAGE




FIGURE 9

VOH-High-Level Output Voltage-V

#### TYPICAL CHARACTERISTICS

Z OUTPUT VOLTAGE




FIGURE 10

HIGH-LEVEL OUTPUT VOLTAGE

vs HIGH-LEVEL OUTPUT CURRENT





FIGURE 11

LOW-LEVEL OUTPUT VOLTAGE

LOW-LEVEL OUTPUT CURRENT




IOL-Low-Level Output Current-mA

FIGURE 12

#### TYPICAL APPLICATIONS

#### small memory systems

This application demonstrates an improved method of sensing data from small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN55234 sense amplifiers, see Figure 13. Standard TTL integrated circuits, driven from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).



TO ADDITIONAL PLANES AND SN55234s AS NECESSARY FOR COMPLETE MEMORY WORD

FIGURE 14. SENSING SMALL MEMORY SYSTEMS

## MEMORY CORE DRIVER

D969, MARCH 1971 - REVISED SEPTEMBER 1986

J PACKAGE

FK PACKAGE





- **Fast Switching Times**
- **Output Transient-Voltage Protection**
- **Dual Sink and Dual Source Outputs**
- Minimum Time Skew Between Address and **Output Current Rise**
- 24-Volt Output Capability
- Source Base Drive Externally Adjustable
- TTL Compatibility
- Input Clamping Diodes
- Transformer Coupling Eliminated
- Reliability Increased
- **Drive-Line Lengths Reduced**
- Use of External Components Minimized

#### description

The SN55325 monolithic integrated circuit memory driver is designed for use with magnetic memories.

The device contains two 600-milliampere source switches and two 600-milliampere sink switches. Source selection is determined by one of two logic inputs, and source turn-on is determined by the source strobe. Likewise, sink selection is determined by one of two logic inputs, and sink turn-on is determined by the sink strobe. This arrangement allows selection of one of the four switches and its subsequent turn-on with minimum time skew of the output current rise.





NC-No internal connection


When Rint and node R are connected together, the amount of base drive available for the source-1 or source-2 output transistor is set internally by a 575-ohm resistor. This method provides adequate base drive for source currents up to 375 mA with a VCC2 voltage of 15 volts or 600 mA with a VCC2 voltage of 24 volts.

When source currents greater than 375 mA are required, it is recommended that a resistor of the appropriate value be connected between VCC2 and node R and Rint must remain open. By using this method the source base current may usually be regulated within  $\pm 5\%$ . An advantage of this method of setting the base drive is that the power dissipated by this resistor is external to the package and allows the integrated circuit to operate at higher source currents for a given junction temperature.

Each sink-output collector has an internal pull-up resistor in parallel with a clamping diode connected to VCC2. This arrangement provides protection from voltage surges associated with switching inductive loads.

The SN55325 is characterized for operation over the full military temperature range of -55 °C to 125 °C.

# logic symbol†




 $<sup>^{\</sup>dagger}\textsc{This}$  symbol is in accordance with ANSI/EEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J package.

#### **FUNCTION TABLE**

ADDRESS INPUTS				STROBE I	OUTPUTS				
SO	SOURCE		NK	SOURCE	SINK	SOURCE		SINK	
Α	В	С	D	S1	S2	w	X	Υ	Z
L	Н	Х	Χ	L	Н	ON	OFF	OFF	OFF
Н	L	х	Х	L	н	OFF	ON	OFF	OFF
х	Х	L	н	Н	L	OFF	OFF	ON	OFF
x	Х	н	L	Н	L	OFF	OFF	OFF	ON
x	Х	х	Х	Н	н	OFF	OFF	OFF	OFF
Н	Н	н	н	Х	х	OFF	OFF	OFF	OFF

H = high level, L = low level, X = irrelevant NOTE: Not more than one output is to be on at any one time.

# logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC1</sub> (see Note 1)	. 7 V
Supply voltage VCC2 (see Note 1)	25 V
Input voltage (any address or strobe input)	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 137	5 mW
Operating free-air temperature range55 to 1	25°C
Storage temperature range	50°C
Case temperature for 10 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

- NOTES: 1. Voltage values are with respect to the network ground terminal.
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 11.0 mW/°C for both packages.



#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	4.5	5	5.5	٧
Supply voltage, V <sub>CC2</sub>	4.5		24	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Operating free-air temperatuare, TA	- 55		125	°C

# electrical characteristics over rated operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		V <sub>CC1</sub> = 4.5 V, I <sub>I</sub> = -10 mA,	$V_{CC2} = 24 \text{ V},$ $T_A = 25 ^{\circ}\text{C}$		- 1.3	-1.7	V
	Source-collectors term	inal	$V_{CC1} = 4.5 \text{ V},$	$T_A = -55$ °C to 125 °C			500	
I(off)	off-state current		V <sub>CC2</sub> = 24 V	T <sub>A</sub> = 25°C		3	150	μΑ
Vон	High-level sink output voltage 1		V <sub>CC1</sub> = 4.5 V, I <sub>O</sub> = 0	V <sub>CC2</sub> = 24 V,	19	23		V
		Source outputs	$V_{CC1} = 4.5 \text{ V},$ $V_{CC2} = 15 \text{ V},$ $R_{L} = 24 \Omega \text{ to } V_{CC2},$	$T_A = -55$ °C to 125 °C			0.9	
V <sub>(sat)</sub>	V <sub>(sat)</sub> Saturation voltage		I <sub>(source)</sub> ≈ -600 mA <sup>‡</sup> , See Note 3	T <sub>A</sub> = 25°C		0.43	0.7	
(sat) Cottation voltage	Sink outputs	$V_{CC1} = 4.5 \text{ V},$ $V_{CC2} = 15 \text{ V},$ $R_{L} = 24 \Omega \text{ to } V_{CC2},$	$T_A = -55$ °C to 125°C			0.9	ľ	
		Sink outputs	I <sub>(sink)</sub> ≈ 600 mA <sup>‡</sup> , See Note 3	T <sub>A</sub> = 25°C		0.43	0.7	
l	Input current at	Address inputs	$V_{CC1} = 5.5 \text{ V},$	$V_{CC2} = 24 V$			1	
lı	maximum input voltage	Strobe inputs	V <sub>1</sub> = 5.5 V				2	mA
	High-level input	Address inputs	$V_{CC1} = 5.5 V,$	$V_{CC2} = 24 \text{ V},$		3	40	μА
ЛН	current	Strobe inputs	V <sub>I</sub> = 2.4 V			6	80	μΑ
կլ	Low-level input	Address inputs	$V_{CC1} = 5.5 V,$	$V_{CC2} = 24 V$ ,		- 1	-1.6	mA
'IL	current	Strobe inputs	V <sub>1</sub> = 0.4 V			2	-3.2	
ICC(off)	Supply current, all	From V <sub>CC1</sub>	1 00.	$V_{CC2} = 24 V$ ,		14	22	mA
.00(011)	sources and sinks off		T <sub>A</sub> = 25°C			7.5	20	
lcc1	Supply current from V either sink on	CC1	$V_{CC1} = 5.5 \text{ V},$ $I_{(sink)} = 50 \text{ mA},$	002		55	70	mA
ICC2	Supply current from V either source on	CC2,	I <sub>(sink)</sub> = 50 mA, V <sub>CC1</sub> = 5.5 V, I <sub>(source)</sub> = -50 mA, See Note 3			32	50	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$  °C.

<sup>&</sup>lt;sup>‡</sup> Under these conditions, not more than one output is to be on at any one time.

NOTE 3: These parameters must be measured using pulse techniques,  $t_W = 200 \mu s$ , duty cycle  $\leq 2\%$ .


# **6** Memory Interface Circuits

# switching characteristics, VCC1 = 5 V, TA = 25 °C

PARAMETER <sup>†</sup>	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Source collectors	V 15 V D - 24 O C - 25 - 5		45	50	ns
<sup>t</sup> PHL	Source collectors	$V_{CC2} = 15 \text{ V}, R_L = 24 \Omega, C_L = 25 \text{ pF}$		45	50	ns
<sup>t</sup> TLH	Source outputs	$V_{CC2} = 20 \text{ V}, R_1 = 1 \text{ k}\Omega, C_1 = 25 \text{ pF}$		55		ns
tTHL		VCC2 = 20 V, HL = 1 KM, CL = 25 pr	*	7		l ns
tPLH	Sink outputs	$V_{CC2} = 15 \text{ V},  R_L = 24  \Omega,  C_L = 25 \text{ pF}$		25	45	ns
<sup>t</sup> PHL	Sink outputs			25	45	115
<sup>t</sup> TLH	Sink outputs	$V_{CC2} = 15 \text{ V}, R_L = 24 \Omega, C_L = 25 \text{ pF}$		10	15	T
<sup>t</sup> THL	Sink outputs	VCC2 = 15 V, HL = 24 W, CL = 25 pr		15	20	ns
t <sub>S</sub>	Sink outputs	$V_{CC2} = 15 \text{ V}, R_L = 24 \Omega, C_L = 25 \text{ pF}$	-	20	30	ns

<sup>†</sup>tpLH ≡ propagation delay time, low-to-high-level output

#### schematic



Component values shown are nominal. Pin numbers shown are for the J package.



tpHL = propagation delay time, high-to-low-level output


t<sub>TLH</sub> ≡ transition time, low-to-high-level output

tTHL = transition time, high-to-low-level output

ts = storage time

#### balanced bipolar logic-line driver

The circuit shown in Figure 1 converts standard TTL logic to bipolar logic. Bipolar logic is primarily used in transmitting data or clock pulses over long lines. This line-driver may be operated from a single 5-volt supply; however, the output drive may be increased by raising the supply voltage to the source collectors. The circuit features a three-state output that is off during the absence of data, thus not dissipating high power. It provides a balanced drive circuit giving maximum noise immunity when used with the proper line receiver. Large drive levels can be used to further increase noise immunity. The circuit is capable of driving twisted-pair lines of several thousand feet in length or low-impedance coaxial lines.




<sup>†</sup>R and C are adjusted to give the desired bipolar output pulse width.

FIGURE 1. BALANCED BIPOLAR LOGIC-LINE DRIVER



#### balanced bipolar logic-line driver

In memory-drive applications, the SN55325 can be connected in any of several ways. Typically, however, sources and sinks are arranged in pairs from which many drive-lines branch off as shown in Figure 2. Here each drive-line is served by a unique combination of two source/sink pairs so that a selection matrix is formed. To select drive-line 13, SN54154 No. 1 must be set to 3 (with mode select high), enabling source X of SN55325 No. 2 to drive lines 12 through 15, and SN54154 No. 2 must be set to 2, providing a sink at Y of SN55325 No. 4 for drive-line 13 only. Alternatively, to drive current in drive-line 13 in the opposite direction, only the mode-select voltage would be changed from high to low. The size of such a matrix is limited only by the number of drive-lines that a source/sink pair can serve. This number in turn depends on the capacitive and inductive load that each drive-line of the particular system imposes on the driver. A 256-drive-line selection matrix is shown in Figure 3. These 256 drive-lines are sufficient to serve (256/2)<sup>2</sup> = 16,384 individual cores.




NOTE A: This optional mode-select and timing-strobe technique can be used in place of the SN5404 mode-select and SN54154 timingstrobe when minimum time skew is desired.

B. All diodes are IN4607.

FIGURE 2. SN55325 USED AS A MEMORY DRIVER TO SELECT ONE OF SIXTEEN DRIVE LINES





NOTES: A. Outputs from one SN54154 decoder are connected to each SN55325 as shown in Figure 2. Source strobe and sink strobe from an SN5404 are connected to each SN55325 as shown in Figure 2.

- B. The division of the drive-line bus into four segments reduces the capacitive load on the SN55325 driver.
- C. All diodes are IN4607.

FIGURE 3. SN55325 SERVING 256 DRIVE LINES IN A MAGNETIC MEMORY

#### external resistor calculation

A typical magnetic-memory word-drive requirement is shown in Figure 4. A source-output transistor of one SN55325 delivers load current (IL). The sink-output transistor of another SN55325 sinks this current.

The value of the external pull-up resistor (R<sub>ext</sub>) for a particular memory application may be determined using the following equation:

$$R_{\text{ext}} = \frac{16 \left[ V_{\text{CC2(min)}} - V_{\text{S}} - 2.2 \right]}{I_{\text{L}} - 1.6 \left[ V_{\text{CC2(min)}} - V_{\text{S}} - 2.9 \right]}$$
(1)

where:  $R_{ext}$  is in  $k\Omega$ ,

VCC2(min) is the lowest expected value of VCC2 in volts,

Vs is the source output voltage in volts with respect to ground,

It is in mA.

The power dissipated in resistor Rext during the load current pulse duration is calculated using Equation 2,

$$P_{Rext} \approx \frac{I_L}{16} \left[ V_{CC2(min)} - V_S - 2 \right]$$
 (2)

where: PRext is in mW.

After solving for Rext, the magnitude of the source collector current (ICS) is determined from Equation 3,

where: ICS in in mA.

As an example, let  $V_{CC2(min)} = 20 \text{ V}$  and  $V_L = 3 \text{ V}$  while  $I_L$  of 500 mA flows.

Using Equation 1.

$$R_{\text{ext}} = \frac{16 (20 - 3 - 2.2)}{500 - 1.6 (20 - 3 - 2.9)} = 0.5 \text{ k}\Omega$$

and from Equation 2,


$$P_{Rext} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$

The amount of the memory system current source (ICS) from Equation 3 is:

In this example, the regulated source-output transistor base current through the external pull-up resistor ( $R_{\text{ext}}$ ) and the source gate is approximately 30 mA. This current and ICS comprise IL.



#### external resistor calculation (continued)



NOTES: A. For clarity, partial logic diagrams of two SN55325s are shown.

B. Source and sink shown are in different packages.

FIGURE 4

# SN55326, SN55327 MEMORY CORE DRIVERS

D1496, SEPTEMBER 1973-REVISED SEPTEMBER 1986

#### Common Features

- Inputs Compatible with TTL Logic Levels
- Minimum Time Skew Between Strobe and Output-Current Rise
- Compatible with High-Speed Magnetic Core Memories

#### SN55326 Features

- Quad Positive-OR Sink Driver
- 600-mA Output Current Sink Capability
- 24-V Output Capability
- Output Clamp Voltage Variable to 24 V

#### SN55327 Features

- Quad Positive-OR Source Driver
- 600-mA Output Source Capability
- VCC2 Voltage Variable to 24 V
- Output Capable of Swinging Between VCC2 and Ground

#### SN55326 . . . J PACKAGE (TOP VIEW)

GND [	1	$U_{16}$	CLAMP W,Z
w[	2	15	Ͻz
ΑC	3	14	]D
R <sub>ext</sub>	4	13	]s
NC [	5	12	□vcc
в[	6	11	С
×□	7	10	DΥ
GND	Q٠	a	CLAMP X.Y

# SN55327 . . . J PACKAGE (TOP VIEW)

VCC2 ∐	I 🔾 16	☐ COL W,Z
w []:	2 15	DΖ
A []:	3 14	] D
NODE R □	1 13	] s
R <sub>int</sub> □	5 12	□ Vcc1
В [[е	5 11	] c
× []:	7 10	□ Y
GND ☐	3 9	COL X,Y

NC-No internal connection

#### description

The SN55326 and SN55327 are monolithic integrated circuit quadruple memory core drivers. These devices accept standard TTL decoder input signals and provide high-current and high-voltage output levels suitable for driving magnetic memory elements. Output transistor selection is determined by using one of the four address inputs and the common timing strobe.

The SN55326 memory core driver can sink up to 600 milliamperes and operate from a single 5-volt supply. Each driver is similar to the sink drivers of the SN55325. The four output transistors share a common base-drive resistor

#### **FUNCTION TABLE**

	INPUTS					OUT	PUTS		
	ADDRESS			STROBE	w x			7	
Α	В	С	D	S	VV	^	,	2	
L	Н	Н	Н	L	ON	OFF	OFF	OFF	
Н	L	Н	Н	L	OFF	ON	OFF	OFF	
Н	Н	L	Н	L	OFF	OFF	ON	OFF	
Н	Н	Н	L	L	OFF	OFF	OFF	ON	
Н	Н	Н	Н	×	OFF	OFF	OFF	OFF	
х	Х	Χ	Х	Н	OFF	OFF	OFF	OFF	

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

and it is recommended that only one of the four driver gates be selected at a time. Output-transistor base current may be increased by connecting an external resistor between  $R_{\text{ext}}$  (pin 4) and  $V_{\text{CC}}$ . Each output collector is protected from voltage surges during inductive switching by a clamping diode in parallel with its internal pull-up resistor. The two clamp pins may be returned to a power supply of from 4.5 volts to 24 volts.

The SN55327 memory core switch can source or sink up to 600 milliamperes and operate from two supplies; one of five volts and the other from 4.5 volts to 24 volts. Each switch is similar to the source drivers of the SN55325. They can function as either sink drivers or source drivers since the voltages at the output transistor terminals are capable of swinging between VCC2 and ground. The four output transistors share a common base-drive resistor and it is recommended that only one of the four outputs be selected at a time. An internal base-drive resistor is available on the chip and can be used by connecting Node R (pin 4) to Rint (pin 5). This resistor provides adequate base current to the output transistors for output sink currents


Texas VI

#### description (continued)

up to 375 milliamperes with  $V_{CC2}$  at 15 volts or 600 milliamperes with  $V_{CC2}$  at 24 volts. Base current can be regulated to within  $\pm 5$  percent by substituting for this resistor an external resistor connected between Node R (pin 4) and  $V_{CC2}$  with  $R_{int}$  (pin 5) remaining open. This method is preferable in high-duty-cycle, high-power applications since the power dissipated in this resistor is outside the package. When a source current and  $V_{CC2}$  voltage other than the above values are required, it is recommended that the base drive be supplied through an external resistor of the appropriate value calculated using Equation 1 shown in the SN55325 data sheet.

The SN55326 and SN55327 circuits are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .

#### logic symbols†



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagrams (positive logic) SN55326 SN55327 s (13) s (13) (<u>2)</u> w A (3) A (3) (16) CLAMP W,Z (2) (16) COL W.Z (1<u>5)</u> z D (14) D (14) (1) GND (1<u>5)</u> z (7) X в <u>(6)</u> B (6) (9) CLAMP X.Y (<u>7)</u> x (9) COL X,Y (10) <sub>v</sub> c (11) c (11) (8) —GND (10) Y

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55326	SN55327	UNIT
Supply voltage, V <sub>CC</sub> or V <sub>CC1</sub> (see Note 1)	7	7	V
Supply voltage, V <sub>CC2</sub>		25	V
Input voltage, any address or strobe	5.5	5.5	V
Output collector voltage	25	25	V
Output clamp voltage	25		V
Output collector current	750	750	mA
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)	1375	1375	mW
Operating free-air temperature range	-55 to 125	-55 to 125	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	300	300	°C

- NOTES: 1. Voltage values are with respect to the network ground terminal(s).
  - 2. For operation above 25 °C free-air temperature, derate linearly at the rate of 11.0 mW/°C.

#### recommended operating conditions

		SN5532	6	SN55327		7	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub> or V <sub>CC1</sub>	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, V <sub>CC2</sub>				4.5		24	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, V <sub>IL</sub>			0.8			0.8	V
Output collector voltage			24			24	V
Output clamp voltage, V <sub>(clamp)</sub>	4.5		24				V
Output collector current			600			600	mA
Operating free-air temperature, T <sub>A</sub>	- 55		125	- 55		125	°C



6

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TECT OF	MOUTIONET	SN55326			UNIT
	PARAMETER		1651 00	TEST CONDITIONS <sup>†</sup>		TYP <sup>‡</sup>	MAX	CIVIT
VIK	Input clamp voltage		$V_{CC} = 4.5 \text{ V},$ $T_{A} = 25 ^{\circ}\text{C}$	$I_1 = -10 \text{ mA},$		- 1	-1.7	V
Voн	High-level output	voltage	$V_{CC} = 4.5 V,$	I <sub>O</sub> = 0	19	23		V
V()	Saturation voltage		$V_{CC} = 4.5 \text{ V},$ $R_L = 23 \Omega \text{ to V}_{CC},$	Full range			0.9	V
V <sub>(sat)</sub>	Outdiation voitage		I <sub>(sink)</sub> ≈ 600 mA <sup>§</sup> , See Notes 3 and 4	. T <sub>A</sub> = 25°C		0.43	0.7	
V <sub>F(clamp)</sub>	Output-clamp-dioc forward voltage	le	$V_{(clamp)} = 0,$ $T_A = 25$ °C	$I_{(clamp)} = -10 \text{ mA},$			1.5	٧
I(clamp)	Output-clamp-curr one output on	ent,	l <sub>(sink)</sub> = 50 mA,	T <sub>A</sub> = 25 °C		5	7	mA
ı.	Input current at maximum input	Address	V <sub>I</sub> = 5.5 V				1	mA
	voltage	Strobe	V = 5.5 V				4	] ""A
1	High-level	Address	V <sub>1</sub> = 2.4 V				40	μА
Iн	input current	Strobe	V <sub>1</sub> = 2.4 V				160	μΑ
1.,	Low-level	Address	V <sub>I</sub> = 0.4 V			- 1	-1.6	mA
IIL .	input current	Strobe	7 - 0.4 V			- 4	-6.4	A
ICC(off)	Supply current, al	outputs off	All inputs at 5 V,	T <sub>A</sub> = 25°C		18	25	mA
ICC(on)	Supply current, or	ne output on	$I_{(sink)} = 50 \text{ mA},$	T <sub>A</sub> = 25 °C		58	75	mA

# switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TO (OUTPUT)	TEST CO	NDITIONS§		MIN	TYP	MAX	UNIT
tPLH	W, X, Y, or Z					40	50	ns
<sup>t</sup> PHL		$V_S = V_{(clamp)} = 15 \text{ V},  R_L = 24 \Omega,$ See Figure 3	C. = 25 pE		35	50	1115	
tTLH	W, X, Y, or Z		∩_ = ≥+ a,	CL = 25 pr,		10	15	ns
<sup>t</sup> THL	W, A, 1, 01 Z	See Figure 3				15	20	1115
t <sub>S</sub>	W, X, Y, or Z					30	35	ns
Voн	W, X, Y, or Z	$V_S = V_{(clamp)} = 24 V,$ $I_{(sink)} \approx 500 \text{ mA},$	$R_L = 47 \Omega$ , See Figure 3	$C_L = 25 pF$ ,		V <sub>S</sub> – 1		mV

<sup>&</sup>lt;sup>†</sup> Unless otherwise noted,  $V_{CC} = 5.5 \text{ V}$ ,  $V_{(clamp)} = 24 \text{ V}$ . See Figure 1.

NOTES: 3. These parameters must be measured using pulse techniques.  $t_W = 200 \ \mu s$ , duty cycle  $\leq 2\%$ .

4.  $R_{\text{ext}}$  is connected to  $V_{\text{CC}}$  through a 40- $\Omega$  resistor.



 $<sup>^{\</sup>ddagger}$  All typical values are at  $T_A = 25$  °C.

<sup>§</sup> Under these conditions, not more than one output is to be on at any one time.

 $<sup>\</sup>P_{tPLH} \equiv$  propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

 $t_{TLH} \equiv t_{ransition time, low-to-high-level output}$ 

t<sub>THL</sub> ≡ transition time, high-to-low-level output

t<sub>S</sub> ≡ storage time

V<sub>OH</sub> ≡ high-level output voltage (after switching)

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS <sup>†</sup>		SN55327			
					MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	Input clamp voltag	je	$V_{CC} = 4.5 \text{ V},$ $T_A = 25 ^{\circ}\text{C}$	l₁ = -10 mA,		- 1	- 1.7	٧
	Collectors termina	İ	V <sub>CC1</sub> = 4.5 V,	Full range			500	
l(off)	off-state current		V <sub>(col)</sub> = 24 V	T <sub>A</sub> = 25°C			150	μΑ
		$V_{CC1} = 4.5 \text{ V},$ $V_{O} = 0,$	Full range			0.9		
V <sub>(sat)</sub>	V <sub>(sat)</sub> Saturation voltage		R <sub>L</sub> = $25 \Omega$ to $15 V$ , I(source) $\approx -600 \text{ mA}^{\frac{5}{9}}$ , See Notes 3 and 5	T <sub>A</sub> = 25°C		0.43	0.7	V
l <sub>l</sub>	Input current at maximum input voltage	Address Strobe	V <sub>I</sub> = 5.5 V				1 4	mA
lін	High-level input current	Address Strobe	V <sub>I</sub> = 2.4 V				40 160	μΑ
ΊL	Low-level input current	Address Strobe	V <sub>1</sub> = 0.4 V			- 1 - 4	- 1.6 - 6.4	mA
ICC(off)	Supply current, all outputs off	From VCC1	All inputs at 5 V,	T <sub>A</sub> = 25°C		7 13	10 20	mA
ICC(on)	Supply current, one output on	From V <sub>CC1</sub>	$V_{(COI)} = 6 V,$ $T_A = 25 ^{\circ}C,$	$I_{\text{(source)}} = -50 \text{ mA},$ See Note 3		8 36	12 55	mA

## switching characteristics, VCC1 = 5 V, TA = 25°C

PARAMETER¶	TO (OUTPUT)	TEST C	ONDITIONS§	MIN	TYP	MAX	UNIT
tPLH	Collectors	$V_S = V_{CC2} = 15 V$ ,	$R_L = 24 \Omega$ , $C_L = 25 pF$ ,		35	55	
<sup>t</sup> PHL	W, Z or X, Y	See Figure 3 and Note 5			30	55	ns
<sup>†</sup> TLH	W, X, Y, or Z	$V_{(col)} = V_{CC2} = 20 V,$	$R_L = 100 \Omega,  C_L = 25  pF,$		30		ns
<sup>†</sup> THL	W, X, 1, 01 Z	See Figure 4 and Note 5			10		115
Voн	Collectors	$V_S = V_{CC2} = 24 V$ ,	$R_L = 47 \Omega$ , $C_L = 25 pF$ ,		Vs-1		mV
VOH	W, Z or X, Y	I <sub>(sink)</sub> ≈ 500 mA,	See Figure 3 and Note 5	\ \ \*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		1•	

 $<sup>^{\</sup>dagger}$  Unless otherwise noted, VCC1 = 5.5 V, VCC2 = 24 V. See Figure 2.  $^{\ddagger}$  All typical values are at TA = 25 °C.

<sup>§</sup> Under these conditions, not more than one output is to be on at any one time.

<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output


 $t_{TLH} \equiv t_{ransition time, low-to-high-level output}$ 

t<sub>THL</sub> ≡ transition time, high-to-low-level output V<sub>OH</sub> ≡ high-level output voltage (after switching)

NOTES: 3. These parameters must be measured using pulse techniques.  $t_W = 200 \mu s$ , duty cycle  $\leq 2\%$ .

<sup>5.</sup> A 350-Ω resistor is connected between node R (pin 4) and V<sub>CC2</sub> (pin 1) with R<sub>int</sub> (pin 5) open.


#### schematic



Resistor values shown are nominal and in ohms.



#### schematic



Resistor values shown are nominal and in ohms.



#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. GENERALIZED TEST CIRCUIT FOR SN55326




NOTE A: Rint is connected to Node R unless otherwise noted.

FIGURE 2. GENERALIZED TEST CIRCUIT FOR SN55327




#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>1</sub> includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics:  $Z_{Out} \approx 50 \Omega$ . For testing  $V_{OH}$  (after switching),  $t_{W} = 40 \mu s$ , PRR  $\leq 12.5 \text{ kHz}$ . For all other tests,  $t_{W} = 200 \text{ ns}$ , duty cycle  $\leq 1 \%$ .

#### FIGURE 3. SWITCHING TIMES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics:  $Z_{OUT} \approx 50 \Omega$ ,  $t_W = 200$  ns, duty cycle  $\leq 1\%$ .

FIGURE 4. SWITCHING TIMES

General Information  Alphanumeric Index Selection Guide	-1
Data Acquisition Circuits  Cross-Reference Guide Data Sheets	2
Display Drivers  Data Sheets	3
Line Drivers and Receivers  Cross-Reference Guide	4
Peripheral Drivers/Actuators  Cross-Reference Guide	5
Data Sheets  Memory Interface Circuits	6
Speech Synthesis Circuits	7
Data Sheets	
Appendix A Power Derating Curves	Д
Appendix B Ordering Instructions Mechanical Data IC Sockets	В

Explanation of Logic Symbols

Appendix C

D2975, NOVEMBER 1986

#### PRODUCT SUMMARY

This data is excerpted from the *TSP50C40A Speech Synthesizer Data Manual* intended for publication in early 1987.

- LPC-10 Synthesizer
- 8-Bit Microprocessor
- 8K-Byte ROM
- 32-Byte RAM
- 18 Digital I/O Lines
- 4-V to 6-V CMOS Technology for Low Power Dissipation
- High-Efficiency Push-Pull PWM (Pulse-Width Modulation) Digital-to-Analog Output Can Drive a Speaker Directly
- 10- or 8-kHz Speech Sample Rate

#### (TOP VIEW) VDD [1 <sup>1</sup>28 □ D/A2 OSC1 ∏2 27 D/A1 26 DP7 osc2 $\Pi_3$ INIT ∏4 25 DP6 мо Г 24 DP5 5 М1 Пе 23 DP4 ADD1 22∏ DP3 ADD2 T8 21 DP2 20 DP1 ADD4 19 ADD8 [ □ DP0 10 19 ROMCLK ☐11 18 R/W RDIN □12 17 ENA 2 ĪRT 16 ENA 1 П13 VSS ∏14 15 RDY


N PACKAGE

#### description

The TSP50C40A combines an 8-bit microprocessor, a speech synthesizer, a 32-byte RAM, and a 64K-bit ROM onto one chip.

The TSP50C40A implements an LPC-10 speech synthesis algorithm and a 10-pole latice filter to generate speech at a low data rate. The TSP50C40A internal processor accesses speech data from an internal and an external ROM (TSP60C20), decodes the speech data, and sends the decoded data to the synthesizer at a predetermined frame data rate. The internal processor also performs interpolations to smooth the transitions between frames. The output of the synthesizer can be used to drive a small speaker directly or can be used with an external low-power filter and amplifier.

The TSP50C40A is characterized for operation from 0°C to 70°C.



#### PIN FUNCTION TABLE

NAME NO. 7 O Address weight 1 output ADD1 7 O Address weight 2 output ADD2 8 O Address weight 4 output ADD4 9 O Address weight 8 output ADD8 10 O Address weight 8 output DP0 19 I/O Data bit 0 I(ISB) DP1 20 I/O Data bit 1 DP2 21 I/O Data bit 1 DP3 22 I/O Data bit 3 DP4 23 I/O Data bit 5 DP6 25 I/O Data bit 5 DP6 25 I/O Data bit 6 DP7 26 I/O Data bit 6 DP7 26 I/O Data bit 6 DP7 26 I/O Data bit 6 DP7 26 I/O Data bit 6 DP7 26 I/O Data bit 6 DP7 27 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP7 28 I/O Data bit 6 DP8 I/O DATA DATA DATA DATA DATA DATA DATA DAT	PIN		1/0	DECODIDATION
ADD2 8 0 Address weight 2 output ADD4 9 0 Address weight 4 output ADD8 10 0 Address weight 8 output DP0 19 1/0 Data bit 0 (LSB) DP1 20 1/0 Data bit 1 DP2 21 1/0 Data bit 2 DP3 22 1/0 Data bit 3 DP4 23 1/0 Data bit 5 DP5 24 1/0 Data bit 5 DP6 25 1/0 Data bit 7 (MSB) DP7 26 1/0 Data bit 7 (MSB) DP8 27 1/0 Data bit 7 (MSB) DP9 28 1/0 Data bit 7 (MSB) DP9 29 1/0 Data bit 7 (MSB) DP9 29 1/0 Data bit 7 (MSB) DP9 29 1/0 Data bit 7 (MSB) DP9 20 1/0 Data bit 7 (MSB) DP1 10 10 Data bit 7 (MSB) DP4 27 0 Noninverting digital-to-analog converter output (PWM) DP4 28 0 Inverting digital-to-analog converter output (PWM) DP4 29 0 Inverting digital-to-analog converter output (PWM) DP4 29 0 Inverting digital-to-analog converter output (PWM) DP4 29 0 Inverting digital-to-analog converter output (PWM) DP4 29 0 Inverting digital-to-analog converter output (PWM) DP4 29 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 20 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output (PWM) DP4 21 0 Inverting digital-to-analog converter output	NAME	NO.	1/0	DESCRIPTION
ADD4	ADD1	7	0	Address weight 1 output
ADD8 10 0 Address weight 8 output  DPO 19 I/O Data bit 0 (ILSB)  DPO 20 I/O Data bit 1  DP2 21 I/O Data bit 2  DP3 22 I/O Data bit 3  DP4 23 I/O Data bit 5  DP6 25 I/O Data bit 5  DP6 25 I/O Data bit 5  DP7 26 I/O Data bit 5  DP7 26 I/O Data bit 6  DP7 27 I/O Data bit 6  DP7 28 I/O Data bit 6  DP7 28 I/O Data bit 6  DP7 28 I/O Data bit 7  DP7 28 I/O Data bit 6  DP7 29 I/O DATA DATA  DP7 28 I/O DATA  DP7 28	ADD2	8	0	Address weight 2 output
DPO         19         I/O         Data bit 0         (LSB)           DP1         20         I/O         Data bit 1         1           DP2         21         I/O         Data bit 2         1           DP3         22         I/O         Data bit 3         1           DP4         23         I/O         Data bit 5         1           DP6         25         I/O         Data bit 6         1           DP7         26         I/O         Data bit 6         1           DP7         26         I/O         Data bit 7 (MSB)           DIA1         27         O         Noninverting digital-to-analog converter output (PWM)           DIA2         28         O         Inverting digital-to-analog converter output (PWM)           ENA1         16         I         Input/output control of data bus (DP7-DP0).           ENA2         17         Read mode (R/W high)         ENA1: Most significant nibble of data register is sent to the data bus (DP7-DP4) while ENA2 is low. When ENA1 goes low, IRT goes high.           Write mode (R/W) low         ENA2: Least significant nibble of data register is output to the data bus (DP7-DP0) while ENA2 is low. When ENA1 goes log.         ENA2 goes high.           INIT         4         1         Initialize input. When lo	ADD4	9	0	Address weight 4 output
DP1	ADD8	10	0	Address weight 8 output
DP2         21         I/O         Data bit 2           DP3         22         I/O         Data bit 3           DP4         23         I/O         Data bit 4           DP5         24         I/O         Data bit 5           DP6         25         I/O         Data bit 7 (MSB)           DP7         26         I/O         Data bit 7 (MSB)           D/A1         27         O         Noninverting digital-to-analog converter output (PWM)           D/A2         28         O         Inverting digital-to-analog converter output (PWM)           ENA1         18         I         Input/output control of data bus (DP7-DP0).           ENA2         17         I         Read mode (R/W high)           ENA2: Least significant nibble of data register is sent to the data bus (DP7-DP4) while ENA1 is low. ENA2: Least significant nibble of data register is sent to the data bus (DP3-DP0) while ENA2 is low. When ENA1 goes low, IRT goes high.           Write mode (R/W) low)         ENA2: Data already set on data bus DP7-DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high.           INIT         4         I         Initialize input. When low, device is initialized and goes into low-power mode.           IRT         13         O         Ready for data output. IRT goes high as data i	DP0	19	1/0	Data bit 0 (LSB)
DP3         22         I/O         Deta bit 3           DP4         23         I/O         Data bit 4           DP6         24         I/O         Data bit 5           DP7         26         I/O         Data bit 7 (MSB)           D/A1         27         O         Noninverting digital-to-analog converter output (PWM)           D/A2         28         O         Inverting digital-to-analog converter output (PWM)           ENA1         18         I         Input/output control of data bus (DP7—DP0).           ENA2         17         I         Read mode (R/W high)           ENA2:         Least significant nibble of data register is sent to the data bus (DP7—DP4) while ENA1 is low. ENA2: Least significant nibble of data register is sent to the data bus (DP3—DP0) while ENA2 is low. When ENA1 goes low. RT goes high.           Write mode (R/W) low)         ENA1: Data already set on data bus DP7—DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high.           ENA2:         Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.           INIT         4         I         Initialize input. When low, device is initialized and goes into low-power mode.           RT         0         Ready for data output. TRT goes high as data in the da	DP1	20	1/0	Data bit 1
DP4	DP2	21	1/0	Data bit 2
DPS 24 I/O Data bit 5 DP6 25 I/O Data bit 6 DP7 26 I/O Data bit 7 (MSB) D/A1 27 O Noninverting digital-to-analog converter output (PWM) D/A2 28 O Inverting digital-to-analog converter output (PWM)  ENA1 16 I Input/output control of data bus (DP7—DP0).  ENA2 17 I Read mode (R/W high)	DP3	22	1/0	Data bit 3
DPG	DP4	23	1/0	Data bit 4
DP7	DP5	24	1/0	Data bit 5
D/A1 27 O Noninverting digital-to-analog converter output (PWM)  D/A2 28 O Inverting digital-to-analog converter output (PWM)  ENA1 16 I Input/output control of data bus (DP7—DP0).  ENA2 17 I Read mode (R/W high)  ENA1: Most significant nibble of data register is sent to the data bus (DP7—DP4) while ENA1 is low.  ENA2: Least significant nibble of data register is output to the data bus (DP3—DP0) while ENA2 is low.  When ENA1 goes low, IRT goes high.  Write mode (R/W) low)  ENA1: Data already set on data bus DP7—DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high.  ENA2: Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  ENA2: Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  ENA2: Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  ENA3: Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  ENA1: Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register with the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.  MO	DP6	25	1/0	Data bit 6
D/A2 28 0 Inverting digital-to-analog converter output (PWM)  ENA1 16 I Input/output control of data bus (DP7—DP0).  ENA2 17 I Read mode (R/W high)	DP7	26	1/0	Data bit 7 (MSB)
ENA1   16	D/A1	27	0	Noninverting digital-to-analog converter output (PWM)
To be a control output   First   Fir	D/A2	28	0	Inverting digital-to-analog converter output (PWM)
ENA1: Most significant nibble of data register is sent to the data bus (DP7 – DP4) while ENA1 is low.  ENA2: Least significant nibble of data register is output to the data bus (DP3 – DP0) while ENA2 is low.  When ENA1 goes low, IRT goes high.  Write mode (R/W) low)  ENA1: Data already set on data bus DP7 – DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high.  ENA2: Data already set on data bus DP3 – DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  INIT 4 I Initialize input. When low, device is initialized and goes into low-power mode.  IRT 13 O Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.  MO 5 O ROM mode control output  M1 6 O ROM mode control output  OSC1 2 I Clock Input  OSC2 3 O Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.  RDIN 12 I/O ROM data input  RDY 15 O Ready for data input. RDY goes high as data on data bus DP0 through DP3 is written into the data register. RDY is reset to a low level by internal command.  ROMCLK 11 O Clock output to a ROM  R/W: When high, data transfers from data register (read).  R/W: When high, data transfers into data register (write).	ENA1	16	_	Input/output control of data bus (DP7DP0).
ENA2: Least significant nibble of data register is output to the data bus (DP3 – DP0) while ENA2 is low. When ENA1 goes low, IRT goes high.   Write mode (R/W) low)	ENA2	17	1	Read mode (R/W high)
When ENA1 goes low, IRT goes high. Write mode (R/W) low) ENA1: Data already set on data bus DP7—DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high. ENA2: Data already set on data bus DP3—DP0 are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  INIT 4 I Initialize input. When low, device is initialized and goes into low-power mode.  IRT 3 O Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.  MO 5 O ROM mode control output  M1 6 O ROM mode control output  OSC1 2 I Clock Input  OSC2 3 O Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.  RDIN 12 I/O ROM data input  RDY 15 O Ready for data input. RDY goes high as data on data bus DP0 through DP3 is written into the data register. RDY is reset to a low level by internal command.  ROMCLK 11 O Clock output to a ROM  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).				ENA1: Most significant nibble of data register is sent to the data bus (DP7-DP4) while ENA1 is low.
Write mode (R/W) low)				ENA2: Least significant nibble of data register is output to the data bus (DP3 – DP0) while ENA2 is low.
ENA1: Data already set on data bus DP7—DP4 are strobed into most significant nibble of data register toggling ENA1 (high-low-high). Data is latched as ENA1 goes high.  ENA2: Data already set on data bus DP3—DPO are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  INIT 4 I Initialize input. When low, device is initialized and goes into low-power mode.  IRT 13 O Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.  MO 5 O ROM mode control output  M1 6 O ROM mode control output  OSC1 2 I Clock Input  OSC2 3 O Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.  RDIN 12 I/O ROM data input  RDY 15 O Ready for data input. RDY goes high as data on data bus DP0 through DP3 is written into the data register. RDY is reset to a low level by internal command.  ROMCLK 11 O Clock output to a ROM  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).				When ENA1 goes low, IRT goes high.
toggling ENA1 (high-low-high). Data is latched as ENA1 goes high. ENA2: Data already set on data bus DP3—DPO are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  INIT 4 I Initialize input. When low, device is initialized and goes into low-power mode.  IRT 13 O Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.  MO 5 O ROM mode control output  M1 6 O ROM mode control output  OSC1 2 I Clock Input  OSC2 3 O Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.  RDIN 12 I/O ROM data input  RDY 15 O Ready for data input. RDY goes high as data on data bus DP0 through DP3 is written into the data register. RDY is reset to a low level by internal command.  ROMCLK 11 O Clock output to a ROM  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).				Write mode (R/W) low)
ENA2: Data already set on data bus DP3—DPO are strobed into least significant nibble of data register toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.  INIT 4 I Initialize input. When low, device is initialized and goes into low-power mode.  IRT 13 O Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.  M0 5 O ROM mode control output  M1 6 O ROM mode control output  OSC1 2 I Clock Input  OSC2 3 O Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.  RDIN 12 I/O Ready for data input  RDY 15 O Ready for data input. RDY goes high as data on data bus DP0 through DP3 is written into the data register. RDY is reset to a low level by internal command.  ROMCLK 11 O Clock output to a ROM  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).				ENA1: Data already set on data bus DP7-DP4 are strobed into most significant nibble of data register
toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.    Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. Initialized and goes into low-power mode.   Initialized and goes into low-power mode.   Initialize input. Initialized and sequence in the data register input. Initialized and sequence in the data register input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence input. Initialized and sequence in				toggling ENA1 (high-low-high). Data is latched as ENA1 goes high.
Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. When low, device is initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialize input. In Initialized and goes into low-power mode.   Initialize input. In Initialized and start in the data register (read).   Initialize input. In Initialize input. In Initialized and start in the data register (write).   Initialize input. In Initialized and start in the data register (write).   Initialize input. In Initialized and start in the data register input. In Initialized and start in the data register input. In Initialized and start in the data register input. In Initialized and start in the data register input. In Initialized and start in the data register input. In Initialized and start in the data register input. In Initialized and start in the data register input. In Initialized and start input. In Initialized and start input. In Initialized and start input. In Initialized and start input. In Initialized and start input. In Initialized				ENA2: Data already set on data bus DP3-DP0 are strobed into least significant nibble of data register
Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT can also be masked programmed to act as an event counter input.    M0				toggling ENA2 (high-low-high). Data is latched as ENA2 goes high.
can also be masked programmed to act as an event counter input.  M0 5 0 ROM mode control output  M1 6 0 ROM mode control output  OSC1 2 I Clock Input  OSC2 3 0 Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.  RDIN 12 I/O ROM data input  RDY 15 0 Ready for data input. RDY goes high as data on data bus DPO through DP3 is written into the data register. RDY is reset to a low level by internal command.  ROMCLK 11 0 Clock output to a ROM  R/W 18 I Read/Write input. Determines direction of data bus  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).	INIT	4	i	Initialize input. When low, device is initialized and goes into low-power mode.
MO       5       O       ROM mode control output         M1       6       O       ROM mode control output         OSC1       2       I       Clock Input         OSC2       3       O       Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.         RDIN       12       I/O       ROM data input         RDV       15       O       Ready for data input. RDV goes high as data on data bus DP0 through DP3 is written into the data register. RDV is reset to a low level by internal command.         ROMCLK       11       O       Clock output to a ROM         R/W       18       I       Read/Write input. Determines direction of data bus R/W: When high, data transfers from data register (read). R/W: When low, data transfers into data register (write).	ĪRT	13	0	Ready for data output. IRT goes high as data in the data register is read on data bus DP4 through DP7. IRT
M1       6       O       ROM mode control output         OSC1       2       I       Clock Input         OSC2       3       O       Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.         RDIN       12       I/O       ROM data input         RDY       15       O       Ready for data input. RDY goes high as data on data bus DP0 through DP3 is written into the data register. RDY is reset to a low level by internal command.         ROMCLK       11       O       Clock output to a ROM         R/W       18       I       Read/Write input. Determines direction of data bus ransfers from data register (read). R/W: When high, data transfers from data register (write).				can also be masked programmed to act as an event counter input.
OSC1   2	МО	5	0	ROM mode control output
OSC2   3   O   Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.   RDIN   12   I/O   ROM data input	M1	6	0	ROM mode control output
sampling   Can be used with crystal, ceramic resonator, or external input to OSC2.   RDIN   12	OSC1	2	- 1	Clock Input
RDIN   12    I/O    ROM data input	OSC2	3	0	Oscillator output. 2.86 MHz for speech data of 8-kHz sampling and 3.58 MHz for speech data of 10-kHz
ROY   15   O   Ready for data input. ROY goes high as data on data bus DP0 through DP3 is written into the data register. ROY is reset to a low level by internal command.    ROMCLK   11   O   Clock output to a ROM				sampling. Can be used with crystal, ceramic resonator, or external input to OSC2.
ROMCLK 11 O Clock output to a ROM  R/W 18 I Read/Write input. Determines direction of data bus  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).	RDIN	12	1/0	ROM data input
ROMCLK 11 O Clock output to a ROM  R/W 18 I Read/Write input. Determines direction of data bus  R/W: When high, data transfers from data register (read).  R/W: When low, data transfers into data register (write).	RDY	15	0	Ready for data input. RDY goes high as data on data bus DPO through DP3 is written into the data register.
R/\overline{\pi}  18 I Read/Write input. Determines direction of data bus R/\overline{\pi}: When high, data transfers from data register (read). R/\overline{\pi}: When low, data transfers into data register (write).		1		RDY is reset to a low level by internal command.
R/W: When high, data transfers from data register (read). R/W: When low, data transfers into data register (write).	ROMCLK	11	0	Clock output to a ROM
R/W: When low, data transfers into data register (write).	R/W	18	1	Read/Write input. Determines direction of data bus
				R/W: When high, data transfers from data register (read).
VDD 1 I 5-volt nominal supply voltage				R/W: When low, data transfers into data register (write).
	V <sub>DD</sub>	1	1	5-volt nominal supply voltage
VSS 14 I Substrate voltage (ground pin)		14	1	

# absolute maximum ratings over free-air temperature range

Supply voltage <sup>†</sup> , V <sub>DD</sub>	$-0.3 \text{ V}$ to $7 \text{ V}$
Input voltage, V <sub>1</sub>	3 V to V <sub>DD</sub> + 0.3 V
Output voltage, VO0.5	3 V to V <sub>DD</sub> + 0.3 V
Storage temperature range	-30°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>&</sup>lt;sup>†</sup> Unless otherwise noted, all voltages are with respect to V<sub>SS</sub>.

#### recommended operating conditions

			М	IN	NOM	MAX	UNIT	
$V_{DD}$	Supply voltage			4	5	6	٧	
		$V_{DD} = 6 V$	VDC	-1.2		$V_{DD}$	V	
VIH	High-level input voltage	$V_{DD} = 5 V$	V <sub>D</sub>	o – 1		VDD		
		$V_{DD} = 4 V$	V <sub>DD</sub>	-0.7		$V_{DD}$		
		V <sub>DD</sub> = 6 V	V	SS		1.2		
VIL	Low-level input voltage	$V_{DD} = 5 V$	V	SS		1	V	
		$V_{DD} = 4 V$	V	SS		0.7		
fosc	Oscillator frequency			2	3.6	4	MHz	
TA	Operating free-air temperature			0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		PARAMETER		MIN	TYP‡	MAX	UNIT
Voн	High-level output voltage	∨ <sub>DD</sub> = 5 ∨,	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 2.5	V <sub>DD</sub> - 0.5	$V_{DD}$	V
VOH	High-level output voltage	$V_{DD} = 5 V$ ,	I <sub>OH</sub> = 0.3 mA	V <sub>DD</sub> - 0.5	$V_{DD} - 0.2$	$V_{DD}$	· ·
VOL	Low-level output voltage	$V_{DD} = 5 V$ ,	I <sub>OL</sub> = 1.7 mA	VSS	0.3	0.4	٧
1.	Input current	V <sub>IH</sub> = V <sub>DD</sub>				5	μΑ
lį	input current	V <sub>IL</sub> = V <sub>SS</sub>		- 5			μΑ
		V <sub>DD</sub> = 6 V,	$V_{OH} = V_{DD} - 0.5 V$	-0.35	-1.5		
ЮН	High-level output current	$V_{DD} = 5 V$ ,	$V_{OH} = V_{DD} - 0.5 V$	-0.3	-1.2		mA
		$V_{DD} = 4 V$ ,	$V_{OH} = V_{DD} - 0.5 V$	-0.2	-0.8		
		$V_{DD} = 6 V$ ,	V <sub>OL</sub> = 0.4 V	2	2.8		
lOL	Low-level output current	$V_{DD} = 5 V$ ,	V <sub>OL</sub> = 0.4 V	1.7	2.4		mA
		$V_{DD} = 4 V$ ,	V <sub>OL</sub> = 0.4 V	1.2	1.8		
Inn	Supply current	V <sub>DD</sub> = 5 V,	fosc = 3.6 MHz,			2	mA
IDD	Supply current	All outputs open	`			2	IIIA

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25 °C.



D2978, DECEMBER 1986

#### PRODUCT SUMMARY

This data is excerpted from the TSP50C50 Speech Processor Data Manual intended for publication in early 1987.

- High-Quality Speech
- LPC12 or LPC10 Synthesis Algorithm
- 10-kHz or 8-kHz Sample Rate
- Pitch Accuracy Better Than 0.1% at 1 kHz
- Parameter Interpolation Pitch Synchronous and Asynchronous
- On-Chip A-Law D/A Converter, 13-Bit Dynamic Range
- On-Chip 6th-Order Low-Pass Filter
- Phonetic Coding and Music Capabilities
- Standard 8- or 4-Bit Microprocessor Interface
- Serial Interface to TSP60C20 Speech ROM
- Standard PCM Interface-to-Digital Network
- 4.32 MHz Crystal Oscillator
- 28-Pin Plastic/Ceramic Dual-in-Line Package
- Silicon Gate CMOS Technology
- Single 5-V Power Supply
- Low-Power Standby Mode

# description


The TSP50C50 is a silicon-gate CMOS LSI device consisting of a speech processor, speech acquisition logic, PCM interface logic, analog output circuits, and microprocessor controlled interface. These functional areas contain features and controls that produce band-limited high-quality speech and extends the capability of the TSP50C50 allowing its use with a wide range of speech products. It offers specific controls for constructive speech synthesis and musical and telecommunication network applications.

The TSP50C50 is characterized for operation from 0°C to 70°C.

#### (TOP VIEW) STR I 28 R/W CE $\Pi_2$ 27 | HC 26 INT A1 ∏3 A0 14 25 BUSY Ē 24 PST C7 5 C6 | 6 23 PDT C5 🗖 7 22 PCK C4 ∏8 21 VSS C3 🕇 9 20 ANG C2 🗖 10 19 AS C1 ∏11 18 V<sub>DD</sub> CO 112 17 SRDT osc-o ∄13 16 SRST OSC-1 714

15 SRCK

J OR N PACKAGE





#### PIN FUNCTION TABLE

PIN NO.		PEROPURTION	
NAME	NO.	1/0	DESCRIPTION
ANG	20		2.5 V analog ground. May be used to polarize an external speaker or to filter parasitic ground noise.
AS	19	0	Analog speech (filtered audio) output. Output is suitable for driving a low-power audio amplifier or a low-power
			speaker.
A0	4	- 1	Register address inputs. Used in conjunction with $R/\overline{W}$ to define the function of the registers.
A1	3	- 1	, , , , , , , , , , , , , , , , , , , ,
BUSY	25	0	Busy output. When high, indicates that the interface is busy and a write strobe cannot be accepted.
CE	2	1	Chip enable input. When high, $\overline{\text{CE}}$ disables read and write. When low and strobe is low, $\overline{\text{CE}}$ enables read
			and write.
CO	12	I/O	
C1	11	I/O	
C2	10	1/0	
C3	9	I/O	Data input/output
C4 -	8	I/O	Data input/output
C5	7	I/O	
C6	6	I/O	
C7	5	I/O	
HC	27	- 1	Hardware clear input. When high, disables the low-power standby mode and enables the crystal oscillator. When
			low, stops the crystal oscillator, sets the register address to nonoperating state, sets the INIT register to the
			all-high default value, and enables the low-power standby mode.
INT	26	0	Interrupt output. When low, indicates that a condition exists in the TSP50C50 that requires immediate action by
			the microprocessor.
OSC-0	13	0	Oscillator crystal connection
OSC-1	14	ı	Oscillator crystal connection or input to TSP50C50 from external oscillator
PCK	22	I/O	Clock input/output. A free-running data-rate clock at 2.16 MHz.
PDT	23	0	Serial PCM/binary two's compliment speech data output
PST	24	1/0	Sample-rate input/output strobe (8 kHz or 10 kHz)
$R/\overline{W}$	28	ı	Read/write select input. When high, selects read status register and, when low, selects write to address register.
SRCK	15	0	720-kHz clock output
SRDT	17	1	External serial speech data input to the multiplexer
SRST	16	0	Single-bit speech data request strobe output to external speech ROM — 360 kHz maximum
STR	1	_	Strobe input. When high, disables read and write. When low and $\overline{CE}$ is low, enables read and write.
V <sub>DD</sub>	18		5-volt power supply
Vss	21		Digital ground

# absolute maximum ratings over free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	-0.3~V to $7~V$
All input voltages (see Note 1)	to V <sub>DD</sub> + 0.3 V
All output voltages (see Note 1)0.3 V	to V <sub>DD</sub> + 0.3 V
Operating free-air temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltages are with respect to VSS.

## recommended operating conditions

		PARAMETER	MIN	TYP	MAX	UNIT	
$V_{DD}$	Supply voltage		4.5	5	5.5	V	
V	High-level input voltage	OSC/input	2.8		$V_{DD}$	v	
VIH	rigii-level liiput voitage	All others	2		$V_{DD}$	· ·	
V	Lave lavel innut valence	OSC/input	V <sub>SS</sub>		0.6	V	
VIL	Low-level input voltage	All others	V <sub>SS</sub>		0.8	\ \	
fosc	Crystal oscillator frequency			4.32		MHz	
TA	Operating free-air temperature				70	°C	

#### electrical characteristics over full range of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MiN	TYP	MAX	UNIT
Voн	High-level output voltage		I <sub>OH</sub> = -400 μA	V <sub>DD</sub> -0.5			V
VOL	Low-level output voltage		IOL = 1.6 mA			0.4	V
		OSC/I input			8	20	
կ	Input current	C0-C7 inputs	V <sub>I</sub> = V <sub>SS</sub> to V <sub>DD</sub>		10		μΑ
		All other inputs			2		. 1
1	Cunnily augrant		V <sub>DD</sub> = 5 V, All outputs open,		5		mA
IDD	Supply current		f <sub>osc</sub> = 4.32 MHz				IIIA
IDD(stby)	Standby current		$V_{I} = V_{SS} - 0.5 \text{ V to } V_{SS} + 0.5 \text{ V}$		50		μΑ

This data is excerpted from the TSP5110A Voice Synthesis Processor Data Manual intended for publication in early 1987

- LPC-10 Pitch Asynchronous Synthesis Algorithm
- On-Chip Oscillator and Clock Generation
- Direct Drive for 50-Ω Speaker
- Simple Control Interface for 4-Bit Microcomputers

#### description


The TSP5110A is a PMOS Voice Synthesis Processor. Speech is synthesized by processing an externally provided variable data-rate bit stream of encoded speech data and converting the result to an audible output with an on-chip eight-bit digital-to-analog converter and push-pull amplifier. The TSP5110A outputs all control signals necessary for direct control of the TSP6100 vocabulary ROM. Control of the TSP5110A is provided by an external device (e.g., TMS1000) through four control pins and a command clock.

The TSP5110A is characterized for operation from 0°C to 70°C

#### N PACKAGE (TOP VIEW) TEST T U28 CS PDCLK 72 27 CTL 8 ROMCLK □3 26 ADD8 CPUCLK ∏4 25 CTL 1 VDD ☐5 24 ADD1 NU 0 23 CTL 2 osc ∏7 22 ADD2 21 ADD4 NU ∏8 NU []9 20 T CTL 4 NU 110 19 M1 SPEAKER 1 11 18 NU SPEAKER 2 712 17 NU NU ∏13 16 NU 15 MO VSS ∏14

NU-Make no external connection

#### functional block diagram



#### PIN FUNCTION TABLE

PIN	PIN		\
NAME	NO.	1/0	DESCRIPTION
ADD1	24	0	Address weight 1 output to TSP6100
ADD2	22	0	Address weight 2 output to TSP6100
ADD4	21	0	Address weight 4 output to TSP6100
ADD8	26	1/0	Address weight 8 output to TSP6100 or serial data input
CTL 1	25	1/0	Control output to TSP6100 or read data bus input (LSB)
CTL 2	23	1/0	Control output to TSP6100 or read data bus input
CTL 4	20	1/0	Control output to TSP6100 or read data bus input
CTL 8	27	1/0	Control output to TSP6100 or read data bus input (MSB)
CPUCLK	4	0	Clock output for CPU (320 kHz)
CS	28	1	Chip select input
МО	15	0	Transfers data to TSP6100 control input
M1	19	0	Load address to TSP6100 control input
NU	6		
NU	9		
NU	10		`
NU	13		Make no external connection. Used for factory testing only
NU	16		Make no external connection. Osed for factory testing only
NU	17		
NU	18	( )	*
NU	8		
osc	7	_	Optional oscillator input (640 kHz)
PDCLK	2	-	Processor data clock
ROMCLK	3	0	Clock to control TSP6100 ROM (160 kHz)
SPEAKER 1	11	0	Analog speech out
SPEAKER 2	12	0	Analog speech out
TEST	1		For factory testing only
$V_{DD}$	5	1	-9 V nominal supply voltage
VSS	14		Substrate supply voltage (0 V nominal)

#### absolute maximum ratings over free-air temperature range

Supply voltage range, VDD (see Note 1)	-15 V to 0.3 V
Voltage applied to any device pin	-15 V to 0.3 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-30°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Voltage values are with respect to VSS.

# recommended operating conditions

				MIN <sup>†</sup>	NOM	MAX <sup>†</sup>	UNIT
$V_{DD}$	V <sub>DD</sub> Drain supply voltage		-8.3	-9	- 9.7	V	
Vss	/SS Substrate supply voltage			0		V	
V	High-level input voltage	ADD8		-0.7		0	V
VIH		CTL 1 thru CTL 2, PDC, CS		-0.95		0	
VIL	Low-level input voltage		V <sub>DD</sub>		-4	V	
TA	Operating free-air temperature		0		70	°C	

## electrical characteristics over recommended operating free-air temperature range, VDD = -9 V

	PARAMETE	R	TEST CONDITIONS	MIN†	TYP <sup>‡</sup>	MAX <sup>†</sup>	UNIT
		ROM CLK, CPU CLK,					
V	High-level output voltage	10, 11	$I_{OH} = -100 \mu A$	-0.5			V  0  -5 V  100 μA  -50 μA  -35 mA
٧ОН	nigh-level output voltage	ADD1 thru ADD8					
		CTL 1 thru CTL 8	I <sub>OH</sub> = -400 μA	-0.7		0	
VOL	Low-level output voltage		I <sub>OL</sub> = 100 μA	V <sub>DD</sub>		-5	٧
ΊΗ	High-level input current		V <sub>I</sub> = 0			100	μΑ
I <sub>I</sub> L	Low-level input current		V <sub>I</sub> = -12 V			- 50	μΑ
IDD	Supply current		All inputs and outputs open		20	- 35	. mA
Po	Power output to speaker		100 $\Omega$ speaker load, 50 $\Omega$ each output	30			mW

<sup>&</sup>lt;sup>†</sup>The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in the data sheet for logic voltage levels only.

 $<sup>^{\</sup>ddagger}$ All typical values are at T<sub>A</sub> = 25 °C.

#### PRODUCT SUMMARY

This data is excerpted from the TSP5220C Voice Synthesis Processor Data Manual intended for publication in early 1987

- Pitch-Excited LPC-10 Synthesis Algorithm
- Choice of 4-kHz or 5-kHz Voice Input Bandwidth
- Low Data-Rate Range . . . 1000 to 1700 bps
- On-Chip 8-Bit Digital-to-Analog Converter
- **TTL-Compatible Inputs and Outputs**
- Compressed Voice Data Input Through Either 8-Bit Control/Data Bus and FIFO for Controller-Supplied Speech Data or Serial Interface for Use with TSP6100 Custom-Masked Speech ROMs

#### N PACKAGE (TOP VIEW) LSB D0 1 U28 R ADD1 12 27 \ \ \ \ \ ROMCLK □3 26 D1 25 ADD2 V<sub>DD</sub> □4 Vss ☐5 24 D2 osc∏6 23 ADD4 SYNC II7 22 D D3 SPEAKER 18 21 ADD8/SERIAL IN SERIAL OUT 19 20 TEST PROM OUT 10 19 D4 REF 111 18 READY D5 🗖 12 17 NT D6 ∏13 16 M1 MSB D7 14 15 MO


#### description

The TSP5220C is an LPC-10 voice synthesis function on a chip. A flexible interface structure allows a choice of storage media for the compressed model data and simple

microprocessor selection of the spoken phrase or transfer of the data representing that phrase. For best performance, an external low-pass filter should be used between the TSP5220C and the audio amplifier

The TSP5220C is characterized for operation from 0°C to 70°C.

#### functional block diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1986, Texas Instruments Incorporated

7-15

Speech Synthesis Circuits

# TSP5220C **VOICE SYNTHESIS PROCESSOR**

absolute maximum ratings over	operating free-air temperature	range (unless otherwise noted)

Any pin with respect to VSS	-15 V to 0.3 V
Continuous total dissipation	600 mW
Operating free-air temperature	0°C to 70°C
Storage temperature range	-40°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### recommended operating conditions

	MIN NOM	MAX UN
Supply voltage, V <sub>SS</sub>	4.75 5	5.25
Supply voltage, V <sub>ref</sub>	0	
Supply voltage, V <sub>DD</sub>	-4.75 -5 -	5.25
High-level input voltage, VIH (see Note 1)	V <sub>SS</sub> - 0.6	٧SS
Low-level input voltage, V <sub>IL</sub> (see Note 2)	V <sub>DD</sub> V <sub>S</sub>	s-4 \
Operational frequency (controlled by external RC)	620	825 kl
Operating free-air temperature, TA	0	70 °

NOTES: 1. Pull-up resistors are provided on all data and select inputs. This permits direct drive from TTL-compatible devices.

2. The algebraic convention, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

#### electrical characteristics over full range of recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN TYP†	MAX	UNIT		
V	High-level output voltage	DO-D7, W, R, INT	I <sub>OH</sub> = 0.4 mA	2.4	VSS	<	
VOH High-level output vo	nigh-level output voltage	ROMCLK, ADD1-ADD8, M0, M1	l <sub>OH</sub> = 100 μA	V <sub>SS</sub> -0.5	Vss	V	
		DO-D7, W, R, INT	I <sub>OL</sub> = 1.6 mA	V <sub>ref</sub> -0.5 V <sub>re</sub>	f+0.5	V	
VOL	Low-level output voltage	ROMCLK, ADD1-ADD8, M0, M1	$I_{OL} = 100 \mu A$	V <sub>SS</sub> -0.5	VSS	'	
Iref	I <sub>ref</sub> Supply current from V <sub>ref</sub> (see Note 3)			-3	- 5	mA	
I <sub>DD</sub>	I <sub>DD</sub> Supply current from V <sub>DD</sub> (see Note 3)			- 10	- 35	mA	
Ci	Ci Input capacitance, except data bus			15		pF	
Со	Co Output capacitance, except data bus			15		рF	
CL	C <sub>L</sub> Load capacitance, data bus			25	300	pF	

 $^{\dagger}$ Typical values are at V<sub>SS</sub> = 5 V, V<sub>DD</sub> = -5 V, T<sub>A</sub> = 25 °C.

NOTE 3: Currents out of a terminal are considered to be negative. Iref and IDD are sourced from the current into terminal VSS (ISS).

#### TYPICAL APPLICATION DATA - ANALOG OUTPUT 5 V Vss Vss ROMCLK CLK MO мо TSP6100 М1 М1 ADD1 ADD1 ADD2 ADD2 ADD4 ADD4 ADD8 ADD8 $V_{DD}$ $V_{DD}$ CS TSP5220C -5 V REF INT INT3 ٧ss READY ΑO Vcc R во w В1 C0-C7 D0-D7 TMS7040 B3-B7 21 PORTS AVAILABLE A1-A7 FOR USER D0-D7

FIGURE 1. TSP5220C SYSTEM USING TSP6100 STORAGE FOR SPEECH DATA

INT1

EXT INT

#### PRODUCT SUMMARY

This data is excerpted from the TSP60C20 Read Only Memory Data Manual intended for publication in early 1987.

- 256K-Bit ROM (Internal Organization 16K × 16K Bits)
- On-Chip Address Register with Automatic Incrementing Feature
- Parallel Port (4- or 8-Bit Format, User Controlled)
- Address/Data/Control Compatible with Memory-Mapped Systems
- Serial Port for Interfacing with Speech Synthesizers or Other Application Requiring Decoding of Variable Length Codes or Data
- Standby Mode for Very Low Power Consumption
- On-Chip Table Lookup of Address (Indirect Addressing)
- TTL and MOS Compatabile




NC-No internal connection

#### description

The TMS60C20 is a 256K-bit ROM fabricated in CMOS technology for low operating and standby power consumption. The design is optimized for the data storage requirements of synthetic speech systems. Low cost and high density are maximized by increasing access time.

The TMS60C20 is characterized for operation from -40°C to 80°C.



#### PIN FUNCTIONAL DESCRIPTION

PIN		1/0		
NAME	NO.	1/0	DESCRIPTION	
A0	7	ı		
A1	8	ı	Register address inputs	
A2	9	ı		
BUSY OUT	18	0	Busy output	
BUSY IN	19	- 1	Busy input	
BUSYWIRE	20	0	Busy output — Open drain	
<del>CS</del>	6	- 1	Chip select	
СО	10	I/O		
C1	11	I/O		
C2	12	I/O		
C3	13	I/O	Data input/output	
C4	14	I/O	Data input/output	
C5	15	I/O		
C6	16	I/O		
C7	17	I/O		
HCL	3	- 1	Hardware clear input	
MO	24	1	Command bit 0	
M1	25	ı	Command bit 1	
MPMODE	26	ı	Microprocessor mode (M1)	
R/W	5	1	Read/Write input	
STR	4	- 1	Input strobe	
SRDT	21	I	Serial data input	
SRDTD	22	1	Serial data input delayed	
SRCK	23	ı	Clock input	
TEST	27	1	Test enable	
$v_{DD}$	1		5-V power supply	
V <sub>SS</sub>	2		Ground	

# absolute maximum ratings over free-air temperature range

Supply voltage, VDD (see Note 1)0.3 V to 7 V
Input voltage range
Output voltage range
Operating free-air temperature range
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTE 1: All voltages are with respect to VSS terminal.

# recommended operating conditions

	Mir	I TYP	MAX	UNIT
Supply voltage, V <sub>DD</sub>	4.9	5 5	5.5	٧
High-level input voltage, VIH		2		V
Low-level input voltage, VIL			0.8	V
Clock frequency, f <sub>clock</sub>	100	)	900	kHz
Operating free-air temperature, TA	-40	)	80	°C

10

10

pF

pF

Ci

Co

#### PARAMETER TEST CONDITIONS MIN MAX UNIT $I_{OH} = -400 \mu A$ 2.4 $V_{DD}$ VOH High-level output voltage $I_{OH} = -100 \mu A$ $V_{DD} - 0.5$ $V_{DD}$ VOL Low-level output voltage $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V},$ $I_{OL} = 1.6 \text{ mA}$ 0.4 ٧ Standby 0.2 lcc Supply current BUSYWIRE open, See Note 2 mΑ Operating 1

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

NOTE 2: These limits apply with all inputs between 0 and 0.5 V or VDD - 0.5 V and VDD. For TTL levels, standby supply current will increase significantly in the input buffers.

#### timing requirements

Input capacitance

Output capacitance

		MIN	MAX	UNIT
t <sub>w</sub>	Pulse duration, strobe low	100		ns
t <sub>su1</sub>	Setup time, C7-C0 high or low before strobe↓	60		ns
t <sub>su2</sub>	Setup time, A2-A0 high or low before strobe↓	20		ns
t <sub>su3</sub>	Setup time, M1 high or low before strobe	20		ns
t <sub>su4</sub>	Setup time, $R/\overline{W}$ high before strobel	50		ns
t <sub>su5</sub>	Setup time, R/W low before strobe ↓	20		ns
t <sub>h1</sub>	Hold time, data valid after strobe	20		ns
t <sub>h2</sub>	Hold time, R/W high after strobe↑	20		ns
th3	Hold time, R/W low after strobe1	20		ns
t <sub>t</sub>	Transition time (see Note 3)	30		ns

NOTE 3: Transition time is defined from the 10% point to the 67% point for the rise time and from the 90% point to the 33% point for the fall time.

#### PRODUCT SUMMARY

This data is excerpted from the TSP6100 Customed Masked ROM Data Manual intended for publication in early 1987

- 128K Bits of Serially Accessed Speech Data
- One-of-16 Chip Select Decode Plus Optional External Chip Select
- Auto Incrementing Address Counter (Presettable by TSP5220C or TSP5110A)
- Built-In Indirect Addressing Logic

# description

The TSP6100 is a 128K-bit serial-interface masked ROM that provides economical speech data storage for TSP5220C- or TSP5110A-based speech systems when production volume warrants masking. The TSP6100 is designed for direct connection to the TSP5220C or TSP5110A ROM ports and takes advantage of several special ROM setup instructions provided in these devices. No connection of the TSP6100 to the rest of the speech control system is needed.


The TSP6100 is characterized for operation from 0 °C to 70 °C.

#### (TOP VIEW) 28 NC VDD []1 NC T2 27 | NC 26 NC ADD1 3 ADD2 25∏NC ADD4 ∏5 24 NC ADD8/DATA 6 23 NC CLK $\square_7$ 22 NC NC ∏8 21 NC 20 NC NC 9 M0 []10 19 NC M1 ∏11 18 | NC NC ∏12 17 NC <u>CS</u> ☐13 16 NC 15 TNC VSS []14

N PACKAGE

NC-No internal connection

## functional block diagram



# PIN FUNCTION TABLE

PIN			I	
NAME	NO.	1/0	DESCRIPTION	
ADD1	3	1	Address 1 input	
ADD2	4	1	Address 2 input	
ADD4	5	1	Address 4 input	
ADD8/DATA	6	I/O	Address 8 input or serial data output	
CLK	7	_	Clock input	
<del>CS</del>	13.	1	Chip Select input	
МО	10	ı	Mode Select 0 input	
M1	11	ı	Mode Select 1 input	
	2			
	8			
	9			
	12			
	15			
	16			
	17		·	
	18			
NC .	19		No internal connection	
	20		•	
	21		į	
	22		,	
	23			
	24		:	
	25			
	26		·	
	27	١.		
	28			
$V_{DD}$	1		- 10-V supply voltage	
V <sub>SS</sub>	14		Ground	

# TSP6100 CUSTOM MASKED ROM

# absolute maximum ratings over operating free-air temperature range

Voltage applied to any pin (see Note 1)	-15 V to 0.3 V
Supply voltage range, VDD	-15 V to 0.3 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-30°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Voltage values are with respect to VSS.

# recommended operating characteristics

		MIN <sup>†</sup>	NOM MAX	UNIT
$V_{DD}$	Drain supply voltage	-8.3	- 10.5	V
VSS	Substrate supply voltage		0	V
VIH	High-level input voltage	- 1	VSS	V
VIL	Low-level input voltage	V <sub>DD</sub>	-4	V
TA	Operating free-air temperature	0	70	°C


<sup>&</sup>lt;sup>†</sup>The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in the data sheet for logic voltage levels only.

# electrical characteristics over recommended operating free-air temperature range, VDD = -10 V


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -100 μA	-0.6			٧
VOL	Low-level output voltage	I <sub>OL</sub> = 100 μA			-4.2	V
ΊΗ	High-level input current	V <sub>IH</sub> = -0.6 V			10	μA
ΊL	Low-level input current	V <sub>IL</sub> = -4.2 V			-10	μΑ
Ю	Output current	$V_{I} = V_{SS}$ to $V_{DD}$			±10	μA
IDD	Drain supply current				-10	mA

	General Information
	Alphanumeric Index
	Selection Guide
	Data Acquisition Circuits
	Cross-Reference Guide
27 Harris	Data Sheets
	Display Drivers
	Data Sheets
	Line Drivers and Receivers
	Cross-Reference Guide
	Data Sheets
	Peripheral Drivers/Actuators
	Cross-Reference Guide
2.00	Data Sheets
	Memory Interface Circuits
	Data Sheets
	Speech Synthesis Circuits
•	Data Sheets
_	
	Appendix A Power Derating Curves
1	Ordering Instructions
	Appendix B Mechanical Data IC Sockets
	Association of Explanation of
	Appendix C Explanation of Logic Symbols


# plastic "small outline" packages




# leadless ceramic chip carrier and flat packages



#### plastic chip-carrier packages











# ceramic packages - side-braze






# plastic dual-in-line packages






# plastic dual-in-line packages (continued)



# plastic power tab packages




	General Information	1
45	Alphanumeric Index	
	Selection Guide	
	Data Acquisition Circuits	2
	Cross-Reference Guide	
	Data Sheets	
	Display Drivers	3
	Data Sheets	
		-
	Line Drivers and Receivers	4
	Cross-Reference Guide	
	Data Sheets	
7.28	Peripheral Drivers/Actuators	5
3.5	Cross-Reference Guide	
	Data Sheets	
	Memory Interface Circuits	6
- 6	Data Sheets	
200		
	Speech Synthesis Circuits	7
	Data Sheets	
	Appendix A Power Derating Curves	Α
	Ordering Instructions	
	Appendix B Mechanical Data IC Sockets	В
	Appoint C Explanation of	
	Appendix C Explanation of Logic Symbols	C

#### **ORDERING INSTRUCTIONS**

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-correction diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.



Flat (U.W)

-Barnes Carrier

—Milton Ross Carrier

- A-Channel Plastic Tubing


-Sectioned Cardboard Box

—Individual Cardboard Box

-Barnes Carrier

## D plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0.051$  (0.002) exclusive of solder.

## DW plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



<sup>†</sup>The 28-pin package drawing is presently classified as Advance Information.


- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
  - B. Body dimensions do not include mold flash or protrusion.
  - C. Mold flash or protrusion shall not exceed 0,15 (0.006).
  - D. Lead tips to be planar within  $\pm 0.051$  (0.002) exclusive of solder.




#### FD and FK leadless ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC standards 1, 2, and 11.



NOTE A: The checkerboard pattern is aligned vertically with the contact pads and is symmetrical horizontally as shown; it is applicable to some 44-terminal packages only.




ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

# FN plastic chip carrier package


Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Centerline of center lead on each side is within 0,10 (0.004) of package centerline as determined by dimension B.

B. Location of each lead within 0,127 (0.005) of true position with respect to center lead on each side.

C. The lead contact points are planar within 0,10 (0.004).




†There are two versions of the 48-lead FT package that differ in the position of the index mark in the top view. In one version, the mark is near lead 3, in the other version, it is near lead 46. Consult the individual data sheet to see which applies for a particular device type.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.






NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

#### JD ceramic side-brade dual-in-line packages


This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and an 8-pin lead frame. The package is intended for insertion in mounting-hole rows 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.


# KC plastic package



NOTES: A. Notches may or may not be present.

B. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.


# KH plastic package



NOTES: A. Notches may or may not be present.

B. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.


# KV plastic package



NOTES: A. Notches may or may not be present.


B. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.

# KV plastic package



NOTE A: Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.




This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.




This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.


- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

This dual-in-line package consists of a circuit mounted on a 14-pin lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. For better heat dissipation there are internal tabs connecting the three central leads on each side of the 14-pin package. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
    - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating


This dual-in-line package consists of a circuit mounted on a 16-pin lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. For better heat dissipation there are internal tabs connecting the two central leads on each side of the 16-pin package. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



This dual-in-line package consists of a circuit mounted on a 28-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 10,16 (0.400) centers. Pin spacing within the rows is 1,78 (0.070). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

 When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

# P dual-in-line plastic package


This package consists of a circuit mounted on an 8-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (See Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.


This flat package consists of a ceramic base, ceramic cap, and lead frame. Circuit bars are alloy mounted. Hermetic sealing is accomplished with glass. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.


B. This dimension determines a zone within which all body and lead irregularities lie.

Each of these hermetically sealed flat packages consists of an electrically nonconductive ceramic base and cap and a lead frame. Hermetic sealing is accomplished with glass. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.


- B. This dimension determines a zone within which all body and lead irregularities lie.
- C. Index point is provided on cap for terminal identification only.




NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.

B. This dimension determines a zone within which all body and lead irregularities lie.

C. Index point is provided on cap for terminal identification only.




- NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.
  - B. This dimension determines a zone within which all body and lead irregularities lie.
  - C. Index point is provided on cap for terminal identification only.



NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.

- B. This dimension determines a zone within which all body and lead irregularities lie.
- C. Index point is provided on cap for terminal identification only.
- D. End configuration of 24-pin package is at the option of TI.




NOTES: A. Leads are within 0.13 (0.005) radius of true position (T.P.) at maximum material condition.

B. This dimension determines a zone within which all body and lead irregularities lie.

C. Index point is provided on cap for terminal identification only.

D. End configuration of 24-pin package is at the option of TI.



NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.

- B. This dimension determines a zone within which all body and lead irregularities lie.
- C. Index point is provided on cap for terminal identification only.

### INTRODUCTION

Texas Instruments has developed solutions for today's high density packaging needs. The TI facility at Attleboro, Massachusetts (one of the world's largest suppliers of multimetal systems) provides leading-edge technology which, combined with reliable, high-volume, off-the-shelf interconnection products, allows TI to quickly meet volume commercial applications.

During the last decade, TI has produced one of the largest IC socket families. TI's sockets include every type and size socket in common use today and are available in a wide choice of contact materials and designs.

Our sockets are designed for:

- ergonomical efficiencies in assembly
- compatibility with automatic assembly equipment
- maximum performance and board density

PRODUCTION SOCKETS

This section of the data book provides information on the following types of IC socket products.

PRODUCTION SUCKETS	ITPE
Plastic Leaded Chip Carrier	PLCC
Single-in-Line Packages	SIP
Pin-Grid Arrays	PGA
Dual In-Line	DIP
Dual In-Line 0.070-in spacing	Shrink Pack
Quad In-Line	QUIP
BURN-IN/TEST SOCKETS	TYPE
BURN-IN/TEST SOCKETS Plastic Leaded Chip Carrier	TYPE PLCC
Plastic Leaded Chip Carrier	PLCC
Plastic Leaded Chip Carrier Pin Grid Array	PLCC PGA
Plastic Leaded Chip Carrier Pin Grid Array Dual In-Line	PLCC PGA DIP

Specially formulated alloys give the TI contact springs:

- Low Contact Resistance
- High Contact Strength (to stand up to repetitive insertions and withdrawals)
- High normal forces, assure gas tight reliability

A full line of reliable, readily available, low-cost interconnection systems means premium performance at an economical price.

Additional information, on these and other TI products, including pricing and delivery quotations may be obtained from your nearest TI Distributor, TI Sales Representative or:

Texas Instruments Incorporated

Connector Systems Department MS 14-3

Attleboro, Massachusetts 02703

Telephone: (617) 699-5242/5269

TVDE

TELEX: 92-7708

Mechanical Data

# IC SOCKETS PLASTIC LEADED CHIP CARRIER

### PERFORMANCE SPECIFICATIONS

### Mechanical

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in

Vibration: 15 G Shock: 100 G

Solderability: Per MIL-STD 202, Method 208 Insertion force: 0.59 lbs per position Withdrawal force: 0.25 lbs per position Normal force: 200 g min, 450 g typ

Wipe: 0.075 in min Durability: 5 cycles min Contact retention: 1.5 lbs min

### Electrical

Current carrying capacity: 1 A Insulation resistance: 5000 MΩ min

Dielectric withstanding voltage: 1000 V ac rms min

Capacitance: 1.0 pF max

### **Environmental**

Operating temperature: Operating: - 40°C to 85°C Storage: -40°C to 95°C

Temperature cycling with humidity: will conform to final EIA

specifications Shelf life: 1 year min

# **MATERIALS**


Body - Ryton R-4 (40% glass) U/L 94-VO rating

Contacts - CDA 510 spring temper


Contact finish  $-90/10 \operatorname{tin} (200 \mu \operatorname{in} -400 \mu \operatorname{in})$  over 40  $\mu \operatorname{in}$ copper

Contact factory for detailed information

# PLASTIC LEADER CHIP CARRIER CPR SERIES




(0.320)0,63 54 (0.100) (0.025)3.18





## PART NUMBER SYSTEM



			(0.	2,5 100	64 ) TY	/P	٦	-	_		STANDOFF
						•				[	2.54
	9		9	0	•		8				2,54 (0.100) T
8	8				0				a	0-	*
8	a			/	_	\				a	+
œ	ш		1			,	/				'
•	•		-						•	•	
а	В		/			,	/		8	8	
Œ	8			_					8		
	в								ø	•	
				•	•	98					
$\neg$		8	8	*	•	8			8		1

Pos	Α	В	С
44	21,43	17,78	12,70
	(0.844	(0.700)	(0.500)
52	23,98	20,32	15,24
	(0.944)	(0.800)	(0.600)
68	29,06	25,40	20,32
	(1.144)	(1.000)	(0.800)
84	34,14	30,48	25,40
	(1.344)	(1.200)	(1.000)

Extraction tool available, consult factory.



### PRODUCT FEATURES

Can be loaded by top actuated insertion or press-in insertion, either manually or automatically High reliability due to high pressure contact point Open body and high stand-off design provide high efficiency in heat dissipation

High durability up to 10,000 cycles

Compact design

# PERFORMANCE SPECIFICATIONS

### Mechanical

Durability: 10,000 cycles

Operating Temperature: 180°C max

**Electrical** 

Contact rating: 1.0 A per contact Contact resistance: 30 m $\Omega$  max Insulation resistance: 1000 M $\Omega$  min

Dielectric withstanding voltage: 500 V ac rms min


### **MATERIALS**

Body - ultem glass filled (U/L 94 VO)


Contact - copper alloy


Plating - overall gold plate

# PART NUMBER SYSTEM




# PLCC BURN-IN/TEST SOCKETS CPJ SERIES





Dimensions in parentheses are inches Contact factory for detailed information



### PERFORMANCE SPECIFICATIONS<sup>†</sup>

### Mechanical

Vibration: MIL-STD-202 Durability: 30 cycles Insertion force: Og Withdrawal force: Og‡

Contact (normal) force: 200 g min

Contact retention force: 2 lbs per circuit min

### Electrical

Contact rating: 1 A

Contact resistance: 30 mΩ max initial Insulation resistance: 1000 MΩ at 500 dc

Dielectric strength: 1500 V ac rms Capacitance: 2 pF max

<sup>†</sup>Values may vary due to test sequence and SIP module configuration

‡After module is unlocked from the receptacle For a complete test report, please contact factory)

### Environmental

(20 mΩ max contact resistance change after all tests) Operating and storage temperature: -40°C to 100°C Humidity: MIL-STD 202, Method 106D, 10 days Temperature soak: 85°C for 160 hours Thermal Shock: 5 cycles, -40°C to 85°C per

MIL-STD 202, Method 107E Shelf life: 12 months min

Body - PES polyether sulfone, glass filled, black, 94 VO Contact — Beryllium copper C17000; phosphor bronze alloy CA510


Contact finishes - Post plate min 200 µin tin/lead over min 50µin nickel overall


Post plate min 30 µin hard gold over min 75 µin nickel overall

For additional plating options contact the factory.


# SINGLE-IN-LINE PACKAGE SOCKETS TS8 SERIES

# DUAL ROW VERTICAL





# PART NUMBER SYSTEM




Series number denotes

0-0.100 in pitch, vertical mount 1-0.100 in pitch, low-profile (25°) mount

Consult factory for availability of configurations, materials, and sizes.

### SINGLE ROW LOW PROFILE



Ckt. Size	А	В	С	D	E	F.	G	н
30		73,66 (2.900)						3,86 (0.152)

Contact factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to B-44 perfective per the terms of Taxes instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads 0.015 in to 0.021 in diameter Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: 0.100 in  $\pm$  0.002 in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005.1 Test Condition III

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I Durability: 5 cycles, 10 mΩ max contact resistance change

per MIL-STD 1344, Method 2016

Solderability: per MIL-STD 202, Method 208

Insertion force: 3.6 oz (102 g) per pin typ using 0.018 in diameter test pin

Withdrawal force: 0.5 oz (14 g) per pin min using 0.018 in diameter test pin

### Electrical

Contact rating: 1.0 A per contact Contact resistance: 20 m\Omega max initial

Insulation resistance: 1000 M $\Omega$  at 500 V dc per

MIL-STD 1344, Method 3003.1

Dielectric withstanding voltage: 1000 V ac rms

per MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305

### Environmental

Operating temperature: -65 °C to 125 °C, gold: -40 °C to 100°C, tin

Corrosive atmosphere: 10 mΩ max contact resistance change when exposed to 22% ammonium sulfide for

Gas tight: 10 mΩ max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 mΩ max contact resistance change when exposed to 105 °C temperature for 48 hours Shell life: 12 months min

# **MATERIALS**


Body - PBT polyester U/L94-VO rating On request, G10/FR4 or Mylar film

Outer sleeve - Machined Brass (QQ-B-626)

Inner contact — Beryllium copper (QQ-C-530) heat treated

Plating: (specified by part number)

### PIN GRID ARRAY




WIDE-TAPERED ENTRY PRECISION MACHINED **PRECISION** SIX-FINGERED SLEEVE INNER CONTACT

Inner contact - 30 μin gold over 50 μin nickel or 100 μin tin/lead over 50 µin nickel

Outer sleeve  $-10 \mu in$  gold over 50  $\mu in$  nickel or 50  $\mu in$ tin/lead over 50 µin nickel

# PART NUMBER SYSTEM



Insulator Size	A ± 0.010	B ± 0.005†
9×9	(0.950) 24,13	(0.800) 20,32
10×10	(1.050) 26,67	(0.900) 22,86
11×11	(1.150) 29,21	(1.000) 25,40
12×12	(1.250) 31,75	(1.100) 27,94
13×13	(1.350) 34,29	(1.200) 30,48
14×14	(1.450) 36,83	(1.300) 33,02
15×15	(1.550) 39,37	(1.400) 35,56
16×16	(1.650) 41,91	(1.500) 38,10
17×17	(1.750) 44,45	(1.600) 40,64
18×18	(1.850) 46,99	(1.700) 43,18

<sup>†</sup>Noncumulative

Dimensions in parentheses are inches

Consult factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instructs standard warranty. Production processing does not necessarily include testing of all parameters.



# IC SOCKETS **BURN-IN/TEST PIN GRID ARRAY**

# PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads per specific IC device Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 5000 cycles, 10 mΩ max contact resistance change per MIL-STD 1344, Method 2016

Solderability: per MIL-STD 202, Method 208

### **Flectrical**

Contact rating: 1.0 A per contact Contact resistance: 20 m\Omega max initial Insulation resistance: 1.0 M\Omega at 500 V dc per MIL-STD 1344, Method 3003,1

Dielectric withstanding voltage: 700 V ac rms per

MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305

Operating temperature: -65°C to 170°C Humidity: 10 mΩ max contact resistance change when tested per MIL-STD 202, Method 103B

Temperature soak; 10 mΩ max contact resistance change when exposed to 105°C temperature for 48 hours Shelf life: 12 months max


### **MATERIALS**

Body - CZF Series: PPS (polyphenylen sufide) glass filled U/L 94 VO rating, -65°C to 170°C


Contact — Beryllium copper

Plating: <sup>†</sup> Overall gold plate min 4 μin over min 70 μin nickel plating


<sup>†</sup>For additional plating option consult the factory.



# PART NUMBER SYSTEM



# **BURN-IN TEST PIN GRID ARRAY**



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments B-46 standard warranty. Production processing does not necessarily include testing of all parameters.



### PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads 0.011  $\pm$  0.003 in by 0.018  $\pm$  0.003

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: 0.100 in  $\pm$  0.003 in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005.1 Test Condition III.

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I

Durability: 5 cycles, 10 mΩ max contact resistance change per MIL-STD 1344. Method 2016

Solderability: per MIL-STD 202, Method 208

Insertion force (C7X and C86): 16 oz (454 g) per pin max Insertion force (C50): 12 oz per pin max

Withdrawal force: (40 g) per pin min

### Electrical

Contact rating: 1.0 A per contact Contact resistance: 20 m $\Omega$  max initial

Insulation resistance: 1000  $M\Omega$  at 500 V dc per

MIL-STD 1344, Method 3003

Dielectric withstanding voltage: 1000 V ac rms per

MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305

# Environmental

Operating temperature:  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ , gold;  $-40\,^{\circ}\text{C}$  to  $100\,^{\circ}\text{C}$ . tin

Corrosive atmosphere: 10 m $\Omega$  max contact resistance change when exposed to 22% ammonium sulfide for 4 hours

Gas tight: 10 mΩ max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 mΩ max contact resistance change when exposed to 105 °C temperature for 48 hours

Shelf life: 12 months min

# Materials (C7X, C50, and C86)

Body — PBT polyester U/L 94 VO rating C7X & C50 Contacts — Outer sleeve: brass Clip: BECU or PHBR


Contact finish — clip 30  $\mu$ in gold over 50  $\mu$ in nickel or Specified by 50  $\mu$ in tin/lead over 50  $\mu$ in nickel

Part Number


- sleeve 10 μin gold over 50 μin nickel or 50 μin tin/lead over 50 μin nickel

or 30 μm tin/lead over 30 μm nickei
C86 Contacts — Phosphor bronze base metal
C86 Contact-finish — Tin plate 200 μin over copper flash


# C7X SERIES - SCREW MACHINE




# C7X SERIES PART NUMBER SYSTEM



# C86 SERIES — STAMPED AND FORMED




# C86 SERIES PART NUMBER SYSTEM




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




### C50-UNICON



# PART NUMBER SYSTEM



# **DUAL-IN-LINE** C50, C7X AND C86 SERIES




# DIPS

Positions	Dim A Max	Dim B ±0.005	Dim C Max	Dim D ±0.005	Positions	Dim A Max	Dim B ±0.005	Dim C Max	Dim D ±0.005
6	7,62 (0.300)	5,08 (0.200)	10,16 (0.400)	7,62 (0.300)	†24	30,48 (1.200)		12,76 (0.500)	10,16 (0.400)
8	10,16 (0.400)	7,62 (0.300)	10,16 (0.400)	7,62 (0.300)	28	35,56 (1.400)		17,78 (0.700)	15,24 (0.600)
14	17,78 (0.700)	15,24 (0.600)	10,16 (0.400)	7,62 (0.300)	32	40,64 (1.600)		17,78 (0.700)	15,24 (0.600)
16	20,32 (0.800)		10,16 (0.400)	7,62 (0.300)	34	45,72 (1.800)		17,78 (0.700)	15,24 (0.600)
18	22,86 (0.900)		10,16 (0.400)		40	50,80 (2.000)		17,78 (0.700)	15,24 (0.600)
20	25,40 (1.000)		10,16 (0.400)		48		·58,42 (2.300)	17,78 (0.700)	15,24 (0.600)
22	27,94 (1.100)		12,76 (0.500)		50	63,50 (2.500)		25,40 (1.000)	7,62 (0.900)
24	30,48 (1.200)		17,78 (0.700)	15,24 (0.600)	64	81,28 (3.200)		25,40 (1.000)	22,86 (0.900)
†24	30,48 (1.200)		10,16 (0.400)	7,62 (0.300)		,			


<sup>&</sup>lt;sup>†</sup>Nonstandard sizes

Not all sizes available in each series


# **C7X SERIES**



# **C86 SERIES**



Dimensions in parentheses are inches Contact factory for detailed information





### PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads 0.011 in by 0.018 in NOM Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hold size range: 0.032 in to 0.042 in Durability: 10K cycles — CM Series, 5K cycles — CP/CQ Solderability: per MIL-STD 202. Method 208

# Electrical

Contact rating: 1.0 A per contact
Contact resistance: 20 mΩ max initial
Insulation resistance: 1000 MΩ at 500 V dc
Dielectric withstanding voltage: 1000 V ac rms
Capacitance: 1.0 pF max per MIL-STD 202, Method 305

Environmental
Operating temperature: -65 °C to 170 °C - CP/CM Series,

Operating temperature: -65°C to 1 -65°C to 150°C - CQ Series

Humidity: 10 mΩ max contact resistance


Temperature Soak: 10 mΩ max contact resistance change


### MATERIALS

Body — PPS (polyphenylen sulfide) glass filled U/L 94 VO Contacts — Higher performance copper nickel alloy Plating:  $^{\dagger}$  4  $\mu$ in of gold min over 100  $\mu$ in of nickel min


<sup>†</sup>For additional plating options consult the factory

### **BURN-IN/TEST DIP SOCKETS**






### CQ37 SERIES




**CP37 SERIES** 

# **CM37 SERIES**



### PART NUMBER SYSTEM



### **CQ37 SERIES**

Number of Positions	A ±0.01 Length	D ±0.02	C ±0.01 Width	B ±0.01 Contact
14	20,32 (0.800)			
16	22,35 (0.880)	12,70	15,24	7,62
18	24,89 (0.980)	(0.500)	(0.600)	(0.300)
20	27,43 (1.080)			
24	32,51 (1,280)			
28	37,59 (1.480)	19,05	22,86	15,24
40	52,83 (2.080)	(0.750)	(0.900)	(0.600)
42	55,37 (2.180)			<u> </u>

### **CP37 SERIES**

Number of Positions	A max Length	B ±0.02	C max Width
8	11,68 (0.460)		
14	17,78 (0.700)	7.62	12.70
16	20,32 (0.800)	(0.300)	(0.500)
18	22,86 (0.900)	(0.300)	(0.500)
20	25,40 (1.000)	•	
24	30,48 (1.200)	15.24	20,32
28	35,56 (1.400)	15,24 (0.600)	(0.800)
40	50,80 (2.000)	10.000/	(0.300)

# CM37 SERIES

******						
Number of Positions	A ±0.016 Length	B ±0.02	C ± 0.016 Width			
28	27,18 (1.070)	10,67 (0.420)	17,20 (0.677)			
40 42 54	37,85 (1.490) 39,62 (1.560) 50,29 (1.980)	16,51 (0.650)	23,11 (0.910)			
64	59,18 (2.330)	20,32	26,92 (1,060)			

Dimensions in parentheses are inches Contact factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Contact rating: 1.0 A per contact


# MATERIALS

Body — PBT polyester U/L 94 VO rating C4S & CxW Contacts — Copper alloy Contact finish — Reflow tin plating, 40 µin min

# PART NUMBER SYSTEM



# PART NUMBER SYSTEM<sup>†</sup>





<sup>†</sup>Also available in screw machine contacts

# C4S SERIES


Positions	A max Length	B Row to Row	C max Width
28	25,02	10,16	13,00
	(0.985)	(0.400)	(0.512)
40	35,69	15,24	17,98
	(1.405)	(0.600)	(0.708)
64	57,07	19,05	21,62
	(2.247)	(0.750)	(0.851)

Dimension in parentheses are inches






# QUAD-IN-LINE (CxW SERIES)



# SHRINK PACK DIP (C4S SERIES)



### QUAD-IN-LINE (CxW SERIES)

Product Number	A Max Length	B Row to Row	C Max Row to Row
C5W64-11	41,90 (1.65)	22,90 (0.950)	19,05 (0.750)
C6W42-11	27,90 (1.10)	22,90 (0.900)	17,80 (0.700)
C6W52-11	34,30 (1.35)	22,90 (0.900)	17,80 (0.700)

Dimensions in parentheses are inches Contact factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Mechanical Data

### PERFORMANCE SPECIFICATIONS

# Mechanical

Accommodates IC leads per specific IC device Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 5000 cycles, 10 mΩ max contact resistance change per MIL-STD 1344, Method 2016

Solderability: per MIL-STD 202, Method 208

### Electrical

Contact rating: 1.0 A per contact Contact resistance:  $20~m\Omega$  max initial Insulation resistance:  $1.0~M\Omega$  at 500~V dc per MIL-STD 1344, Method 3003.1

Dielectric withstanding voltage: 700 V ac rms per

MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305

**Environmental** 

Operating temperature: -65°C to 170°C

Humidity: 10 m $\Omega$  max contact resistance change when tested per MIL-STD 202, Method 103B

Temperature soak: 10 mΩ max contact resistance change when exposed to 105 °C temperature for 48 hours Shelf life: 12 months min

### MATERIALS

Body — CFP Series — PES (polyether sulfone) glass filled U/L 94 VO rating

Temperature: -65°C to 170°C

Contact - Beryllium copper


Plating: <sup>†</sup> Overall gold plate min 4 μin over min 70 μin nickel plating

<sup>†</sup>For, additional plating option consult the factory. Dimensional drawings available from factory.

# SMALL OUT LINE FLAT PACK (CFPH/K SERIES)




### PART NUMBER SYSTEM



### QUAD FLAT PACK (CFPM SERIES)




### PART NUMBER SYSTEM



# **SMALL OUTLINE (J-LEADED)**



### PART NUMBER SYSTEM



### **AVAILABLE SIZES**

CFPH Series 14, 16, 18, 20 CFPK Series 24, 28

Flat Pack

CFPM Series 64, 80

Quad Pack

CSJT Series 20, 26

Small Outline J-Leaded

Contact factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# For more information contact your local distributor or contact TI directly:

Texas Instruments Incorporated CSD Marketing, MS 14-1 Attleboro, MA 02703

(617) 699-5242/5269

### **UNITED STATES**

# California

Irvine 91714 17891 Cartwright Road Phone: (714) 660-8111

San Diego 92123 4333 View Ridge Ave., Suite B Phone (619) 278-9600/9603

Torrence 90502 9505 Hamilton St. Bldg. A, Suite One Phone: (213) 217-7000

### Georgia

Norcross 30092 5515 Spaulding Drive Phone: (404) 662-7861/7931

# Massachusetts

Attleboro 02703 34 Forest Street, MS 10-6/MS 14-3 Phone: (617) 699-5206/1278/5213

### North Carolina

Charlotte 28210 8 Woodlawn Green Suite 100 Phone: (704) 527-0930

### Texas

Richardson 75081 1001 E. Campbell Rd., MS 328 Phone: (214) 680-5284/5268/5267

Texas Instruments provides customer assistance in varied technical areas. Since TI does not possess full access to data concerning all of the uses and applications of customers' products, responsibility is assumed by TI neither for customer product design nor for any infringement of patents or rights of others, which may result from TI assistance.

# Field Sales Offices

### INTERNATIONAL

# Australia Texas Instruments Australia, Ltd.

P.O. Box 63 Elizabeth, South Australia 5112 Phone: 61-8-255-2066

# **England**

Texas Instruments, Ltd.
Beffordia House
Prebend Stsreet
Bedford MK41 7PA
Phone: (0234) 63211, Ext. 1

### France

Texas Instruments, Ltd. Metallurgical Materials Division 8-10 Avenue Morane Saulnier 78140 Velizy-Villacoublay, Paris Phone: 333. 946. 9712

### Hong Kong

Texas Instruments Asia, Ltd. Asia Pacific Division 8th Floor, World Shipping Centre Harbor City 7, Canton Road Kowloon, Hong Kong Phone: 852-3-722-1223

# Italy

Texas Instruments Italia SPA Viale Europa, 40 I-20093 Cologno Monzese Milano

Phone: 011-39-2-25.300.1



# Japan

Texas Instruments Japan, Ltd. 305 Tanagasnira Oyama-Cho Suntoh-Gun, Shizuoka-Ken Japan 410-13 Phone: (81) 550-81211

### Mexico

Texas Instruments de Mexico, SA Av. Reforma No. 450-10 Piso Col. Juarez Delegacion: Cuauhtemoc Mexico City, D.F.

Mexico City, D.F. Mexico 06600 Phone: 52-5-514-3583

### Singapore

Texas Instruments Asia #02-08, 12 Lorong Bakar Batu Kolam Ayer Industrial Estate Singapore 1334 Republic of Singapore Phone: 65-747-2255

### Taiwan

Texas Instruments Supply Co. Taiwan Branch Bank Tower Room 903, 205 Tun Hwa N. Road

Taipei, Taiwan Phone: 886-2-713-9311

# **West Germany**

Texas Instruments Deutschland GMBH Metallurgical Materials Div. Rosenkavalierplatz 15 D-8000 Muenchen 81 Phone: 011-49-89-915081

General Information	1
Alphanumeric Index Selection Guide	
Data Acquisition Circuits  Cross-Reference Guide	2
Data Sheets	<b></b>
Display Drivers  Data Sheets	3
Line Drivers and Receivers  Cross-Reference Guide	4
Peripheral Drivers/Actuators	5
Cross-Reference Guide Data Sheets	
Memory Interface Circuits  Data Sheets	6
Speech Synthesis Circuits  Data Sheets	7
Appendix A Power Derating Curves	Α
Appendix B Ordering Instructions Mechanical Data IC Sockets	В
Appendix C Explanation of Logic Symbols	С

# **Explanation of Logic Symbols**

# by F.A. Mann

# Contents

Sectio	n		Page
1	Introdu	uction	C-5
2	Symbo	ol Composition	C-5
3	3.1 3.2 3.3	ring Symbols General Qualifying Symbols	C-7
4	3.4 Combinations of Outlines and Internal Connections		C-9 C-9
	4.2 4.3 4.4 4.5 4.6 4.7	G, AND Conventions for the Application of Dependency Notation in General V, OR N, Negate (Exclusive-OR) Z, Interconnection X, Transmission	C-11 C-11 C-12 C-12
•	4.8 4.9 4.10	C, Control	C-13 C-14 C-14
5	Bistabl	e Elements	C-16
6	Examp 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12	les of Actual Device Symbols  UDN2841 High-Current Darlington Drivers  SN75437 Quadruple Peripheral Driver  TL607 Analog Switch with Enable  SN75128 8-Channel Line Receiver  SN75122 Triple Line Receivers  DS8831 Quad Single-Ended or Dual Differential Line Drivers  SN75113 Differential Line Drivers with Split 3-State Outputs  SN75163B Octal General-Purpose Interface Bus Transceiver  SN75161B Octal IEEE Std 488 Interface Bus Transceiver  SN5520 Dual-Channel Sense Amplifier with Complementary Outputs  SN75500E AC Plasma Display Driver with CMOS-Compatible Inputs  SN75551 Electroluminescent Row Driver with CMOS-Compatible Inputs	C-17 C-18 C-18 C-19 C-19 C-20 C-20 C-21 C-22 C-23

# List of Tables

able		Page
1	General Qualifying Symbols	C-6
2	Qualifying Symbols for Inputs and Outputs	C-7
3	Symbols Inside the Outline	C-8
. 4	Symbols for Internal Connections	C-9
5	Summary of Dependency Notation	C-16

# List of Illustrations

rigure		Page
1	Symbol Composition	C-5
2	Common-Control Block	C-8
3	G Dependency Between Inputs	C-10
4	G Dependency Between Outputs and Inputs	C-10
5	G Dependency with a Dynamic Input	C-10
6	ORed Affecting Inputs	C-11
7	V (OR) Dependency	C-11
8	N (Negate/Exclusive-OR) Dependency	C-12
9	Z (Interconnection) Dependency	C-12
. 10	X (Transmission) Dependency	C-13
11	Analog Data Selector (Multiplexer/Demultiplexer)	C-13
12	C (Control) Dependency	C-14
13	EN (Enable) Dependency	C-14
14	M (Mode) Dependency Affecting Inputs	C-15
15	Type of Output Determined by Mode	C-15
16	Latches and Flip-Flops	C-16

If you have questions on this Explanation of Logic Symbols, please contact:

> F.A. Mann, MS 49 Texas Instruments Incorporated P.O. Box 225012 Dallas, Texas 75265 Telephone (214) 995-2659

IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, Inc. IEEE Standards Office 345 East 47th Street New York, N.Y. 10017

International Electrotechnical Commission (IEC) publications may be purchased from:

> American National Standards Institute, Inc. 1430 Broadway New York, N.Y. 10018

#### 1 Introduction

The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be explained in Section 4.


The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

Internationally, Working Group 2 of IEC Technical Committee TC-3 has prepared a new document (Publication 617-12) that consolidates the original work started in the mid 1960's and published in 1972 (Publication 117-15) and the amendments and supplements that have followed. Similarly for the USA, IEEE Committee SCC 11.9 has revised the publication IEEE Std 91/ANSI Y32.14. Now numbered simply ANSI/IEEE Std 91-1984, the IEEE standard contains all of the IEC work that has been approved, and also a small amount of material still under international consideration. Texas Instruments is participating in the work of both organizations and this document introduces new logic symbols in accordance with the new standards. When changes are made as the standards develop, future editions will take those changes into account.

The following explanation of the new symbolic language is necessarily brief and greatly condensed from what the standards publications now contain. This is not intended to be sufficient for those people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this data book and is somewhat briefer than the explanation that appears in several of TI's data books on digital logic. However, it includes a new section (6.0) that explains several symbols for actual devices in detail. This has proven to be a powerful learning aid.

#### 2 Symbol Composition

A symbol comprises an outline or a combination of outlines together with one or more qualifying symbols. The shape of the symbols is not significant. As shown in Figure 1, general qualifying symbols are used to tell exactly what logical operation is performed by the elements. Table 1 shows general qualifying symbols defined in the new standards. Input lines are placed on the left and output lines are placed on the right. When an exception is made to that convention, the direction of signal flow is indicated by an arrow as shown in Figure 9.



\*Possible positions for qualifying symbols relating to inputs and outputs

Figure 1. Symbol Composition



# 3 Qualifying Symbols

# 3.1 General Qualifying Symbols

Table 1 shows general qualifying symbols defined by ANSI/IEEE Standard 91. These characters are placed near the top center or the geometric center of a symbol or symbol element to define the basic function of the device represented by the symbol or of the element.

X/Y is the general qualifying symbol for identifying coders, code converters, and level converters. X and Y may be used in their own right to stand for some code or either or both may be replaced by some other indication of the code or level such as BCD or TTL. As might be expected, interface circuits make frequent use of this set of qualifying symbols.

Table 1. General Qualifying Symbols


SYMBOL		DESCRIPTION		
&	AND gate or function			
≥1	OR gate or function. The symbol was activate the output.	chosen to indicate that at least one active input is needed to		
= 1	Exclusive OR. One and only one input	t must be active to activate the output.		
1	A simple 1-input gate or element			
<b>▷</b> or <b>◁</b>	A buffer or element with more than usignal flow).	isual output capability (symbol is oriented in the direction of		
Ф	Schmitt trigger; element with hystere	sis		
X/Y	Coder, code converter, level converter			
	The following are examples of subset	s of this general class of qualifying symbol used in this book.		
	BCD/7-SEG	BCD to 7-segment display driver		
	TTL/MOS	TTL to MOS level converter		
	CMOS/PLASMA DISP	Plasma-display driver with CMOS-compatible inputs		
	MOS/LED	Light-emitting-diode driver with MOS-compatible inputs		
	CMOS/VAC FLUOR DISP	Vacuum-fluorescent display driver with CMOS-compatible inputs		
	CMOS/EL DISP	Electroluminescent display driver with CMOS-compatible inputs		
	TTL/GAS DISCH DISPLAY	Gas-discharge display driver with TTL-compatible inputs		
SRGm	Shift register, m = number of bits.			

# 3.2 Qualifying Symbols for Inputs and Outputs

Qualifying symbols for inputs and outputs are shown in Table 2 and many will be familiar to most users, a likely exception being the logic polarity symbol for directly indicating active-low inputs and outputs. The older logic negation indicator means that the external 0 state produces the internal 1 state. The internal 1 state means the active state. Logic negation may be used in pure logic diagrams; in order to tie the external 1 and 0 logic states to the levels H (high) and L (low), a statement of whether positive logic (1 = H, 0 = L) or negative logic (1 = L, 0 = H) is being used is required or must be assumed. Logic polarity indicators eliminate the need for calling out the logic convention and are used in this data book in the symbology for actual devices. The presence of the triangle polarity indicator indicates that the L logic level will produce the internal 1 state (the active state) or that, in the case of an output, the internal 1 state will produce the external L level. Note how the active direction of transition for a dynamic input is indicated in positive logic, negative logic, and with polarity indication.

When nonstandardized information is shown inside an outline, it is usually enclosed in square brackets [like these]. The square brackets are omitted when associated with a nonlogic input, which is indicated by an X superimposed on the connection line outside the symbol.

Table 2. Qualifying Symbols for Inputs and Outputs



#### 3.3 Symbols Inside the Outline

Table 3 shows some symbols used inside the outline. Note particularly that open-collector (open-drain), open-emitter (open-source), and three-state outputs have distinctive symbols. Also note that an EN input affects all of the outputs of the element and has no effect on inputs. An EN input affects all the external outputs of the element in which it is placed, plus the external outputs of any elements shown to be influenced by that element. It has no effect on inputs. When an enable input affects only certain outputs, affects outputs located outside the indicated influence of the element in which the enable input is placed, and/or affects one or more inputs, a form of dependency notation will indicate this (see 4.9). The effects of the EN input on the various types of outputs are shown.


It is particularly important to note that a D input is always the data input of a storage element. At its internal 1 state, the D input sets the storage element to its 1 state, and at its internal 0 state it resets the storage element to its 0 state.

The binary grouping symbol will be explained more fully in Section 6.11. Binary-weighted inputs are arranged in order and the binary weights of the least significant and the most significant lines are indicated by numbers. In this document weights of input and output lines will be represented by powers of two usually only when the binary grouping symbol is used, otherwise decimal numbers will be used. The grouped inputs generate an internal number on which a mathematical function can be performed or that can be an identifying number for dependency notation. This number is the sum of the weights (1, 2, 4...2n) of those input standing at their 1 states. A frequent use is in addresses for memories.

Reversed in direction, the binary grouping symbol can be used with outputs. The concept is analogous to that for the inputs and the weighted outputs will indicate the internal number assumed to be developed within the circuit.



#### Table 3. Symbols Inside the Outline



of the active inputs Input line grouping . . . indicates two or more terminals used to implement a single logic input.

#### 3.4 Combinations of Outlines and Internal Connections

e.g., differential inputs.

When a circuit has one or more inputs that are common to more than one element of the circuit, the common-control block may be used. This is the only distinctively shaped outline used in the IEC system. Figure 2 shows that unless otherwise qualified by dependency notation, an input to the common-control block is an input to each of the elements below the common-control block.




Figure 2. Common-Control Block

The outlines of elements may be embedded within one another or abutted to form complex elements, in which case the following rules apply. There is no logic connection between elements when the line common to their outlines is in the direction of signal flow. There is at least one logic connection when the line common to two outlines is perpendicular to the direction of signal flow. If no indications are shown on either side of the common line, it is assumed that there is only one logic connection. If more than one internal connection exists between adjacent elements, the number of connections will be clarified by the use of one or more of the internal connection symbols from Table 4 and/or appropriate qualifying symbols or dependency notation.

#### Table 4. Symbols for Internal Connections

<u></u>	Internal connection. 1 state on left produces 1 state on right.
<b>\_</b>	Negated internal connection. 1 state on left produces 0 state on right.
<u> </u>	Dynamic internal connection. Transition from 0 to 1 on left produces transitory 1 state on right.
<b>⇔</b>	Dynamic internal connection. Transition from 1 to 0 on left produces transitory 1 state on right.

Table 4 shows symbols that are used to represent internal connection with specific characteristics. The first is a simple noninverting connection, the second is inverting, the third is dynamic. As with this symbol and an external input line, the transition from 0 to 1 on the left produces a momentary 1-state on the right. The fourth symbol is similar except that the active transition on the left is from 1 to 0.

Only logic states, not levels, exist inside symbols. The negation symbol (O) is used internally even when direct polarity indication ( $\triangleright$ ) is used externally.

In an array of elements, if the same general qualifying symbol and the same qualifying symbols associated with inputs and outputs would appear inside each of the elements of the array, these qualifying symbols are usually shown only in the first element. This is done to reduce clutter and to save time in recognition. Similarly, large identical elements that are subdivided into smaller elements may each be represented by an unsubdivided outline. The SN75163B symbol (see 6.8) illustrates this principle.

#### 4 Dependency Notation

Some readers will find it more to their liking to skip this section and proceed to the explanation of the symbols for a few actual devices in 6.0. Reference will be made there to various parts of this section as it is needed. If this procedure is followed, it is recommended that 5.0 be read after 6.0 and then all of 4.0 be reread.

#### 4.1 General Explanation

Dependency notation is the powerful tool that sets the IEC symbols apart from previous systems and makes compact, meaningful, symbols possible. It provides the means of denoting the relationship between inputs, outputs, or inputs and outputs without actually showing all the elements and interconnections involved. The information provided by dependency notation supplements that provided by the qualifying symbols for an element's function.

In the convention for the dependency notation, use will be made of the terms "affecting" and "affected." In cases where it is not evident which inputs must be considered as being the affecting or the affected ones (e.g., if they stand in an AND relationship), the choice may be made in any convenient way.



So far, eleven types of dependency have been defined but only the eight used in this book are explained. They are listed below in the order in which they are presented and are summarized in Table 5 following 4.10.2.

Section	Dependency Type or Other Subject
4.2	G, AND
4.3	General Rules for Dependency Notation
4.4	V, OR
4.5	N, Negate (Exclusive-OR)
4.6	Z, Interconnection
4.7	X, Transmission
4.8	C, Control
4.9	EN, Enable
4.10	M, Mode

#### 4.2 G (AND) Dependency

A common relationship between two signals is to have them ANDed together. This has traditionally been shown by explicitly drawing an AND gate with the signals connected to the inputs of the gate. The 1972 IEC publication and the 1973 IEEE/ANSI standard showed several ways to show this AND relationship using dependency notation. While ten other forms of dependency have since been defined, the ways to invoke AND dependency are now reduced to one.

In Figure 3 input b is ANDed with input a and the complement of b is ANDed with c. The letter G has been chosen to indicate AND relationships and is placed at input b, inside the symbol. A number considered appropriate by the symbol designer (1 has been used here) is placed after the letter G and also at each affected input. Note the bar over the 1 at input c.

Figure 3. G Dependency Between Inputs

In Figure 4, output **b** affects input **a** with an AND relationship. The lower example shows that it is the internal logic state of **b**, unaffected by the negation sign, that is ANDed. Figure 5 shows input **a** to be ANDed with a dynamic input **b**.




Figure 4. G Dependency Between Outputs and Inputs

Figure 5. G Dependency with a Dynamic Input

C-10

The rules for G dependency can be summarized thus:

When a Gm input or output (m is a number) stands at its internal 1 state, all inputs and outputs affected by Gm stand at their normally defined internal logic states. When the Gm input or output stands at its 0 state, all inputs and outputs affected by Gm stand at their internal 0 states.

### 4.3 Conventions for the Application of Dependency Notation in General

The rules for applying dependency relationships in general follow the same pattern as was illustrated for G dependency.

Application of dependency notation is accomplished by:

- Labeling the input (or output) affecting other inputs or outputs with the letter symbol indicating the relationship involved (e.g., G for AND) followed by an identifying number, appropriately chosen, and
- 2. Labeling each input or output affected by that affecting input (or output) with that same number.

If it is the complement of the internal logic state of the affecting input or output that does the affecting, then a bar is placed over the identifying numbers at the affected inputs or outputs (Figure 3).

If two affecting inputs or outputs have the same letter and same identifying number, they stand in an OR relationship to each other (Figure 6).




Figure 6. ORed Affecting Inputs

If the affected input or output requires a label to denote its function (e.g., "D"), this label will be *prefixed* by the identifying number of the affecting input (Figure 12).

If an input or output is affected by more than one affecting input, the identifying numbers of each of the affecting inputs will appear in the label of the affected one, separated by commas. The normal reading order of these numbers is the same as the sequence of the affecting relationships (Figure 12).

#### 4.4 V (OR) Dependency

The symbol denoting OR dependency is the letter V (Figure 7).

When a Vm input or output stands at its internal 1 state, all inputs and outputs affected by Vm stand at their internal 1 states. When the Vm input or output stands at its internal 0 state, all inputs and outputs affected by Vm stand at their normally defined internal logic states.




Figure 7. V (OR) Dependency



#### 4.5 N (Negate) (Exclusive-OR) Dependency

The symbol denoting negate dependency is the letter N (Figure 8). Each input or output affected by an Nm input or output stands in an Exclusive-OR relationship with the Nm input or output.

When an Nm input or output stands at its internal 1 state, the internal logic state of each input and each output affected by Nm is the complement of what it would otherwise be. When an Nm input or output stands at its internal 0 state, all inputs and outputs affected by Nm stand at their normally defined internal logic states.

$$a - \begin{bmatrix} N1 \\ 1 \end{bmatrix} = \begin{bmatrix} b \\ c \end{bmatrix} = \begin{bmatrix} b \\ c \end{bmatrix}$$
If  $a = 0$ , then  $c = b$ 
If  $a = 1$ , then  $c = \overline{b}$ 

Figure 8. N (Negate) (Exclusive-OR) Dependency

# 4.6 Z (Interconnection) Dependency

The symbol denoting interconnection dependency is the letter Z.

Interconnection dependency is used to indicate the existence of internal logic connections between inputs, outputs, internal inputs, and/or internal outputs.

The internal logic state of an input or output affected by a Zm input or output will be the same as the internal logic state of the Zm input or output, unless modified by additional dependency notation (Figure 9).




Figure 9. Z (Interconnection) Dependency

C

#### 4.7 X (Transmission) Dependency

The symbol denoting transmission dependency is the letter X.

Transmission dependency is used to indicate controlled bidirectional connections between affected input/output ports (Figure 10).

When an Xm input or output stands at its internal 1 state, all input-output ports affected by this Xm input or output are bidirectionally connected together and stand at the same internal logic state or analog signal level. When an Xm input or output stands at its internal 0 state, the connection associated with this set of dependency notation does not exist.




Figure 10. X (Transmission) Dependency

Although the transmission paths represented by X dependency are inherently bidirectional, use is not always made of this property. This is analogous to a piece of wire, which may be constrained to carry current in only one direction. If this is the case in a particular application, then the directional arrows shown in Figures 10 and 11 would be omitted.




Figure 11. Analog Data Selector (Multiplexer/Demultiplexer)

#### 4.8 C (Control) Dependency

The symbol denoting control dependency is the letter C.

Control inputs are usually used to enable or disable the data (D, J, K, R, or S) inputs of storage elements. They may take on their internal 1 states (be active) either statically or dynamically. In the latter case the dynamic input symbol is used as shown in the second example of Figure 12.

When a *Cm* input or output stands at its internal 1 state, the inputs affected by *Cm* have their normally defined effect on the function of the element, i.e., these inputs are enabled. When a *Cm* input or output stands at its internal 0 state, the inputs affected by *Cm* are disabled and have no effect on the function of the element.




Figure 12. C (Control) Dependency

#### 4.9 EN (Enable) Dependency

The symbol denoting enable dependency is the combination of letters EN.

An ENm input has the same effect on outputs as an EN input, see 3.3, but it affects only those outputs labeled with the identifying number m. It also affects those inputs labeled with the identifying number m. By contrast, an EN input affects all outputs and no inputs. The effect of an ENm input on an affected input is identical to that of a Cm input (Figure 13).




Figure 13. EN (Enable) Dependency

When an ENm input stands at its internal 1 state, the inputs affected by ENm have their normally defined effect on the function of the element and the outputs affected by this input stand at their normally defined internal logic states, i.e., these inputs and outputs are enabled.

When an ENm input stands at its internal 0 state, the inputs affected by ENm are disabled and have no effect on the function of the element, and the outputs affected by ENm are also disabled. Open-collector outputs are turned off, three-state outputs stand at their high-impedance state, and all other outputs (e.g., totem-pole outputs) stand at their internal 0 states.

#### 4.10 M (MODE) Dependency

The symbol denoting mode dependency is the letter M.

Mode dependency is used to indicate that the effects of particular inputs and outputs of an element depend on the mode in which the element is operating.


If an input or output has the same effect in different modes of operation, the identifying numbers of the relevant affecting Mm inputs will appear in the label of that affected input or output between parentheses and separated by solidi, e.g.,  $(1/2)CT = 0 \equiv 1CT = 0/2CT = 0$  where 1 and 2 refer to M1 and M2.

#### 4.10.1 M Dependency Affecting Inputs

M dependency affects inputs the same as C dependency. When an Mm input or Mm output stands at its internal 1 state, the inputs affected by this Mm input or Mm output have their normally defined effect on the function of the element, i.e., the inputs are enabled.

When an Mm input or Mm output stands at its internal 0 state, the inputs affected by this Mm input or Mm output have no effect on the function of the element. When an affected input has several sets of labels separated by solidi (e.g.,  $C4/2 \rightarrow /3 + )$ , any set in which the identifying number of the Mm input or Mm output appears has no effect and is to be ignored. This represents disabling of some of the functions of a multifunction input.

The circuit in Figure 14 has two inputs, **b** and **c**, that control which one of four modes (0, 1, 2, or 3) will exist at any time. Inputs **d**, **e**, and **f** are D inputs subject to dynamic control (clocking) by the **a** input. The numbers 1 and 2 are in the series chosen to indicate the modes so inputs **e** and **f** are only enabled in mode 1 (for parallel loading) and input **d** is only enabled in mode 2 (for serial loading). Note that input **a** has three functions. It is the clock for entering data. In mode 2, it causes right shifting of data, which means a shift away from the control block. In mode 3, it causes the contents of the register to be incremented by one count.



Note that all operations are synchronous.

In MODE 0 (b = 0, c = 0), the outputs remain at their existing states as none of the inputs has an effect.

In MODE 1 (b = 1, c = 0), parallel loading takes place thru inputs e and f.

In MODE 2 (b = 0, c = 1), shifting down and serial loading thru input d take place.

In MODE 3 (b = c = 1), counting up by increment of 1 per clock pulse takes place.

Figure 14. M (Mode) Dependency Affecting Inputs

#### 4.10.2 M Dependency Affecting Outputs

When an Mm input or Mm output stands at its internal 1 state, the affected outputs stand at their normally defined internal logic states, i.e., the outputs are enabled.

When an Mm input or Mm output stands at its internal 0 state, at each affected output any set of labels containing the identifying number of that Mm input or Mm output has no effect and is to be ignored. When an output has several different sets of labels separated by solidi (e.g., 2,4/3,5), only those sets in which the identifying number of this Mm input or Mm output appears are to be ignored.

Figure 15 shows a symbol for a device whose output can behave like either a 3-state output or an open-collector output depending on the signal applied to input  $\bf a$ . Mode 1 exists when input  $\bf a$  stands at its internal 1 state and, in that case, the three-state symbol applies and the open-element symbol has no effect. When  $\bf a=0$ , mode 1 does not exist so the three-state symbol has no effect and the open-element symbol applies.




Figure 15. Type of Output Determined by Mode

Table 5. Summary of Dependency Notation

TYPE OF DEPENDENCY	LETTER SYMBOL*	AFFECTING INPUT AT ITS 1-STATE	AFFECTING INPUT AT ITS 0-STATE
Control	C	Permits action	Prevents action
Enable	EN	Permits action	Prevents action  Prevents action of inputs  ♦ outputs turned off  ∇ outputs at external high impedance  Other outputs at internal 0 state
AND	G	Permits action	Imposes 0 state
Mode	М	Permits action (mode selected)	Prevents action (mode not selected)
Negate (Ex-NOR)	N	Complements state	No effect
OR	V	Imposes 1 state	Permits action
Transmission	X	Bidirectional connection exists	Bidirectional connection does not exist
Interconnection	Z	Imposes 1 state	Imposes 0 state

<sup>\*</sup>These letter symbols appear at the AFFECTING input (or output) and are followed by a number. Each input (or output)
AFFECTED by that input is labeled with that same number.

#### 5 Bistable Elements

The dynamic input symbol and dependency notation provide the tools to identify different types of bistable elements and make synchronous and asynchronous inputs easily recognizable (Figure 16).




Figure 16. Latches and Flip-Flops


Transparent latches have a level-operated control input. The D input is active as long as the C input is at its internal 1 state. The outputs respond immediately. Edge-triggered elements accept data from D, J, K, R, or S inputs on the active transition of C.

Notice that synchronous inputs can be readily recognized by their dependency labels (a number preceding the functional label, 1D in these examples) compared to the asynchronous inputs (S and R), which are not dependent on the C inputs. Of course if the set and reset inputs were dependent on the C inputs, their labels would be similarly modified (e.g., 1S, 1R).

# 6 Examples of Actual Device Symbols

The symbols explained in this section include some of the most complex in this book. These were chosen, not to discourage the reader, but to illustrate the amount of information that can be conveyed. It is likely that if one reads these explanations and follows them reasonably well, most of the other symbols will seem simple indeed. The explanations are intended to be independent of each other so they may seem somewhat repetitious. However each illustrates new principles. They are arranged more or less in the order of complexity.


### 6.1 UDN2841 High-Current Darlington Drivers



There are four identical sections. The emitters of the output transistors of the elements numbered 1 and 3 are connected together and share pins 4, 5, 12, and 13. The triangular qualifying symbol ( $\triangleright$ ) indicates amplification, the principal function of the device.

An extension of symbology used for analog devices has been used to show the output transistors. The emitter and collector terminals are lined up with the terminals to which they are connected.

# 6.2 SN75437 Quadruple Peripheral Driver




There are four identical sections. The symbology is complete for the first element; the absence of any symbology for the other elements indicates they are identical. The top two elements share a common output clamp, pin 2. This is shown to be a nonlogic connection by the superimposed X on the line. The function for this type of connection is indicated briefly and not necessarily exactly by a small amount of text within the symbol. The bottom two elements likewise share a common clamp.

Each element is shown to be an inverter with amplification (indicated by ▷). Taking TTL as a reference, this means that either the input is sensitive to lower level signals, or the output has greater drive capability than usual. The latter applies in this case. The output is shown by ② to be open collector.

All the outputs share a common EN input, pin 14. See Figure 2 for an explanation of the common control block. When EN=0 (pin 14 is low), the outputs, being open-collector types, are turned off and would be pulled high by an external pullup resistor.

C-17

### 6.3 TL607 Analog Switch with Enable




This device is basically two single-pole, single-throw (SPST) switches connected between pins 4 and 6 and pins 4 and 7. This is indicated using X (Transmission) dependency, which is explained in 4.7. When the internal input X2 stands at its 1-state, a bilateral connection exists between those points affected by X2: pins 4 and 7. The 1 at pins 4 and 6 means they are affected by X1; X1 must stand at the 1-state to establish a connection between them.

The numeral 3 in front of X1 and X2 indicates that both of these internal inputs are themselves affected

by affecting input number 3, which is G3. This is coincidently pin number 3. This means that both the active-high branch of pin 2 (X1) and the active-low branch (X2) are ANDed with pin 3. See 4.2 for an explanation of G (AND) dependency. If pin 3 is low, both X1 and X2 will be at the 0-state and both switches will be off. If pin 3 is high and pin 2 is high, X1 will be at the 1-state, X2 will be at the 0-state, and only the switch between pins 4 and 6 will be on. If pin 3 is high and pin 2 is low, X1 will be at the 0-state, X2 will be at the 1-state, and only the switch between pins 4 and 7 will be on.

#### 6.4 SN75128 8-Channel Line Receiver




There are eight identical sections. The symbology is complete for the first element; the absence of any symbology for the next three elements indicates they are identical. Likewise the symbology is complete for the fifth element; the absence of any symbology for the next three elements indicates they are identical to the fifth.

Each element is shown to be an inverter with amplification (indicated by  $\triangleright$ ). Taking TTL as a reference, this means that either the input is sensitive to lower level signals, or the output has greater drive capability than usual. The former applies in this case. Since neither the symbol for open-collector ( $\bigcirc$ ) or 3-state ( $\bigcirc$ ) outputs is shown, the outputs are of the totem-pole type.

The top four outputs are shown to be affected by affecting input number 1, which is EN1, meaning they will be enabled if EN1 = 1 (pin 1 is high). See 4.9 for an explanation of EN dependency. If pin 1 is low, EN1 = 0 and the affected outputs will go to their inactive (high) levels. Similarly, the lower four outputs are controlled by pin 11.

### 6.5 SN75122 Triple Line Receivers




There are two identical sections. The symbology is complete for the first section; the absence of any symbology for the next section indicates it is identical. Likewise the symbology is complete for the third section, which is similar, but not identical, to the first and second.

The top section may be considered to be an OR element ( $\geq$ 1) with two embedded ANDs (&), one of which has an active-low amplified input ( $\triangleright$ ) with hysteresis ( $\square$ ), pin 14. This is ANDed with pin 15 and the result is ORed with the AND of pins 1 and 2. The output of the OR, pin 13, is active-low.

The third section is identical to the first except that pin 12 has no input ANDed with it. Since neither the symbol for open-collector ( $\Delta$ ) or 3-state ( $\nabla$ ) outputs is shown, the outputs are of the totem-pole type.

#### 6.6 DS8831 Quad Single-Ended or Dual Differential Line Drivers




There are four similar elements in the array. Each element is shown to be noninverting with amplification (indicated by  $\triangleright$ ). Taking TTL as a reference, this means that either the input is sensitive to lower level signals or the output has greater drive capability than usual. The latter applies in this case. The outputs are shown by  $\triangledown$  to be of the 3-state type.

The top two outputs are shown to be affected by affecting input number 2, which is EN2, meaning they will be enabled if EN2 = 1. See 4.9 for an explanation of EN dependency. If EN2 = 0, the affected outputs will go to their high-impedance (off) states. EN2 is the output of an AND gate (indicated by &) whose active-low inputs are pins 1 and 2. Both pins 1 and 2 must be low to enable pins 3 and 5. Likewise both pins 14 and 15 must be low to enable pins 11 and 13 through EN3.

Input pins 6 and 10 are shown to be affected by affecting input number 1, which is N1, meaning they will be negated if N1 = 1. See 4.5 for an explanation of N (negate or exclusive-OR) dependency. If N1 = 0, the input signals are not negated. N1 is the output of an OR gate (indicated by  $\geq$ 1) whose active-high inputs are pins 7 and 9. Thus if either of these pins are high, then the second and third elements become inverters.

# 6.7 SN75113 Differential Line Drivers with Split 3-State Outputs




There are two similar elements in the array. The first is a 2-input AND element (indicated by &); the second has only a single input. Both elements are shown to have special amplification (indicated by D). Taking TTL as a reference, this means that either the input is sensitive to lower level signals, or the output has greater drive capability than usual. The latter applies in this case.

Each element has four outputs. Pins 4 and 3 are a pair consisting of one open-emitter output (  $\bigcirc$  ) and one open-collector output (  $\bigcirc$  ). Relative to the AND function, both are active high. Pins 1 and 2 are a similar pair but relative to the AND function, both are active low. All outputs of a single, unsubdivided element always have identical internal logic states determined by the function of the element except when otherwise indicated by an associated symbol or label inside the element. Here there is no such contrary indication. All four outputs are shown to be affected by affecting input number 1, which is EN1,

meaning they will all be enabled if EN1 = 1. See 4.9 for an explanation of EN dependency. If EN1 = 0, all the affected outputs will be turned off. EN1 is the output of an AND gate (indicated by &) whose active-high inputs are pins 7 and 9. Both pins 7 and 9 must be high to enable the outputs of the top element. Assuming they are enabled and that pins 5 and 6 are both high, the internal state of all four outputs will be a 1. Pins 4 and 3 will both be high, pins 1 and 2 will both be low. The part is designed so that pins 3 and 4 may be connected together creating an active-high 3-state output. Likewise pins 1 and 2 may be connected together to create an active-low 3-state output.

All that has been said about the first element regarding its outputs and their enable inputs also applies to the second element. Pins 9 and 10 are the enable inputs in this case.

#### 6.8 SN75163B Octal General-Purpose Interface Bus Transceiver




There are eight I/O ports on each side, pins 2 through 9 and 12 through 19. There are eight identical channels. The symbology is complete for the first channel; the absence of any symbology for the other channels indicates they are identical. The eight bidirectional channels each have amplification from left to right, that is, the outputs on the right have increased drive capability (indicated by D), and the inputs on the right all have hysteresis (indicated by T).

The outputs on the left are shown to be 3-state outputs by the  $\nabla$ . They are also shown to be affected by affecting input number 4, which is EN4, meaning they will be enabled if EN4  $\stackrel{.}{=}$  1 (pin 1 is low). See 4.9 for an explanation of EN dependency. If EN4  $\stackrel{.}{=}$  0 (pin 1 is high), the affected outputs will go to their high-impedance (off) states.

The labeling at pin 2, which applies to all the outputs on the right, is unusual because the outputs themselves have an unusual feature. The label includes both the symbol for a 3-state output ( $\nabla$ ) and for an open-collector output ( $\Omega$ ), separated by a slash indicating that these are alternatives.

The symbol for the 3-state output is shown to be affected by affecting input number 1, which is M1, meaning the  $\nabla$  label is valid when M1 = 1 (pin 11 is high), but is to be ignored when M1 = 0 (pin 11 is low). See 4.10 for an explanation of M (mode) dependency. Likewise the symbol for the open-collector output is shown to be affected by affecting input number 2, which is M2, meaning the  $\Omega$  label is valid when M2 = 1 (pin 11 is low), but is to be ignored when M2 = 0 (pin 11 is high). These labels are enclosed in parentheses (used as in algebra); the numeral 3 indicates that in either case the output is affected by EN3. Thus the right-hand outputs will be off if pin 1 is low. It can now be seen that pin 1 is the direction control and pin 11 is used to determine whether the outputs are of the 3-state or open-collector variety.

#### 6.9 SN75161B Octal IEEE Std 488 Interface Bus Transceiver



There are eight I/O ports on each side, pins 2 through 9 and 12 through 19. Pin 13 is not only an I/O port; the line running into the common-control block (see Figure 2) indicates that it also has control functions. Pins 1 and 11 are also controls. The eight bidirectional channels each have amplification from left to right, that is, the outputs on the right have increased drive capability (indicated by  $\triangleright$ ), and the inputs on the right all have hysteresis (indicated by  $\square$ ). All of the outputs are shown to be of the 3-state type by the  $\nabla$  symbol except for the outputs at pins 9, 4, and 5, which are shown to have passive pullups by the  $\bigcirc$  symbol.


Starting with a typical I/O port, pin 18, the output portion is identified by an arrow indicating right-to-left signal flow and the three-state output symbol ( $\nabla$ ). This output is shown to be affected by affecting input number 1, which is EN1, meaning it will be enabled as an output if EN1 = 1 (pin 11 is high). See 4.9 for an explanation of EN dependency. If pin 11 is low, EN1 = 0 and the output at pin 18

will be in its high-impedance (off) state. This also applies to the 3-state outputs at pins 13 and 19 and to the passive-pullup output at pin 9. On the other hand, the outputs at pins 8, 2, 3, and 12 all are affected by the complement of EN1. This is indicated by the bar over the 1 at each of those outputs. They are enabled only when pin 11 is low. Thus one function of pin 11 is to serve as direction control for the first, third, fourth, and fifth channels.

Similarly it can be seen that pin 1 serves as direction control for the sixth, seventh, and eighth channels. If pin 1 is high, transmission will be from left to right in the sixth channel, right to left in the seventh and eighth. These transmissions are reversed if pin 1 is low.

The direction control for the second channel, EN3, is more complex. EN3 is the output of an OR ( $\geq$ 1) function. One of the inputs to this OR is the active-high signal on pin 13. This signal is shown to be affected at the input to the OR gate by affecting input number 5, which is G5, meaning that pin 13 is ANDed with pin 1 before entering the OR gate. See 4.2 for an explanation of G (AND) dependency. The other input to the OR is the active-low signal on pin 13. This signal is ANDed with the complement of pin 11 before entering the OR gate. This is indicated by the G4 at pin 1 and the 4 with a bar over it at pin 13. Thus for EN3 to stand at the 1 state, which would enable transmission from pin 14 to pin 7, both pins 13 and 1 must be high or both pins 13 and 11 must be low.

### 6.10 SN5520 Dual-Channel Sense Amplifier with Complementary Outputs



There are two input channels. The symbology is complete for the first channel; the absense of any symbology for the second channel indicates it is identical.


The square bracket around the input lines connected to pins 2 and 3 shows they constitute a single input pair. The +/- by one line and the -/+ by the other indicate that these are differential inputs, and in this case, only the magnitude and not the polarity of the applied voltage affects the device. The differential inputs connected to pins 5 and 4 supply the reference voltage for both channels; see Figure 2 for an explanation of the common-control block. The differential input of each channel constitutes one input of an AND gate (indicated by &). The other input to the AND gate is pin 15 or 11. The outputs of the two AND gates go to an OR gate (indicated

by  $\geq$ 1). Pin 14 is also an input to this OR gate and is shown by the  $\searrow$  symbol to be active when low. Thus if a voltage greater in magnitude than  $V_{ref}$  is applied to either channel along with a high-level voltage to the respective "S" input, or if pin 14 is low, then the output at pin 13 will be high.

Pin 12 is shown to be the complement of pin 13 except that pin 12 is shown by its label "1" to also be affected by pin 10 (G1) in an AND relationship. See 4.2 for an explanation of G (AND) dependency. Thus if pin 10 is low, it imposes the internal 0 state or external high level on pin 12.

Pins 5, 4, and 1 are all shown to be nonlogic connections by the small X superimposed on those lines. The function of such a connection is indicated briefly and not necessarily very exactly by a small amount of text within the symbol. Pin 1 is a connection for an external capacitor. The function of pins 5 and 4 was explained above.

### 6.11 SN75500E AC Plasma Display Driver with CMOS-Compatible Inputs



The heart of this device and its symbol is an 8-bit shift register. It has a single D input, pin 2, which is shown to be affected by affecting input number 9, which is C9, meaning it will be enabled if C9 = 1. See 4.8 for an explanation of C dependency and 5.0 for a discussion of bistable elements. Since the C input is dynamic, the storage elements are edge-triggered flip-flops. While C9 = 1, which in this case will occur on the transition of pin 3 from low to high, the state of the D input will be stored. Pin 2 is shown to be active low so to store a 1, pin 2 must be low.

In addition to controlling the D input, pin 3 is shown by  $/\rightarrow$  to have an additional function. As pin 3 goes from low to high, data stored in the shift register is shifted one position. The right-pointing arrow means that the data is shifted away from the control block (down).


On the right side of the symbol an abbreviation technique has been used that is practical only when

the internal labels and the pin numbers are both consecutive. Thus it should be clear that the input of the element whose output is pin 5 is affected by affecting input number 2, just as the input of the element whose output is pin 4 is affected by affecting input number 1. Affecting inputs 1 through 8 are Z inputs (Z1 through Z8), which means their signals are transerred directly to the output elements. See 4.6 for an explanation of Z dependency.

The inputs of the 32 implicitly shown output elements are also shown to be affected by affecting inputs numbers 11, 12, 13, and 14 in four blocks of eight each. These inputs will be found in the common control block preceded by a letter G and a brace. The brace is called the binary grouping symbol. It is equivalent to a decoder with outputs in this case driving four G inputs (G11, G12, G13, and G14). The weights of the inputs to the coder are shown to be  $2^0$  and  $2^1$  for pins 1 and 39, respectively. The decoder has four outputs corresponding to the four possible sums of the weights of the activated decoder inputs. If pins 1 and 39 are both low, the sum of the weights = 0 and G11 = 1. If pin 1 is low while pin 39 is high, the sum = 2 and G13 = 1 and so forth. G indicates AND dependency, see 4.2. Only one of the four affecting G inputs at a time can take on the 1 state. The block of eight output elements affected by that G input are enabled; the 0 state is imposed on the other 24 output elements and externally those output pins are low.

Because of their high-current, high-voltage characteristics, the outputs are labeled with the amplification symbol  $\mathbf{D}$ . All the outputs share a common EN input, pin 38. See Figure 2 for an explanation of the common control block. When EN = 0 (pin 38 is high), the outputs take on their internal 0 states. Being active high, that means they are forced low.

#### 6.12 SN75551 Electroluminescent Row Driver with CMOS-Compatible Inputs



The heart of this device and its symbol is a 32-bit shift register. It has a single D input, pin 24, which is shown to be affected by affecting input number 1, which is C1, meaning it will be enabled if C1 = 1. See 4.8 for an explanation of C dependency and 5.0 for a discussion of bistable elements. Since the C input is dynamic, the storage elements are edge-triggered flip-flops. While C1 = 1, which in this case will occur on the transition of pin 20 from high to low, the state of the D input will be stored. Pin 24 is shown to be active high so to store a 1, pin 24 must be high.

In addition to controlling the D input, pin 20 is shown by /→ to have an additional function. As pin 20 goes from high to low, data stored in the shift register is shifted one position. The

right-pointing arrow means that the data is shifted away from the control block (down). The internal inputs of the output buffers are all shown to be affected by affecting inputs 2 and 3. Affecting input 2 is G2, meaning that pin 19 is ANDed with each of the internal register outputs, which are the buffer inputs. If pin 19 is high, the affected buffer inputs are enabled. If pin 19 is low, the 0 state is imposed on the affected buffer inputs. See 4.2 for an explanation of G (AND) dependency. Affecting input 3 is V3, meaning that pin 23 (active low) is ORed with each of the internal register outputs. If pin 23 is high, V3 = 0 and the affected buffer inputs are enabled. If pin 23 is low, V3 = 1 and the 1 state is imposed on the affected buffer inputs. See 4.4 for an explanation of V (OR) dependency. The effect of V3 is taken into account after that of G2 because of the order in which the labels appear. This means that the imposition of the 1 state on the internal buffer inputs by pin 23 would take precedence over the imposition of the 0 state by pin 19 in case both inputs were active. Pin 18 is shown to be an output directly from the thirty-second stage of the shift register. Pins 19 and 23 do not affect this output.

An abbreviation technique has been used for the shift register elements and associated the output lines. This technique is practical only when the pin numbers and pin names are both consecutive.

The symbol  $\triangle$  designates an n-p-n open-collector or similar output. In this device, the outputs are actually open-drain n-channel field-effect transistors. Instead of being grounded, the sources of these transistors are all connected to pin 21. This pin is used as an input to control the output voltage.



# TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 929-1521; San Diego (619) 278-9601; Santa Clara (408) 990-9000; Torrance (213) 217-700; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550.

MARYLAND: Baltimore (301) 944-8600

MASSACHUSETTS: Waltham (617) 895-9100. MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Ft. Washington (215) 643-6450.

PUERTO RICO: Hato Rey (809) 753-8700

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfay (703) 849-1400

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 335-8392.

# TI Regional **Technology Centers**

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220.

GEORGIA: Norcross (404) 662-7945

ILLINOIS: Arlington Heights (312) 640-2909. MASSACHUSETTS: Waltham (617) 895-9197.

TEXAS: Richardson (214) 680-5066

CANADA: Nepean, Ontario (613) 726-1970

# Customer Response Center

TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

#### TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics General Radio Supply Company

Graham Electronic Hall-Mark Electronics Kierulff Electronics Marshall Industries

Milgray Electronics Newark Electronics Schweber Flectronics Time Electronics

Wyle Laboratories Zeus Component, Inc. (Military)

#### TI AUTHORIZED DISTRIBUTORS IN CANADA

**Arrow Electronics Canada Future Electronics** 

#### TI AUTHORIZED DISTRIBUTORS IN USA

OBSOLETE PRODUCT ONLY-Rochester Electronics, Inc. Newburyport, Massachusetts (617) 462-9332

ALABAMA: Arrow (205) 837-6955; Hall-Mark (205) 837-8700; Kierulff (205) 883-6070; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow (602) 968-4800; Hall-Mark (602) 437-1200; Kierulff (602) 437-0750; Marshall (602) 968-6181; Schweber (602) 997-4874; Wyle (602) 866-2888.

Wyle (602) 866-2888.

CALIFORNIA: Los Angeles/Orange County: Arrow (816); 701-7500, (714) 838-5422; 1all-Mark (818) 716-7300, (714) 838-5420; 1213-217-8406; Klerulff (217) 225-0325, (714) 731-5711, Marshall (618) 407-0101, (818) 442-7204, (714) 458-5395; Schweber (818) 999-4702; (714) 858-0320; (213) 327-8409; Wyle (213) 322-8100, (818) 849-001, (714) 858-9595; Zeus (714) 632-6880; Sacramento: Hail-Mark (916) 722-8600; Marshall (618) 636-9700; Schweber (916) 929-9732; Wyle (916) 638-5200; Schweber (916) 929-9732; Wyle (916) 638-5208; Schweber (916) 929-9732; Wyle (916) 638-5208; Schweber (916) 929-9732; Wyle (916) 638-5208; Schweber (916) 929-9732; Wyle (916) 638-5208; Schweber (916) 929-9732; Wyle (916) 638-5208; Schweber (916) 949-948-2112; Marshall (619) 7878-9600; Schweber (619) 450-0454; Wyle (619) 555-9171; San Francisco Bay Area: Arrow (408) 745-6600;

Wyle (619) 555-9171; San Francisco Bay Area: Arrow (408) 745-6600; (415) 487-4600; Hall-Mark (408) 946-0900; Kierulff (408) 971-2800; Marshall (408) 943-4600; Schweber (408) 946-7171; Wyle (408) 727-2500; Zeus (408) 998-5121.

COLORADO: Arrow (303) 696-1111; Hall-Mark (303) 790-1662; Kierulff (303) 790-4444; Marshall (303) 451-8444; Schweber (303) 799-0258; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741; Hall-Mark (203) 269-0100; Kierulff (203) 265-1115; Marshall (203) 285-3822; Milgray (203) 795-0714; Schweber (203) 748-7080.

FLORIDA: FL Lauderdale: Arrow (305) 429-8200; Hall-Mark (305) 971-9280; Kierulff (305) 486-4004; Marshall (305) 982-8661; Sokweber (305) 977-7511; Orlando: Arrow (305) 725-1480; Hall-Mark (305) 855-4020; Marshall (305) 841-1878; Milgray (305) 647-6747; Schweber (305) 331-7555; Zeus (305) 365-3000; Tsampa: Arrow (813) 756-8995; Tampa: Arrow (813) 576-8995; Mall-Mark (813) 576-1966.

GEORGIA: Arrow (404) 449-8252; Hall-Mark (404) 447-8000; Kierulff (404) 447-5252; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow (312) 397-3440; Hall-Mark (312) 860-3800; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.



INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2921.

MARYLAND: Arrow (301) 995-0003; Hall-Mark (301) 988-9800; Kierulff (301) 840-9155; Milgray (301) 995-6189; Marshall (301) 840-9450; Schweber (301) 840-9900; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow (617) 933-8130; Hall-Mark (617) 667-0902; Klerulff (617) 667-8331; Marshall (617) 668-0810; Schweber (617) 275-5100, (617) 657-0760; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Hall-Mark (612) 941-2600; Kierulff (612) 941-7500; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow (314) 567-6888; Hall-Mark (314) 291-5350; Kierulff (314) 997-4956; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000: General Radio (609) 964-8560; Hall-Mark (201) 575-4415, (609) 235-1900; Kierulff (201) 575-6750, (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010; Schweber (201) 227-7880.

NEW MEXICO: Arrow (505) 243-4566 NEW YORK: Long Island: Arrow (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2053; Milgray (516) 420-9800; Schweber (516) 334-7474; Zeus (914) 937-7400; Rachester: Arrow (716) 427-0300; Marshall (716) 235-7820; Schweber (716) 424-2222. Syracuse: Marshall (607) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Kierulff (919) 872-8410; Marshall (919) 878-9882; Schweber (919) 876-0000.

OHIO: Cleveland: Arrow (216) 248-3990: Hall-Mark (216) 349-632; Kierulff (216) 831-522; Marshall (216) 248-1788; Schweber (216) 464-2970. Columbus: Arrow (614) 885-8362; Hall-Mark (614) 886-3313; Dayton: Arrow (513) 435-5563; Graham (513) 435-8668; Kierulff (513) 439-0045; Marshall (613) 238-8068; Schweber (613) 439-1800.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537; Schweber (918) 622-8000.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037; Schweber (215) 441-0600, (412) 782-1600.

scnweber (21b) 441-0800, (412) 782-1600. TEXAS: Austin: Arrow (512) 835-4180; Hall-Mark (512) 258-8848; Kierulff (512) 835-2090; Marshall (512) 807-1391; Schweber (512) 458-8253; Dallas: Arrow (512) 380-646; Hall-Mark (214) 553-4300; Kierulff (214) 343-2400; Marshall (214) 235-200; Schweber (214) 661-5010; Wyle (214) 235-2905; Schweber (214) 661-5010; Houston: Arrow (713) 530-4700; Hall-Mark (713) 781-6100; Kierulff (713) 530-7030. Marshall (713) 895-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.

UTAH: Arrow (801) 972-0404; Hall-Mark (801) 972-1008; Kierulff (801) 973-6913; Marshall (801) 485-1551; Wyle (801) 974-9953;

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Hall-Mark (414) 797-7844; Kierulff (414) 784-8160; Marshall (414) 797-8400; Schweber (414) 784-9020.

Marshall (14) / 97-40U. Schweler (14) / 26-CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; Quebec City: Arrow Canada (418) 687-4231; Future (613) 820-8313; Future (613) 687-6721; Future (416) 681-67220; Vancouver: Future (604) 294-1166 Winnipeg: Future (604) 339-0554

BR

