

TMC2010

Preliminary Information



CMOS Multiplier-Accumulator

16 X 16 bit, 160ns

The TMC2010 is a high-speed 16 x 16 bit parallel multiplier-accumulator which operates at a 160 nanosecond cycle time (more than 6MHz multiply-accumulate rate). The input data may be specified as two's complement or unsigned magnitude, yielding a full-precision 32-bit product. Products may be accumulated to a 35-bit result.

Individually clocked input and output registers are provided to maximize system throughput and simplify bus interfacing. These registers are positive-edge-triggered D-type flip-flops. The result is divided into a three bit eXTended Product (XTP), a sixteen bit Most Significant Product (MSP), and a sixteen bit Least Significant Product (LSP). Individual three-state output ports are provided for the XTP and the MSP; the LSP is multiplexed with the Y input. The output register can be preloaded directly via the output ports.

Built with TRW's state-of-the-art 2-micron CMOS process, the TMC2010 is pin and function compatible with the industry standard TDC1010 and operates with the same speed at one-sixth or less power dissipation, depending on the multiply-accumulate rate.


Features

- Low Power Consumption CMOS Process
- Pin And Function Compatible With TRW TDC1010
- 160ns Multiply-Accumulate Time (Worst Case)
- 16 x 16 Bit Parallel Multiplication With Accumulation To 35-Bit Result
- Selectable Accumulation, Subtraction, Rounding, And Preloading
- All Inputs And Outputs Are Registered TTL Compatible
- Three-State Output
- Two's Complement Or Unsigned Magnitude Operation
- Single +5V Power Supply
- Available In 64 Lead DIP, 68 Contact Chip Carrier Or 68 Leaded Chip Carrier

Applications

- Array Processors
- Video Processors
- Radar Signal Processors
- FFT Processors
- General Purpose Digital Signal Processors
- Microcomputer/Minicomputer Accelerators

Functional Block Diagram




LSI Products Division
TRW Electronic Components Group
P.O. Box 2472
La Jolla, CA 92038


Phone: (619) 457-1000
Telex: 697-957
TWX: 910-335-1571

© TRW Inc. 1984
40G01150 Rev. C-3/84
Printed in the U.S.A.


Functional Block Diagram



Pin Assignments



64 Lead DIP - J3 Package



68 Contact Or Leaded Chip Carrier - C1, L1 Package

Functional Description

General Information

The TMC2010 consists of four functional sections: Input registers, an asynchronous multiplier array, an adder, and output registers. The input registers store the two 16-bit numbers which are to be multiplied, and the control lines which control the input numerical format (two's complement or unsigned magnitude), output rounding, accumulation, and subtraction. The round control is used when a single-word output is desired. Each number is independently stored, simplifying multiplication by a constant. The output registers can be preloaded with a constant to provide the sum of

products plus a constant. The asynchronous multiplier array is a network of AND gates and adders, which has been designed to handle two's complement or unsigned magnitude numbers. The output registers hold the product as two 16-bit words and one 3-bit word: the Most Significant Product (MSP), the Least Significant Product (LSP), and the eXTended Product (XTP). Three-state output drivers permit the TMC2010 to be used on a bus, or allow the outputs to be multiplexed over the same 16-bit output lines. The Least Significant Product (LSP) is multiplexed with the Y input.

Power

The TMC2010 operates from a single +5 Volt supply. All power and ground lines must be connected.

Name	Function	Value	J3 Package	C1, L1 Package
V _{DD}	Positive Supply Voltage	+5.0V	Pin 49	Pins 17, 18, 19, 20
GND	Ground	0.0V	Pin 16	Pins 53, 54

Data Inputs

The TMC2010 has two 16-bit two's complement or unsigned magnitude data inputs, labeled X and Y. The Most Significant Bits (MSBs), denoted X₁₅ and Y₁₅, carry the sign information for the two's complement notation. The remaining bits are denoted X₁₄ through X₀ and Y₁₄ through Y₀ (with X₀ and Y₀ the Least Significant Bits). Data present at the X and Y inputs

is clocked into the input registers at the rising edge of the appropriate clock. The input and output formats for fractional two's complement notation, fractional unsigned magnitude notation, integer two's complement notation, and integer unsigned magnitude notation are shown in Figures 1 through 4, respectively.

Name	Function	Value	J3 Package	C1, L1 Package
X ₁₅	X Data MSB	TTL	Pin 56	Pin 10
X ₁₄		TTL	Pin 57	Pin 9
X ₁₃		TTL	Pin 58	Pin 8
X ₁₂		TTL	Pin 59	Pin 7
X ₁₁		TTL	Pin 60	Pin 6
X ₁₀		TTL	Pin 61	Pin 5
X ₉		TTL	Pin 62	Pin 4
X ₈		TTL	Pin 63	Pin 3
X ₇		TTL	Pin 64	Pin 2
X ₆		TTL	Pin 1	Pin 1
X ₅		TTL	Pin 2	Pin 68
X ₄		TTL	Pin 3	Pin 67
X ₃		TTL	Pin 4	Pin 66
X ₂		TTL	Pin 5	Pin 65
X ₁		TTL	Pin 6	Pin 64
X ₀	X Data LSB	TTL	Pin 7	Pin 63

Data Inputs (Cont.)

Name	Function	Value	J3 Package	C1, L1 Package
Y ₁₅	Y Data MSB	TTL	Pin 24	Pin 45
Y ₁₄		TTL	Pin 23	Pin 46
Y ₁₃		TTL	Pin 22	Pin 47
Y ₁₂		TTL	Pin 21	Pin 48
Y ₁₁		TTL	Pin 20	Pin 49
Y ₁₀		TTL	Pin 19	Pin 50
Y ₉		TTL	Pin 18	Pin 51
Y ₈		TTL	Pin 17	Pin 52
Y ₇		TTL	Pin 15	Pin 55
Y ₆		TTL	Pin 14	Pin 56
Y ₅		TTL	Pin 13	Pin 57
Y ₄		TTL	Pin 12	Pin 58
Y ₃		TTL	Pin 11	Pin 59
Y ₂		TTL	Pin 10	Pin 60
Y ₁	TTL	Pin 9	Pin 61	
Y ₀	Y Data LSB	TTL	Pin 8	Pin 62

Data Outputs

The TMC2010 has a 35-bit two's complement or unsigned magnitude result that is the sum of the products of the two input data values and the previous products which have been accumulated. The output is divided into two 16-bit output words, the Most Significant Product (MSP) and Least Significant Product (LSP), and one 3-bit output word, the

eXTended Product (XTP). The Most Significant Bit (MSB) of the XTP is the sign bit if two's complement notation is used. The input and output formats for fractional two's complement notation, fractional unsigned magnitude notation, integer two's complement notation, and integer unsigned magnitude notation are shown in Figures 1 through 4, respectively.

Name	Function	Value	J3 Package	C1, L1 Package
P ₃₄	Product MSB	TTL	Pin 43	Pin 26
P ₃₃		TTL	Pin 42	Pin 27
P ₃₂		TTL	Pin 41	Pin 28
P ₃₁		TTL	Pin 40	Pin 29
P ₃₀		TTL	Pin 39	Pin 30
P ₂₉		TTL	Pin 38	Pin 31
P ₂₈		TTL	Pin 37	Pin 32
P ₂₇		TTL	Pin 36	Pin 33
P ₂₆		TTL	Pin 35	Pin 34
P ₂₅		TTL	Pin 34	Pin 35
P ₂₄		TTL	Pin 33	Pin 36
P ₂₃		TTL	Pin 32	Pin 37
P ₂₂		TTL	Pin 31	Pin 38
P ₂₁		TTL	Pin 30	Pin 39
P ₂₀		TTL	Pin 29	Pin 40
P ₁₉		TTL	Pin 28	Pin 41
P ₁₈		TTL	Pin 27	Pin 42
P ₁₇		TTL	Pin 26	Pin 43
P ₁₆		TTL	Pin 25	Pin 44

Data Outputs (Cont.)

Name	Function	Value	J3 Package	C1, L1 Package
P ₁₅		TTL	Pin 24	Pin 45
P ₁₄		TTL	Pin 23	Pin 46
P ₁₃		TTL	Pin 22	Pin 47
P ₁₂		TTL	Pin 21	Pin 48
P ₁₁		TTL	Pin 20	Pin 49
P ₁₀		TTL	Pin 19	Pin 50
P ₉		TTL	Pin 18	Pin 51
P ₈		TTL	Pin 17	Pin 52
P ₇		TTL	Pin 15	Pin 55
P ₆		TTL	Pin 14	Pin 56
P ₅		TTL	Pin 13	Pin 57
P ₄		TTL	Pin 12	Pin 58
P ₃		TTL	Pin 11	Pin 59
P ₂		TTL	Pin 10	Pin 60
P ₁		TTL	Pin 9	Pin 61
P ₀	Product LSB	TTL	Pin 8	Pin 62

Clocks

The TMC2010 has three clock lines, one for each of the input registers and one for the product register. Data present at the inputs of these registers is loaded into the registers at the rising edge of the appropriate clock. The Round (RND), Two's Complement (TC), ACCumulate (ACC), and SUBtract (SUB) inputs are registered, with all four bits clocked in at the rising

edge of the logical OR of both CLK X and CLK Y. Special attention to the clock signals is required if normally HIGH clock signals are used. Problems with the loading of these four control signals can be avoided by the use of normally LOW clocks.

G

Name	Function	Value	J3 Package	C1, L1 Package
CLK X	Clock Input Data X	TTL	Pin 51	Pin 15
CLK Y	Clock Input Data Y	TTL	Pin 50	Pin 16
CLK P	Clock Product Register	TTL	Pin 44	Pin 25

Controls

The TMC2010 has eight control lines. TSX, TSM, and TSL are three-state enable lines for the XTP, the MSP, and the LSP respectively. The output driver is in the high-impedance state when TSX, TSM, or TSL is HIGH, and enabled when the appropriate control is LOW.

PRELoad (PREL) is an active-HIGH control which has several effects when active (see Table 1). First, all output buffers are forced into the high-impedance state. Second, when any or all of TSX, TSM, and TSL are also HIGH, external data present at the output pins will be preloaded into the corresponding section of the output register on the rising edge of CLK P. Normal data setup and hold times apply both to the logical AND of PREL and the relevant three-state control (TSX, TSM, TSL), and to the data being preloaded. These setup and hold times are with respect to the rising edge of CLK P.

RouND (RND) controls the addition of a 1 to the MSB of the LSP for rounding. When RND is HIGH, a 1 is added to the MSB of the LSP for rounding the product in the MSP and XTP (if appropriate) rather than truncating it.

Two's Complement (TC) controls how the device interprets data on the X and Y inputs. TC HIGH makes both inputs two's complement inputs, while TC LOW makes both inputs magnitude only inputs.

When ACCumulate (ACC) is HIGH, the content of the output register is added to or subtracted from the next product generated, and their sum is stored back into the output registers at the next rising edge of CLK P. When ACC is LOW, multiplication without accumulation is performed, and the next product generated is stored into the output registers directly. This operation is used for the first term in a summation to avoid a separate "clear" operation.

The SUBtract (SUB) control is used in conjunction with the ACC control. When both the ACC and SUB controls are HIGH, the content of the output register is subtracted from the next product generated and the difference is stored back into the output register. Note that the previous output is subtracted from the product, not the product from the previous output.

The RND, TC, ACC, and SUB inputs are registered, with all four bits clocked in at the rising edge of the logical OR of both CLK X and CLK Y. Special attention to the clock signals is required if normally HIGH clock signals are used. Problems with the loading of these four control signals can be avoided by the use of normally LOW clocks.

Name	Function	Value	J3 Package	C1, L1 Package
TSX	XTP Three-State Control	TTL	Pin 47	Pin 22
TSM	MSP Three-State Control	TTL	Pin 45	Pin 24
TSL	LSP Three-State Control	TTL	Pin 55	Pin 11
PREL	Preload Control	TTL	Pin 46	Pin 23
RND	Round Control Bit	TTL	Pin 54	Pin 12
TC	Two's Complement Control	TTL	Pin 48	Pin 21
ACC	Accumulate Control	TTL	Pin 52	Pin 14
SUB	Subtract Control	TTL	Pin 53	Pin 13

Figure 1. Fractional Two's Complement Notation




Figure 2. Fractional Unsigned Magnitude Notation




Figure 3. Integer Two's Complement Notation





Figure 4. Integer Unsigned Magnitude Notation



Absolute maximum ratings (beyond which the device will be damaged)¹

Supply Voltage	-0.5 to +7.0V
Input Voltage	-0.5 to (V _{DD} +0.5V)
Output	
Applied voltage	-0.5 to (V _{DD} +0.5V) ²
Forced current	-1.0 to +8.0mA ^{3,4}
Short-circuit duration (single output in high state to ground)	1 sec
Temperature	
Operating, case	-60 to +130°C
junction	175°C
Lead, soldering (10 seconds)	300°C
Storage	-65 to +150°C

Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.

Operating conditions

Parameter		Temperature Range			Units
		Standard			
		Min	Nom	Max	
V _{DD}	Supply Voltage	4.75	5.0	5.25	V
t _{PW}	Clock Pulse Width	25			ns
t _S	Input Setup Time	25			ns
t _H	Input Hold Time	3			ns
V _{IL}	Input Voltage, Logic Low			0.8	V
V _{IH}	Input Voltage, Logic High	2.0			V
I _{OL}	Output Current, Logic Low			8.0	mA
I _{OH}	Output Current, Logic High			-4.0	mA
T _A	Ambient Temperature, Still Air	0		70	°C

Electrical characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range		Units
		Standard		
		Min	Max	
I_{DD} Quiescent	$V_{DD} = 5.0V, V_{IN} = 0V$ TSL, TSM, TSX - 5.0V		1	mA
Supply Current	$V_{DD} = 5.0V, F = 6MHz$ TSL, TSM, TSX - 5.0V		40	mA
Supply Current	$V_{DD} = 5.0V, F = 6MHz$ TSL, TSM, TSX - 0V Load - Load 1		120	mA
I_{IL} Input Current, Logic Low ¹	$V_{DD} = MAX, V_I = 0.5V$	-75	+75	μA
I_{IH} Input Current, Logic High ¹	$V_{DD} = MAX, V_I = 2.4V$	-75	+75	μA
I_I Input Current, Max Input V	$V_{DD} = MAX, V_I = V_{DD}$		200	μA
V_{OL} Output Voltage, Logic Low	$V_{DD} = MIN, I_{OL} = MAX$		0.4	V
V_{OH} Output Voltage, Logic High	$V_{DD} = MIN, I_{OH} = MAX$	2.4		V
I_{OS} Short-Circuit Output Current	$V_{DD} = MAX$, Output high, one pin to ground, one second duration max		-100	mA
C_I Input Capacitance	$T_A = 25^\circ C, F = 1MHz$		15	pF
C_O Output Capacitance	$T_A = 25^\circ C, F = 1MHz$		15	pF

Note:

1. These values are also valid for outputs in high-impedance state.

Switching characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range		Units
		Standard		
		Min	Max	
t_{MA} Multiply-Accumulate Time	$V_{DD} = MIN$, Load 1		160	ns
t_D Output Delay	$V_{DD} = MIN$, Load 1		45	ns
t_{ENA} Three-State Output Enable Delay	$V_{DD} = MIN$, Load 1		40	ns
t_{DIS} Three-State Output Disable Delay	$V_{DD} = MIN$, Load 2		35	ns

Figure 5. Timing Diagram




Figure 6. Equivalent Input Circuit




Figure 7. Equivalent Output Circuit




Figure 8. Test Load





Figure 9. Three-State Delay Test Load



Preload Truth Table 1

PREL ¹	TSX ¹	TSM ¹	TSL ¹	XTP	MSP	LSP
L	L	L	L	Register → Output pin	Register → Output pin	Register → Output pin
L	L	L	H	Register → Output pin	Register → Output pin	Hi-Z
L	L	H	L	Register → Output pin	Hi-Z	Register → Output pin
L	L	H	H	Register → Output pin	Hi-Z	Hi-Z
L	H	L	L	Hi-Z	Register → Output pin	Register → Output pin
L	H	L	H	Hi-Z	Register → Output pin	Hi-Z
L	H	H	L	Hi-Z	Hi-Z	Register → Output pin
L	H	H	H	Hi-Z	Hi-Z	Hi-Z
H ²	L	L	L	Hi-Z	Hi-Z	Hi-Z
H ²	L	L	H	Hi-Z	Hi-Z	Hi-Z Preload
H ²	L	H	L	Hi-Z	Hi-Z Preload	Hi-Z
H ²	H	L	L	Hi-Z Preload	Hi-Z	Hi-Z
H ²	H	L	H	Hi-Z Preload	Hi-Z	Hi-Z Preload
H ²	H	H	L	Hi-Z Preload	Hi-Z Preload	Hi-Z
H ²	H	H	H	Hi-Z Preload	Hi-Z Preload	Hi-Z Preload

Notes:

1. PREL, TSX, TSM, and TSL are not registered.
2. PREL Hi inhibits any change of output register for those outputs in which the three-state control is LOW.



Application Notes

Multiplication by a Constant

Multiplication by a constant requires that the constant be loaded into the desired input register, and that the register not be loaded again until a new constant is desired. The multiply

cycle then consists of loading new data and strobing the output register.

Selection of Numeric Format

Essentially, the difference between integer, mixed, and fractional notation in system design is only conceptual. For example, the TMC2010 does not differentiate between this operation:

$$6 \times 2 = 12$$

and this operation:

$$(6/8) \times (2/8) = 12/64$$

The difference lies only in constant scale factors (in this case, a factor of 8 in the multiplier and multiplicand and a factor of 64 in the product). However, these scale factors do have

implications for hardware design. Because common good design practice assigns a fixed value to any given line (and input and output signals often share the same line), the scale factors determine the connection of the output pins of any multiplier in a system. As a result, only two choices are normally made: integer and fractional notation. If integer notation is used, the Least Significant Bits of the multiplier, multiplicand, and product all have the same value. If fractional notation is used, the Most Significant Bits of the multiplier, multiplicand, and product all have the same value. These formats are illustrated in detail in Figures 1 through 4.

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TMC2010J3C	STD-T _A - 0°C to 70°C	Commercial	64 Lead DIP	2010J3C
TMC2010J3G	STD-T _A - 0°C to 70°C	Commercial With Burn-In	64 Lead DIP	2010J3G
TMC2010C1C	STD-T _A - 0°C to 70°C	Commercial	68 Contact Chip Carrier	2010C1C
TMC2010C1G	STD-T _A - 0°C to 70°C	Commercial With Burn-In	68 Contact Chip Carrier	2010C1G
TMC2010L1C	STD-T _A - 0°C to 70°C	Commercial	68 Leaded Chip Carrier	2010L1C
TMC2010L1G	STD-T _A - 0°C to 70°C	Commercial With Burn-In	68 Leaded Chip Carrier	2010L1G

TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Preliminary Information describes products that are not in full production at the time of printing. Specifications are based on design goals and limited characterization. They may change without notice. Contact TRW for current information.

TMC2010

Use TMC2210 for New Design



CMOS Multiplier-Accumulator

16 x 16 Bit, 160ns

The TMC2010 is a high-speed 16 x 16 bit parallel multiplier-accumulator which operates at a 160 nanosecond cycle time (more than 6MHz multiply-accumulate rate). The input data may be specified as two's complement or unsigned magnitude, yielding a full-precision 32-bit product. Products may be accumulated to a 35-bit result.

Individually clocked input and output registers are provided to maximize system throughput and simplify bus interfacing. These registers are positive-edge-triggered D-type flip-flops. The result is divided into a 3-bit eXTended Product (XTP), a 16-bit Most Significant Product (MSP), and a 16-bit Least Significant Product (LSP). Individual three-state output ports are provided for the XTP and the MSP; the LSP is multiplexed with the Y input. The output register can be preloaded directly via the output ports.

Built with TRW's state-of-the-art 2-micron CMOS process, the TMC2010 is pin and function compatible with the industry standard TDC1010 and operates with the same speed at one-sixth or less power dissipation, depending on the multiply-accumulate rate.


Features

- Low Power Consumption CMOS Process
- Pin And Function Compatible With TDC1010
- 160ns Multiply-Accumulate Time (Worst Case)
- 16 x 16 Bit Parallel Multiplication With Accumulation To 35-Bit Result
- Selectable Accumulation, Subtraction, Rounding, And Preloading
- All Inputs And Outputs Are Registered TTL Compatible
- Three-State Output
- Two's Complement Or Unsigned Magnitude Operation
- Single +5V Power Supply
- Available In 64 Lead DIP, 68 Contact Chip Carrier Or 68 Leaded Chip Carrier

Applications

- Array Processors
- Video Processors
- Radar Signal Processors
- FFT Processors
- General Purpose Digital Signal Processors
- Microcomputer/Minicomputer Accelerators

Functional Block Diagram



TRW LSI Products Inc.
P.O. Box 2472
La Jolla, CA 92038

Phone: (619) 457-1000
Telex: 697-957
TWX: 910-335-1571

© TRW Inc. 1988
40G01150 Rev. E-4/88
Printed in the U.S.A.

Application Notes

Multiplication By A Constant

Multiplication by a constant requires that the constant be loaded into the desired input register, and that the register not be loaded again until a new constant is desired. The multiply

cycle then consists of loading new data and strobing the output register.

Selection Of Numeric Format

Essentially, the difference between integer, mixed, and fractional notation in system design is only conceptual. For example, the TMC2009 does not differentiate between this operation:

$$6 \times 2 = 12$$

and this operation:

$$(6/8) \times (2/8) = 12/64$$

The difference lies only in constant scale factors (in this case, a factor of 8 in the multiplier and multiplicand and a factor of 64 in the product). However, these scale factors do have

implications for hardware design. Because common good design practice assigns a fixed value to any given line (and input and output signals often share the same line), the scale factors determine the connection of the output pins of any multiplier in a system. As a result, only two choices are normally made: integer and fractional notation. If integer notation is used, the Least Significant Bits of the multiplier, multiplicand, and product all have the same value. If fractional notation is used, the Most Significant Bits of the multiplier, multiplicand, and product all have the same value. These formats are illustrated in detail in Figures 1 through 4.

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TMC2009J3C	STD - T _A = 0°C to 70°C	Commercial	64 Lead DIP	2009J3C
TMC2009J3G	STD - T _A = 0°C to 70°C	Commercial With Burn-In	64 Lead DIP	2009J3G
TMC2009J3V ¹	EXT - T _C = -55°C to 125°C	MIL-STD-883	64 Lead DIP	2009J3V
TMC2009C1V ¹	EXT - T _C = -55°C to 125°C	MIL-STD-883	64 Contact Chip Carrier	2009C1V

Notes:

¹ Contact factory for availability.

TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

TMC2110

Use TMC2210 for New Design



CMOS Multiplier-Accumulator

16 x 16 Bit, 100ns

The TMC2110 is a high-speed 16 x 16 bit parallel multiplier-accumulator which operates at a 100 nanosecond cycle time (10MHz multiply-accumulate rate). The input data may be specified as two's-complement or unsigned magnitude, yielding a full-precision 32-bit product. Products may be accumulated to a 35-bit result.

Individually clocked input and output registers are provided to maximize system throughput and simplify bus interfacing. These registers are positive-edge-triggered D-type flip-flops. The result is divided into a 3-bit eXTended Product (XTP), a 16-bit Most Significant Product (MSP), and a 16-bit Least Significant Product (LSP). Individual three-state output ports are provided for the XTP and the MSP; the LSP is multiplexed with the Y input. The output register can be preloaded directly via the output ports.

Built with TRW's state-of-the-art 1-micron OMICRON-C™ CMOS process, the TMC2110 is pin and function compatible with the industry standard TDC1010, yet operates at more than 50% greater speed.

Features

- 100ns Multiply-Accumulate Time
- Pin And Function Compatible With TRW TDC1010 And TMC2010
- 16 x 16 Bit Parallel Multiplication With Accumulation To 35-Bit Result
- Selectable Accumulation, Subtraction, Rounding, And Preloading
- All Inputs And Outputs Are Registered TTL Compatible
- Three-State TTL Compatible CMOS Outputs
- Two's Complement Or Unsigned Magnitude Operation
- Low Power Consumption CMOS Process
- Single +5V Power Supply
- Available In A 64 Lead Ceramic DIP, 68 Contact Chip Carrier, Or 68 Leaded Chip Carrier


Applications

- Array Processors
- Video Processors
- Radar Signal Processors
- FFT Processors
- General Purpose Digital Signal Processors
- Microcomputer/Minicomputer Accelerators

Multiplier-Accumulators



Functional Block Diagram



TRW LSI Products Inc.
P.O. Box 2472
La Jolla, CA 92038

Phone: (619) 457-1000
Telex: 697-957
TWX: 910-335-1571

©TRW Inc. 1988
40G01810 Rev. C-4/88
Printed in the U.S.A.

CMOS Multiplier-Accumulator

8 x 8 Bit, 40ns

The TMC2208 is a high-speed 8 x 8-bit parallel multiplier-accumulator which operates at a 40ns cycle time (25MHz multiply-accumulate rate). The input data may be specified as two's complement or unsigned magnitude, yielding a full-precision 16-bit product. Products may be accumulated to a 19-bit result.

Individually clocked input and output registers are used to provide maximum system throughput and simplify bus interfacing. These registers are positive-edge-triggered D-type flip-flops. The result is divided into a 3-bit eXTended Product (XTP), an 8-bit Most Significant Product (MSP), and an 8-bit Least Significant Product (LSP). Individual three-state output ports are provided for the XTP, MSP, and LSP. The output register can be preloaded directly via the output ports.

The TMC2208 is pin and function compatible with the TDC1008 in the 48 lead DIP. Built with TRW's OMICRON-C™ one micron CMOS process, power consumption is greatly reduced.

Features

- Function Compatible With The TDC1008 (Pin Compatible In 48 Lead Dip Package)
- 35ns Multiply-Accumulate Time (Worst Case Commercial)
- 8 x 8 Parallel Multiplication With Accumulation To 19-Bit Result
- Selectable Accumulation, Subtraction, Rounding, And Accumulator Preload
- All Inputs And Outputs Are Registered And TTL Compatible
- Three-State Outputs
- Two's Complement Or Unsigned Magnitude Operation
- Single +5V Power Supply
- Low Power CMOS Construction
- Available In 48 Lead Ceramic DIP Or 68 Lead Pin Grid Array

Applications

- Array Processors
- Video Processors
- Radar Signal Processors
- FFT Processors
- General Purpose Digital Signal Processors
- Micro/Mini-Computer Accelerators

Functional Block Diagram

