
FAIRCHILD

A Schlumberger Company



FIOOK ECL DATA BOOK

FAIRCHILD

A Schlumberger Company



Introduction

Fairchild's F100K ECL family has gained acceptance as the industry's performance leader. Before publishing this book, additional characterization data was taken that enabled the parametric specifications to be greatly expanded. DC parameters are now specified at 0°C to 85°C case temperature and over a -4.2 V to -4.8 V VEE instead of only at -4.5 V. AC parameters are also specified over the same ranges of VEE and temperature instead of only at -4.5 V and 25°C.

Future characterization efforts will be aimed at expanding the V_{EE} range and the temperature range.

For the user's convenience, the F10K memory products are also included in this databook.

Additionally, Fairchild's F100K ECL User's Handbook is available for more information concerning design considerations.

Chapter 1 Product Index, Selection Guide and Definitions

The Product Index is a numerical list of all device types contained in this book. The Selection Guide groups the products by function. Also included are definitions of commonly used terms.

Chapter 2 Family Overview

Discusses F100K design philosophy and actualization and summarizes the key F100K features and advantages in high speed systems.

Chapter 3 F100K Data Sheets

Contains a DC family data sheet for the F100K family and individual data sheets for the F100K devices.

Chapter 4 F10K Data Sheets

Contains a DC family data sheet for the F10K family and individual data sheets for the F10K memory devices.

Chapter 5 Ordering Information and Package Outlines


Chapter 6 Field Sales Offices, Distributor Locations

en de la companya de la co

Table of Contents

Chapter 1	Product Index, Selection Guide, and Definitions	
Product Inc	*	1-3
Selection C	Guide	1-5
Terms and		1-7
Chapter 2	Family Overview	
Introductio	n	2-5
Design Phi	losophy	2-5
Process Te	chnology	2-6
Compensa	tion Network	2-7
Characteris	stics	2-8
System Ası	pects	2-10
Features		2-10
System Ber	nefits	2-12
Process Be	enefits	2-12
Radiation 1	olerance	2-13
Packaging		2-13
References	•	2-13
Chapter 3	F100K Data Sheets	3-3
Chapter 4	F10K Data Sheets	4-3
Chapter 5	Ordering Information and Package Outlines	
Ordering Ir	· ·	5-3
Package O		5-5
Chapter 6	Field Sales Offices and	
-	Distributor Locations	6-3





Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6

Numerical Index of Devices

	Page
F100K Series ECL	
DC Family Electrical Specifications	3-3*
100101 Triple 5 OR/NOR	3-5
100102 Quint 2 OR/NOR	3-7
100107 Quint Exclusive OR/NOR	3-10
100112 Quad Driver	
100113 Quad Driver	3-16
100114 Quint Line Receiver	3-19
100117 Triple 2-Wide OA/OAI	3-22
100118 5-Wide 5, 4, 4, 4, 2 OA/OAI	3-25
100122 9-Bit Buffer	
100123 Hex Bus Driver	
100124 Hex TTL-to-100K ECL Translator	
100125 Hex 100K ECL-to-TTL Translator	
100126 9-Bit Backplane Driver	
100130 Triple D Latch	
100131 Triple D Flip-Flop	
100136 4-Stage Counter/Shift Register	
100141 8-Bit Shift Register	
100142 4 x 4 Content Addressable Memory	
100145 16 x 4 Read/Write Register File	
100150 Hex D Latch	
100151 Hex D Flip-Flop	
100155 Quad Mux/Latch	
100155 Quad Mux/Later	
100158 Mask-Merge/Latch	
100160 Dual Parity Checker/Generator	
100163 Dual 8-Input Multiplexer	
100164 16-Input Multiplexer	
100165 Universal Priority Encoder	
100166 9-Bit Comparator	
100170 Universal Demux/Decoder	
100171 Triple 4-Input Mux with Enable	3-142
100179 Carry Lookahead	
100180 Fast 6-Bit Adder	
100181 4-Bit Binary/BCD ALU	
100182 9-Bit Wallace Tree Adder	
100183 2 x 8 Recode Multiplier	
100194 Quint Duplex Bus Driver (Transceiver)	
100402 16 x 4 Register File (RAM)	
100414 256 x 1-Bit Static RAM	
100415 1024 x 1-Bit Static RAM	
100416 256 x 4-Bit PROM	
100422 256 x 4-Bit Static RAM	
100470 4096 x 1-Bit Static RAM	
100474 1024 x 4-Bit Static RAM	3-221


	Page
F10K Memories	•
DC Family Electrical Specifications	4-3
10145A 16 x 4 Register File (RAM)	4-5
10402 16 x 4 Register File (RAM)	4-10
10414 256 x 1-Bit Static RAM	4-14
10415 1024 x 1-Bit Static RAM	4-20
10416 256 x 4-Bit PROM	4-26
10422 256 x 4-Bit Static RAM	4-31
10470 4096 x 1-Bit Static RAM	4-36
10474 1024 x 4-Bit Static RAM	4-41

^{*}Also listed on inside back cover.



Selection Guide

			-		
	Device	Page		Device	Page
Or/Nor Gates					
Triple 5-Input	100101	3-5	Dual 9-Bit Parity Checker/Generator	100160	3-114
Quint 2-Input	100102	3-7	8-Bit Shift Matrix	100158	3-107
			2 x 8 Recode Multiplier	100183	3-171
Exclusive Or/Nor Gates			4-Bit Mask-Merge/Latch	100156	3-100
Quint Ex Or/Nor	100107	3-10			
			Line Bus Drivers/Transceivers/Receive		
Or-And/Or-And-Invert Gates			Quad Line Driver	100113	3-16
5-Wide 5,4,4,4,2 Input OA/OAI	100118	3-25	Quad Line Driver	100112	3-13
Triple 2-Wide OA/OAI	100117	3-22	Hex Bus Driver	100123	3-29
			Quint Duplex Transceiver	100194	3-182
Buffers			Quint Differential Line Receiver	100114	3-19
9-Bit Buffer	100122	3-27			
9-Bit Backplane Driver	100126	3-39	Special Functions		
			8-Bit Shift Matrix	100158	3-107
Flip-Flops			16 x 4-Bit Register File (RAM)	100402	3-191
Triple D (Async Set/Reset)	100131	3-47	4 x 4 Content Addressable Memory	100142	3-68
Hex D (Async Reset)	100151	3-88	16 x 4-Bit Register File (RAM)	100145	3-75
			16 x 4-Bit Register File (RAM)	10402	4-10
Latches					
Triple D (Async Set/Reset)	100130	3-41	Shift Registers		
Hex D (Async Reset)	100150	3-82	4-Bit Bidirectional	100136	3-54
Quad 2-Input Mux/Latch (Async Reset)	100155	3-94	8-Bit Bidirectional	100141	3-63
Mulhimlayaya			MEMOF	v	
Multiplexers Dual 8-Input	100163	3-118	RAMS	i Y	
Triple 4-Input (W/Enable)	100163	3-116	16 x 4-Bit RAM	10145A	4-5
Quad 2-Input Mux/Latch (Async Reset)	•	3-142	16 x 4-Bit RAM	10145A 100145	4-5 3-75
	100155	3-94 3-122	16 x 4-Bit RAM		3-75 4-10
16-Input Mux	100164	3-122	16 x 4-Bit RAM	10402	3-191
Domultiplexer/Deceders			256 x 1-Bit RAM	100402 10414	4-14
Demultiplexer/Decoders Universal (Dual 1 of 4/Single 1 of 8)	100170	0 107	256 x 1-Bit RAM	10414	3-195
Universal (Dual 1 of 4/5)ligle 1 of 6)	100170	3-137	256 x 4-Bit RAM	100414	4-31
Translators			256 x 4-Bit RAM	10422	3-211
Hex TTL-100K ECL	100124	0.00	1024 x 1-Bit RAM		
Hex 100K ECL-TTL	100124	3-32 3-35	1024 x 1-Bit RAM	10415/A 100415	3-201
nex fook ECL-TTL	100125	3-35	1024 x 4-Bit RAM	100415	3-201 4-41
Counters/Prescalers			1024 x 4-Bit RAM	10474	3-221
	100106	0.54	4096 x 1-Bit RAM		
4-Bit Binary (Count Up/Down)	100136	3-54	4096 x 1-Bit RAM	10470/A 100470/A	
Arithmetic Operators			4090 X 1-BIL HAIVI	100470/A	3-210
Arithmetic Operators High Speed 6-Bit Adder	100180	3-152	PROMs		
9-Bit Wallace Tree Adder	100180	3-152 3-164	256 x 4-Bit PROM	10416	4-26
			256 x 4-Bit PROM 256 x 4-Bit PROM		
Carry Lookahead	100179	3-146	200 X 4-DIL FNOIVI	100416	3-207
4-Bit Binary/BCD ALU	100181	3-156	Content Addressable Nomer:		
9-Bit Comparator	100166	3-133	Content Addressable Memory	100140	2 60
8-Input Priority Encoder	100165	3-126	4 x 4-Bit Content Addressable Memory	100142	3-68



Definitions of Symbols and Terms

AC Switching Parameters

fcount (Count Frequency/Toggle Frequency/Operating Frequency) — The maximum repetition rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.

tAA (Address Access Time) — 50% points of address input pulse to data output pulse.

tAcs (Chip Select Access Time) — 50% points of select pulse to data output pulse/leading edges.

th (Hold Time) — The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which the data to be recognized must be maintained at the input to ensure its continued recognition.

tplh (Propagation Delay Time) — The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined LOW level to the defined HIGH level.

tphL (Propagation Delay Time) — The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined HIGH level to the defined LOW level.

tracs (Chip Select Recovery Time) — Data output pulse/trailing edges.

ts (Setup Time) — The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which the data to be recognized must be maintained at the input to ensure its recognition.

ts (Release Time) — The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which the master set or reset must be released (inactive) to ensure valid data is recognized.

t_{TLH} (Transition Time, LOW to HIGH) — The time between two specified reference points on a waveform which is changing from LOW to HIGH.

tTHL (Transition Time, HIGH to LOW) — The time between two specified reference points on a waveform which is changing from HIGH to LOW.

 t_{w} (Pulse Width) — The time between 50 percent amplitude points on the leading and trailing edges of a pulse.

tw (Write Pulse Width) — 50% points of write enable input pulse.

twha (Address Hold Time) — 50% points of address pulse to trailing edge of write enable pulse.

twHCS (Chip Select Hold Time) — 50% points of trailing edges of chip select pulse to write enable pulse.

 \mbox{twhd} (Data Hold Time After Write) — 50% points of trailing edges of data input pulse to write enable pulse.

twn (Write Recovery Time) — 50% points of trailing edges of write enable pulse to data output pulse.

tws (Write Disable Time) — 50% points of leading edges of write enable pulse to data output pulse.

twsa (Address Setup Time) — 50% points of address pulse to leading edge of write enable pulse.

twscs (Chip Select Setup Time) — 50% points of leading edges of chip select pulse to write enable pulse.

twsp (Data Setup Time Prior to Write) — 50% points of leading edges of data input pulse to write enable pulse.

TTL Loading

U.L. (Unit Loads) — One unit load in the HIGH state is defined as 40 μ A; thus both the input HIGH leakage current, I_{IH}, and the output HIGH current sourcing capability, I_{OH}, are normalized to 40 μ A. Similarly, one unit load in the LOW state is defined as 1.6 mA and both the input LOW current, I_{IL}, and the output LOW current sinking capability, I_{OL}, are normalized to 1.6 mA.

Currents

Positive current is defined as conventional current flow *into* a device lead. Negative current is defined as conventional current flow *out of* a device lead.

IEE (Power Supply Current) — The current required by each device from the VEE supply. This value represents only the internal current required by the specified device, and does not include the current required for loads or terminations.

I_{IH} (Input Current HIGH) — The current flowing into a device lead with the specified V_{IH} applied to the input. This value represents the worst case dc input load that a device presents to a driving element.

 I_{IL} (Input Current LOW) — The current flowing into a device lead with the specified V_{IL} applied to the input.

Voltages

All voltage values are referenced to V_{CC} (or ground) which is the most positive potential in an ECL system.

VBB (Bias Voltage) — The internally generated reference voltage which is used to set the input and output threshold levels.

Vcc (Circuit Ground) — This is the most positive potential in the ECL system and it is used as the reference level for other voltages.

Vcs (Current Source Voltage) — The internally generated potential used to control the level of the active current source.

VEE (Power Supply Voltage) — This potential is the system power supply voltage and it is the most negative potential in the system.

VIH (Input Voltage HIGH) — The range of input voltages that represents a logic HIGH level in the system.

VIH (max) — The most positive VIH.

ViH(min) — The most negative V_{IH}. This value represents the guaranteed input HIGH threshold for the device.

VIL (Input Voltage LOW) — The range of input voltages that represents a logic LOW level in the system.

VIL(max) — The most positive VIL. This value represents the guaranteed input LOW threshold for the device.

VIL(min) - The most negative VIL.

VOH (Output Voltage HIGH) — The range of voltages at an output terminal with the specified output loading and with the inputs conditioned to establish a HIGH level at the output.

VOH(max) — The most positive VOH under the specified input and loading conditions.

VOH(min) — The most negative VOH under the specified input and loading conditions.

VOHC — The output HIGH corner point or guaranteed HIGH threshold voltage with the inputs set to their respective threshold levels.

Vol. (Output Voltage LOW) — The range of voltages at an output terminal with the specified output loading and with the inputs conditioned to establish a LOW level at the output.


VoL(max) — The most positive V_{OL} under the specified input and loading conditions.

VoL(min) — The most negative VoL under the specified input and loading conditions.

Volc — The output LOW corner point or guaranteed LOW threshold voltage with the inputs set to their respective threshold levels.

VNH (HIGH Level Noise Margin) — Noise margin between the output HIGH level of a driving circuit and the input HIGH threshold level of its driven load. A conservative value for V_{NH} is the difference between V_{OHC} and V_{IH(min)}.

V_{NL} (LOW Level Noise Margin) — Noise margin between the output LOW level of a driving circuit and the input LOW threshold level of its driven load. A conservative value for V_{NL} is the difference between V_{IL(max)} and V_{OLC}.





Chapter 2 Family Overview

- Introduction
- Design Philosophy
- Process Technology
- Compensation Network
- Characteristics
- System Aspects
- Features
- System Benefits
- Process Benefits
- Radiation Tolerance
- Packaging
- References



Introduction

Systems designers have found that Emitter Coupled Logic (ECL) circuits offer significant advantages to high-speed systems. These advantages include high switching rates with moderate power consumption, low propagation delays with moderate edge rates, and the ability to drive low impedance transmission lines.

The F100K ECL family is the realization of refinements made on ECL design to produce a family of logic components which are not only capable of providing ultimate performance for packaged SSI/MSI but which are easy to use and cost effective.

F100K ECL has been accepted as the standard subnanosecond logic family used in high-speed, next generation systems. The advance into complex LSI and gate arrays is fully supported by the F100K SSI/MSI parts.

Design Philosophy

F100K was designed to meet four key requirements: high speed at reduced power, high level of on-chip integration, flexible logic functions, and optimum I/O pin assignment.

Subnanosecond Gate Delays

The subnanosecond internal gate delays of F100K are obtained by the use of ECL design techniques and the advanced Isoplanar II process. Many circuit approaches were carefully considered prior to selecting the optimum gate configuration for the F100K family. The emitter-follower current-switch (E2CL) and current-mode logic (CML) gates were eliminated mainly because of poor capacitive drive and lack of output wired-OR capability; the CML gate has low noise margins. The 2-1/2D, EFL, DCTTL and hysteresis gates were eliminated due to the lack of simultaneous complementary outputs along with difficult temperature and voltage compensation characteristics that lead to the loss of system noise immunity.


The choice narrowed down to the current-switch emitter-follower ECL gate which offers the following characteristics:

- High fan-out capability
- Simultaneous complementary outputs
- · Excellent ac characteristics
- Compatibility with existing ECL logic and memories

- · Internal series gating capability
- · Good noise immunity
- Amenable full compensation and extended temperature characteristics
- External wired-OR capability

In order to ease drive requirements all circuit inputs were designed to have similar loading characteristics; i.e., buffers are incorporated where an input pin would normally drive more than one on-chip gate. The on-chip delay incurred by buffering is less than the system delay caused by an output which drives a capacitance of higher than three unit loads. Full compensation was selected for the F100K family to provide improved switching characteristics. Full compensation results in relatively constant signal levels and thresholds and in improved noise margins over temperature and voltage variations from chip to chip, and thus a tighter ac window in the system environment. A comparison of fully compensated ECL to conventional ECL shows a 2:1 improvement in system ac performance due solely to full compensation (Figure 1-1). And, the improved speed has been achieved at reduced power. This power reduction is accomplished by the use of advanced process technology that reduces parasitic capacitances and improves tolerances, by optimum circuit designs using series gating and collector and emitter dotting, and by designing for the use of a -4.5 V VEE power supply. While a -5.2 V \pm 10% power supply can be used to interface with 2 ns ECL families. F100K is only specified at a VEE power supply of -4.2 V to -4.8 V.

Fig. 2-1 Comparison of Propagation Delays



High On-Chip Integration

Higher on-chip integration is made possible by using the 24-pin package to increase the number of signal pins by 62% over the conventional 16-pin package. The emphasis in F100K is to minimize the number of SSI functions and maximuze the use of MSI and LSI to reduce wiring delays and thus make more efficient use of the fast on-chip switching technology. Only 10 SSI functions are needed to serve the system needs presently requiring 25 functions in the ECL 10K family.

Flexibility and Pin Assignment

F100K was planned to minimize the total number of logic functions by increasing the flexibility of each function and by making use of more I/O pins. Since next-generation system performance and ease of system designs are major F100K goals, pin assignment is important and was planned to minimize crosstalk, noise coupling and feedthrough, to facilitate OR-ties and to ease power-bus routing. Some of the key considerations in selecting the F100K pin assignments were:


- Locate power pins in the center on opposite sides of the DIP package to ease system design and to provide low-inductance connections to the chip.
- Provide two Vcc pins, one for the internal circuit and one for the output buffers, to minimize noise coupling.
- Locate inverting outputs of logically independent gates adjacent to each other. This provides the ability to wire AND-OR-Invert functions with ease.
- Locate common pins such as common Reset and common Clock at pin number 22 and Address or control inputs at pins 19 and 20 for flatpaks. This is to maximize use of Computer Aided Design (CAD) for board layouts.
- When feasible, mode control pins are used to create multipurpose devices.

Process Technology

The F100K family is fabricated using the advanced Isoplanar II process, which provides transistors with very-high, well-controlled switching speeds, extremely small parasitic capacitances and f_T in excess of 5 GHz.

The technology can best be described by comparing the integrated circuit transistor structures of the conventional Planar process and that of the Isoplanar II process (Figure 1-2). The top view shows the area needed for each structure; the dashed area is the center of the isolation area.

Fig. 2-2 Transistor Structures



In the Isoplanar process, a thick oxide is selectively grown between devices, instead of the P+ region which is present in the Planar process. Since this oxide needs no separation from the base-collector regions, a substantial reduction in device and chip size can be realized. The base and emitter ends terminate in the oxide wall; therefore, the masks can overlap into the isolation oxide. This overlap feature means that base and emitter masking does not have to meet the extremely close tolerances that might otherwise be necessary, and standard photolithographic processes can be used.

The "walled emitter" structure allows over a 70% reduction of the transistor silicon area compared to that of a conventional Planar transistor. For a given emitter size, the collector-base area is also reduced by more than 60%. The reduced junction areas result in corresponding reductions in collector-base and collector-substrate capacitances, thereby allowing higher speeds.


Since the active transistor area is only under the emitter, all capacitance and resistance values outside this area are reduced. Parasitic values are further reduced by taking advantage of the masking alignment latitude resulting from the self-aligning nature of the structure.

As is the case with other modern LSI processes, the shallower diffusions and thinner oxides make ECL devices more susceptible to damage from electrostatic discharge than are devices of earlier TTL families. Users should take the usual precautions when handling ECL devices: avoid placing them on non-conductive plastic surfaces or in plastic bags, make sure test equipment and fixtures are grounded, individuals should be grounded before handling the devices, etc.

Compensation Network


The heart of F100K is fully compensated ECL.1 The basic gate consists of three blocks — the current switch, the output emitter-followers, and the reference or bias network (Figure 1-3). The current switch allows both conjunctive and disjunctive logic. The output emitter-followers provide high drive capability through impedance transformation and allows for increased logic swing. The bias network sets dc thresholds and current-source bias voltages. Temperature compensation at the

Fig. 2-3 ECL Gate



gate output is achieved by incorporating a cross-connect branch between the complementary collector nodes of the current switch and driving the current source with a temperature insensitive bias network? (Figure 1-4).


Fig. 2-4 Temperature Compensation



As junction temperature increases and the forward base-emitter voltage of the output emitter-follower decreases, the collector node of the current switch must become more negative. Since the current-source bias voltage, Vcs, is independent of temperature, the switch current increases with temperature due to the temperature dependence of VBEC. The combination of temperature controlled current, IE, and the cross-connect branch current, Ix, forces the proper temperature coefficient at the collector node of the current switch to null out the VBEO tracking coefficient.3

The schematic for the reference network displays a VBE1 amplifier in the bottom left corner (Figure 1-5). Two base-emitter junctions are operated at different current densities, J1 and J2. The resulting voltage difference, V_{BE1} minus V_{BE2}, appears across R1 and is amplified by the ratio R2/R1. Note that R2 is used twice, once to generate V_{CS} and once to generate V_{BB}. The different current densities, J1 and J2, result in a positive temperature tracking coefficient across R2, which cancels the negative diode-tracking coefficient of VBE3 and VBE4. The VCS and the VBB thus generated are temperature insensitive at the extrapolated bandgap voltage of silicon1,2 (approximately 1300 mV).4 Rx in the VBE amplifier compensates for process variations of β and ΔV_{BE} . 5 Voltage regulation is achieved through a shunt regulator shown at the right side of the schematic.

Fig. 2-5 Reference Network



Characteristics

F100K compatibility with existing ECL logic families and memories permits direct interface with slower logic families and ensures immediate memory availability. The typical logic swing is 800 mV (Figure 1-6) and all voltage levels are specified with a 50 Ω load to –2 V at all outputs to provide transmission line drive capability. However, the inherently low output impedance (Figure 1-7) and maximum specified output current, 50 mA, make 25 Ω

drive possible at any or all outputs. Alternately, of course, higher termination impedances or other termination schemes are also useful.

Fig. 2-6 Transfer Characteristics







Fig. 2-7 Output Characteristic vs Output Terminations





F100K exhibits relatively constant output levels and thresholds over the 0°C to +85°C specified temperature range and -4.2 V to -4.8 V specified voltage range (Figure 1-8). VEE power supply current is also constant over the specified voltage range (Figure 1-9); therefore:


Fig. 2-8 Transfer Characteristics















The typical propagation delay of an SSI gate function driving a 50 Ω transmission line is 0.75 ns, including package, with a power dissipation of 40 mW resulting in a speed-power product of 3 pJ. For optimized MSI functions, the internal gates can dissipate < 10 mW with average propagation delay of < 0.5 ns, giving a power-speed product of < 5 pJ.

Fig. 2-9 Change In IEE vs Change In VEE



F100K has a tighter ac window over the wide range of environmental conditions; thus, the system timing requirements are eased and maximum system clock rates are increased. At the sacrifice of ac performance, the small-signal input impedance was conservatively designed to be positive-real over the frequency range encountered by any circuit input. This provides adequate damping to insure ac stability within the system.

System Aspects

F100K provides high-density digital functions that outperform all other families on the market today. How does this increased circuit performance and higher on-chip density improve system performance?

Propagation delay and transition times vary (ac windows) when functions are operated at the extremes of the specified environmental ranges. With F100K, these variations are reduced and more predictable system timing is achieved. For synchronous machines and very high speed asynchronous systems, timing and its predictability are of utmost importance. Due to F100K constant supply current versus power supply voltage and because of nearly constant levels and thresholds with respect to temperature, voltage variations and gradients, speed skews are minimized.

Not only timing but also maximum system clock rate is affected by the tighter ac window. Thus, with F100K the

system designer can use a higher speed value in his worst-case calculations. This can be translated into higher possible system clock rates. Therefore, a machine can perform at up to twice the frequency, solely due to the F100K compensation features. Noise immunity will be of utmost importance in next generation computers, since much of the noise generated within the system is inversely proportional to the switching transition time of the circuits. The F100K transition time is typically 0.7 ns as compared to 2.0 ns in other ECL families and should therefore increase system crosstalk by the same ratio.

F100K combats the increased system noise by maintaining a virtually invariant noise immunity with variations and gradients in power supply voltage, ambient and junction temperatures. The variation in junction temperatures is much larger than in earlier computer systems because of the mixture of LSI and SSI functions on the same boards.

Features

F100K ECL logic components are designed to be used in high-speed, low-noise systems and offer significant advantages over other logic families. Some of the important features and advantages are summarized below:

Low Propagation Delay

F100K ECL features gate delays which are typically 0.75 ns (750 picoseconds) with counters, registers and flip-flops operating in the 400 – 500 MHz range. When compared to other logic families such as Schottky TTL or slower ECL families, system performance can be doubled or tripled.

Moderate Edge Rates

Because of the nature of current mode switching which uses differential comparison techniques and avoids transistor storage delays, rise times can be controlled by internal time constants without sacrificing throughput delays. Slower rise times minimize ringing and reflections on interconnection wiring and simplify physical design. The typical edge rate for F100K ECL is 1 V/ns, only about 80% of the edge rate of Schottky TTL. It can be shown that for ECL circuits, the natural rise and fall times are approximately equal to the propagation delay. This relationship is considered optimum for use in high-speed systems.

Wired-OR Capability

ECL outputs can be wired together where wiring rules permit, to form the positive logic-OR function, thus achieving an extra level of gating at no parts count expense. Data bussing and party line operations are facilitated by this feature.

Complementary Outputs

A majority of F100K ECL logic elements have complementary outputs, providing numerous opportunities for reduction of package count and power consumption when mechanizing logic equations. Further, the system incurs no extra penalty in time delay since the complementary ECL outputs switch simultaneously.

A significant advantage to complementary outputs is that, since both the true and complement logic functions are available, I_{CC} imbalance can be minimized either by using both outputs in the design or merely terminating unused outputs. In this way, the constant current characteristic of ECL is not compromised and power supply noise is minimized.

Low Output Impedance, High Current Capacity
As operating speeds are increased to achieve the higher performance levels demanded of digital systems, ordinary wiring begins to exhibit distributed parameter characteristics, as opposed to a lumped capacitance nature at low speeds.

Characteristic impedances of normal wiring and printed circuit interconnections generally fall in the 50 to 250 Ω range. With these low impedance lines and fast transitions, the signals are attenuated by the voltage divider action between the circuit output impedance and the characteristic impedance of the interconnection.

Voltage mode circuits have a HIGH state output impedance of from 50 to 150 Ω and thus exhibit an output stepped characteristic, first reaching about 50% of final value and later reaching the final value in another step. F100K ECL output impedances under 10 Ω insure a complete, full valued, signal into a transmission line. Also, F100K ECL outputs are specified to drive a 50 Ω load (some devices are specified to drive a 25 Ω load). Outputs are capable of supplying 50 mA or more and can thus support the quiescent current required for passive terminations.

Convenient Data Transmission

The complementary high-current outputs of F100K ECL elements are well suited for driving twisted pair or other balanced lines in a differential mode, thereby enhancing field cancellation and minimizing crosstalk between subsystems.

High Common-Mode Noise Rejection

Differential line receivers provide common-mode noise rejection of 1 V or more for induced and ground noise. Differential receiving requires less signal swing than single ended and thus allows more reliable interpretation of low signal swings.

Constant Supply Current

The supply current drain of F100K ECL elements is governed by one or more internal constant current sources supplying operating current for differential switches and level shifting networks. Since the current drain is the same regardless of the state of the switches, F100K ECL circuits present constant current loads to power supplies (see Complementary Outputs).

Low Power Loss in Stray Capacitance

Energy is consumed each time a capacitor is charged or discharged so the energy loss rate, or power, goes up with switching frequency. Since the energy stored in a capacitor is proportional to the square of the voltage and F100K ECL signal swings are four to five times less than those of TTL, power loss in stray capacitance may be an order of magnitude less than that of TTL.

Low Noise Generation

In ECL systems, power supply lines are not subjected to the large current spikes common with TTL designs. Inherently, ECL is a constant current family without the totem-pole structures found in TTL circuits which generate the large current spikes. Since ECL voltage swings are much smaller than TTL, the current spikes caused by charging and discharging stray capacitances are much smaller with ECL than with TTL of comparable edge rates.

Low Crosstalk

Induced noise signals are proportional to signal swings and edge rates. The lower swing and slower edge rate of F100K ECL result in low levels of crosstalk.

System Benefits

The Fairchild F100K family offers improvements over other ECL families such as voltage and temperature compensation, higher integration levels, improved packaging, planned pinouts, lower propagation delay and more complementary outputs. These improvements cause measurable advantages to accrue to the design(er) of high-performance systems.

Easier Engineering

Designers have increased confidence that designs realized in F100K will operate with good margins over voltage and temperature variations in prototypes, production models and field installations. Less effort need be expended doing detailed voltage and temperature calculations and testing. With noncompensated ECL, noise margins cannot be guaranteed unless both the receiving and transmitting circuit operate at the same temperature and VEE. This can cause a problem when attempting to transfer a breadboard or prototype system to production.

Since output swings and input thresholds remain almost constant over temperature and V_{EE} variations, complex control systems for power supply levels and more-than-adequate cooling are not necessary with F100K. This results in a more economical and better operating system.

Circuit Design

F100K ECL benefits from sound, well-engineered circuit designs. All input pins exhibit *positive/real* input impedance to eliminate system oscillations. Input buffering is used to reduce loads on lines which drive multiple internal gates.

High Performance

The regulation and control of dc and ac parameters achieved by F100K ECL assures that signal timing and propagation delays in critical paths are relatively insensitive to changes or gradients of temperature and supply voltage. Guardbands can be narrower, yet provide a higher degree of confidence due to the elimination of skew between output levels at one location and input thresholds at another.

The consistency of response and security of noise margins permit operation at higher clock rates and thus increase system performance.

Easier Debugging

With F100K, debugging of systems can proceed more rapidly than with uncompensated ECL. When a cabinet or enclosure is opened for access in debugging, the resultant change in thermal conditions has almost no effect on F100K signal swings, propagation delays, edge rates or noise margins.

Flexibility

F100K is designed to operate at -4.5 V for reduced power dissipation. If compatibility with other ECL families is a requirement, F100K will operate between -4.2 and -5.7 V due to the unique voltage compensation features. When operating at voltages other than -4.5 V, ac and dc parameters will vary slightly from specified values.

Fan-In/Fan-Out

All F100K ECL outputs are specified to drive 50 Ω transmission lines; this makes them suitable for driving very-high fan-out loads. In addition, some F100K outputs are specified to drive 25 Ω lines, which would be the case if a 50 Ω party-line bus terminated at both ends were being driven.

System Design

F100K ECL was designed to be the ultimate standard packaged IC logic family. System design constraints were considered and the F100K family was designed for overall ease of system design and use while making the maximum use of the very fast propagation delays available.

Process Benefits

F100K ECL SSI/MSI parts are made using the Isoplanar II process. This process makes possible subnanosecond logic delays and very tightly controlled switching characteristics.

Expansion of the F100K family will take place by moving into LSI functions of 500 to 4000 gates. The evolution of the Isoplanar II process will enable such growth and give much increased performance.

It is by moving into LSI that subnanosecond delays can be fully utilized and overall system performance increased with decreased power consumption and parts count.

Radiation Tolerance

F100K ECL manufactured using Isoplanar II processes is one of the most radiation-hard integrated circuit families in production. Radiation hardness can extend system lifetimes up to 50% in some applications requiring radiation tolerance. (Reference Table 1.)

Packaging

The initial package selected for the F100K is a 24-pin Flatpak, 0.375 inches square, with leads on 50-mil centers, 6 leads per side. This package was chosen

because it offers minimum performance degradations of circuit and system and uses a somewhat conventional packaging technology. More common packaging such as the dual in-line packages, while available, do not provide optimum performance due to the loss in speed entering and leaving the package as well as a decrease in system density. With the F100K packaging technique and higher chip complexities within the family, the system density is two to three times higher than that possible with other available ECL families.


Table 1 Summary of Semiconductor Vulnerability Assessment

Table 1 Callinary of C		,	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			,			
Radiation Environment	Bipolar Trans. & J-FET. Discretes	SCR	TTL	LSTTL	Analog IC	смоѕ	NMOS	LED	ISO II ECL
Neutrons n/cm ²	1010-1012	1010-1012	1014	1014	1013	1015	1015	1013	> 1015
Ionizing Total Dose Rads (Si)	> 104	104	106	106	5 × 10 ⁴ 10 ⁵	10 ³ 10 ⁴	103	> 105	107
Transient Dose Rate Rads (Si)/seconds (Upset or Saturation)		10 ³	107	5×107	106	107	105		> 108
Transient Dose Rate Rads (Si)/seconds (Survival)	1010	1010	> 1010	> 1010	> 1010	109	1010	> 1010	> 1011
Dormant Total Dose (Zero Bias)	> 104	104	106	106	105	106	104	> 105	> 107

References

- H.H. Muller, W.K. Owens, and P.W.J. Verhofstadt, "Fully Compensated Emitter-Coupled Logic: Eliminating the Drawbacks of Conventional ECL", IEEE Journal of Solid-State Circuits, October 1973, pp. 362-367.
- 2. R.R. Marley, "On-chip Temperature Compensation for ECL", *Electronic Products*, March 1, 1971.
- 3. V.A. Dhaka, J.E. Muschinske, and W.K. Owens, "Subnanosecond Emitter-Coupled Logic Gate Circuit Using Isoplanar II", *IEEE Journal of Solid-State Circuits*, October 1973, pp. 368–372.
- R.J. Widlar, "New Developments in IC Voltage Regulators", ISSCC Digital Technical Papers, February 1970, pp. 157 – 159.
- W.K. Owens, "Temperature Compensated Voltage Regulator Having Beta Compensating Means", United States Patent, No. 3,731,648, December 25, 1973.







F100K DC Family Specification

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

Absolute Maximum Ratings: Above which the useful

life may be impaired1

Storage Temperature
Maximum Junction Temperature (T_J)

-65°C to +150°C 0°C to +150°C

Case Temperature Under Bias (T_C)
VEE Pin Potential to Ground Pin

0°C to +85°C

VEE Pin Potential to Ground Pin Input Voltage (dc)

-7.0 V to +0.5 V VEE to +0.5 V

Output Current (dc Output HIGH)
Operating Range²

−50 mA −5.7 V to −4.2 V

DC Characteristics: $V_{EE} = -4.5 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions4		
Vон	Output HIGH Voltage	-1025	-955	-880	mV	$V_{IN} = V_{IH(max)}$		
VoL	Output LOW Voltage	-1810	-1705	-1620	mV	or V _{IL} (min)	Loading with	
Vонс	Output HIGH Voltage	-1035			mv	$V_{IN} = V_{IH(min)}$	50 Ω to -2.0 V	
Volc	Output LOW Voltage			-1610	mV	or V _{IL} (max)		
Vıн	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs		
l _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(min)}$		

DC Characteristics: $V_{EE} = -4.2 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions4		
Vон	Output HIGH Voltage	-1020		-870	mV	V _{IN} = V _{IH (max)}		
VoL	Output LOW Voltage	-1810		-1605	mV	or V _{IL} (min)	Loading with 50 Ω to -2.0 V	
Vонс	Output HIGH Voltage	-1030			mv	V _{IN} = V _{IH (min)}		
Volc	Output LOW Voltage			-1595	mV	or V _{IL (max)}		
ViH	Input HIGH Voltage	-1150		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs		
lıL	Input LOW Current	0.50			μΑ	V _{IN} = V _{IL(min)}		

DC Characteristics: $V_{EE} = -4.8 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions4		
Voн	Output HIGH Voltage	-1035		-880	mV	V _{IN} = V _{IH (max)}		
Vol	Output LOW Voltage	-1830		-1620	mV	or V _{IL} (min)	Loading with	
Vонс	Output HIGH Voltage	-1045			mv	V _{IN} = V _{IH (min)}	50 Ω to -2.0 V	
Volc	Output LOW Voltage			-1610	mV	or V _{IL} (max)		
ViH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1490	mV	Guaranteed LOW Signal for All Inputs		
l _{IL}	Input LOW Current	0.50			μΑ	V _{IN} = V _{IL} (min)		

^{1.} Unless specified otherwise on individual data sheet.

^{2.} Parametric values specified at -4.2 V to -4.8 V.

^{3.} The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

^{4.} Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

F100101 **Triple 5-Input OR/NOR Gate**

F100K ECL Product

Description

The F100101 is a monolithic triple 5-input OR/NOR gate. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

Dna, Dnb, Dnc Oa, Ob, Oc


Data Inputs


 $\overline{O}_a, \overline{O}_b, \overline{O}_c$


Data Outputs

Complementary Data Outputs

Logic Symbol







 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	. 6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Characteristic Min Typ Max		Max	Unit	Condition
Ін	Input HIGH Current			350	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-38	-26	-18	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	0°C	$T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.50	1.15	0.50	1.15	0.55	1.30	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.20	ns	rigaroo vana 2

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	= 0°C	T _C =	+25°C	T _C =	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Data to Output	0.50	0.95	0.50	0.95	0.55	1.10	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	<u> </u>

^{*}See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω ir

L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100102 Quint 2-Input OR/NOR Gate

F100K ECL Product

Description

The F100102 is a monolithic quint 2-input OR/NOR gate with common enable. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

D_{na}-D_{ne}

Data Inputs


E

Enable Input

 $\frac{O_a - O_e}{\overline{O}_a - \overline{O}_e}$

Data Outputs
Complementary Data Outputs

Logic Symbol



V_{CC} = Pin 6 (9)

 $V_{CCA} = Pin 7 (10)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4V	FC		

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lін	Input HIGH Current Data Enable			350 300	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-80	-55	-38	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	0°C	T _C =	+25°C	T _C = ·	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.45	1.35	0.45	1.15	0.45	1.40	ns	
tpLH tpHL	Propagation Delay Enable to Output	0.95	2.15	0.95	2.15	0.95	2.20	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.20	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		T _C =	= 0°C	T _C =	+25°C	T _C =	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tplh tphl	Propagation Delay Data to Output	0.45	1.15	0.45	0.95	0.45	1.20	ns	
tpLH tpHL	Propagation Delay Enable to Output	0.95	1.95	0.95	1.95	0.95	2.00	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns]

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes

 V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$


L1 and L2 = equal length 50 Ω impedance lines

 $R_T = 50 \Omega$ terminator internal to scope

Decoupling 0.1 μF from GND to V_{CC} and V_{EE}

All unused outputs are loaded with 50 Ω to GND $C_L = Fixture$ and stray capacitance ≤ 3 pF

Fig. 2 Propagation Delay and Transition Times



F100107 **Quint Exclusive OR/NOR Gate**

F100K ECL Product

Description

The F100107 is a monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs: $F = (D_{1a} \oplus D_{2a}) + (D_{1b} \oplus D_{2b})$ $+(D_{1c} \oplus D_{2c}) + (D_{1d} \oplus D_{2d}) + (D_{1e} \oplus D_{2e}).$

Pin Names

D_{na}-D_{ne}


Data Inputs **Function Input**

Data Outputs

Oa-Oe $\overline{O}_a - \overline{O}_e$

Complementary Data Outputs

Logic Symbol



 $V_{CC} = Pin 6 (9)$

 $V_{CCA} = Pin 7 (10)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lıн	Input HIGH Current D _{2a} - D _{2e} D _{1a} - D _{1e}			250 350	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-96	-66	-46	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	0°C	T _C =	+25°C	T _C =	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tplH tpHL	Propagation Delay D _{2a} -D _{2e} to O, O	0.55	1.90	0.55	1.80	0.55	1.90	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay D _{1a} -D _{1e} to O, O	0.55	1.70	0.55	1.60	0.55	1.70	ns	
tplH tpHL	Propagation Delay Data to F	1.15	2.75	1.15	2.75	1.15	3.00	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.65	0.45	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	0°C	T _C =	+25°C	T _C =	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay D_{2a} - D_{2e} to O , \overline{O}	0.55	1.70	0.55	1.60	0.55	1.70	ns	
tpLH tpHL	Propagation Delay D _{1a} -D _{1e} to O, O	0.55	1.50	0.55	1.40	0.55	1.50	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay Data to F	1.15	2.55	1.15	2.55	1.15	2.80	ns	
tтLH tтнL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.55	0.45	1.70	ns	

^{*}See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100112 Quad Driver

F100K ECL Product

Description

The F100112 is a monolithic quad driver with two OR and two NOR outputs and common enable. The common input is buffered to minimize input loading. If the D inputs are not used the Enable can be used to drive sixteen 50 Ω lines. All inputs have 50 $k\Omega$ pull-down resistors and all outputs are buffered.

Pin Names

 D_a – D_d


Data Inputs

E Ona - Ond Enable Input Data Outputs

 $\frac{O_{na}-O_{nd}}{O_{na}-O_{nd}}$

Complementary Data Outputs

Logic Symbol



 $V_{CC} = Pin 6 (9)$

 $V_{CCA} = Pin 7 (10)$


V_{EE} = Pin 18 (21) () = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current Data Enable			550 450	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-106	-73	-51	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	0°C	T _C = -	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.55	1.50	0.55	1.40	0.45	1.60	ns	
tPLH tPHL	Propagation Delay Enable to Output	0.65	2.00	0.65	1.90	0.65	2.00	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

	,	T _C =	0°C	T _C = -	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Data to Output	0.55	1.30	0.55	1.20	0.45	1.40	ns	
tpLH tpHL	Propagation Delay Enable to Output	0.65	1.80	0.65	1.70	0.65	1.80	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay and Transition Times



F100113 Quad Driver

F100K ECL Product

Description

The F100113 is a monolithic quad driver with two OR and two NOR outputs and common enable. The common input is buffered to minimize input loading. If the D inputs are not used the Enable can be used to drive sixteen 50 Ω lines. All inputs have 50 $k\Omega$ pull-down resistors and all outputs are buffered.

Pin Names

Da- Dd

Data Inputs

E E

Enable Input


Ona-Ond

Data Outputs

 $\overline{O}_{na} - \overline{O}_{nd}$

Complementary Data Outputs

Logic Symbol



 $V_{CC} = Pin 6 (9)$

 $V_{CCA} = Pin 7 (10)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code				
Ceramic DIP	6Y	DC				
Flatpak	4V	FC				

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current Data Enable			550 350	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-116	-80	-56	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C = 0°C		T _C = +25°C		$T_C = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.45	1.40	0.45	1.35	0.45	1.40	ns	
tpLH tpHL	Propagation Delay Enable to Output	0.55	1.90	0.55	1.90	0.55	1.90	ns	Figures 1 and 2
ttlh tthl	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	


Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		$T_C = 0$ °C $T_C = +25$ °		+25°C	Tc =	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Data to Output	0.45	1.20	0.45	1.15	0.45	1.20	ns	
tPLH tPHL	Propagation Delay Enable to Output	0.55	1.70	0.55	1.70	0.55	1.70	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit V_{FF} Notes V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$ PULSE L1 and L2 = equal length 50 Ω impedance lines GEN $R_T = 50 \Omega$ terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF SCOPE Pin numbers shown are for flatpak; for DIP see logic symbol CHAN A 22 20 **50** Ω **50** Ω **50** Ω 17 **50** Ω **50** Ω 16 15 **50** Ω 50 Ω 14 50 Ω 444 50 Ω 10 11 12 **50** Ω **50** Ω 50 Ω •••• SCOPE CHAN B

Fig. 2 Propagation Delay and Transition Times



F100114 Quint Differential Line Receiver

F100K ECL Product

Description

The F100114 is a monolithic quint differential line receiver with emitter-follower outputs. An internal reference supply (VBB) is available for single-ended reception. When used in single-ended operation the apparent input threshold of the true inputs is 25 to 30 mV higher (positive) than the threshold of the complementary inputs. Unlike other F100K ECL devices, the inputs do not have input pull-down resistors.

Active current sources provide common-mode rejection of 1.0 V in either the positive or negative direction. A defined output state exists if both inverting and non-inverting inputs are at the same potential between VEE and VCC. The defined state is logic HIGH on the $\overline{O}_a - \overline{O}_e$ outputs.


Pin Names

Da-De Inverting Data Inputs

Oa-Oe Data Outputs

Oa-Oe Complementary Data Outputs

Logic Symbol




 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$ $V_{EE} = Pin 18 (21)$


() = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

DC Characteristics: VEE = -4.2 V to -4.8 V unless otherwise specified, VCC = VCCA = GND, TC = 0°C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
VIH	Single-ended Input HIGH Voltage	-1165			mV	V _{EE} = -4.5 V	Guaranteed HIGH	
- 111		-1149			mV	V _{EE} = -4.2 V to -4.8 V	Signal for All Inputs*	
VIL	Single-ended Input LOW Voltage			-1475	mV	V _{EE} = -4.5 V	Guaranteed LOW	
				-1491	mV	V _{EE} = -4.2 V to -4.8 V	Signal for All Inputs*	
V _{BB}	Output Reference Voltage	-1380	-1320	-1260	mV	V _{EE} = -4.5 V	Tie Pins 22 (1), 24 (3), 14 (17),	
• 66	Culput Helerence Voltage	-1396	-1320	-1244	mV	V _{EE} = -4.2 V to -4.8 V	16 (19), 20 (23) to Pin 19 (22)	
V _{DIFF}	Input Voltage Differential	150			mV	Required for Fe	ull Output Swing	
Vсм	Common Mode Voltage			1.0	٧	Permissible ±V Respect to V _{BE}		
lін	Input HIGH Current			50	μΑ	$\begin{aligned} & V_{IN} = V_{IH(max)}, D_a - D_e = V_{BB}, \\ & \overline{D}_a - \overline{D}_e = V_{IL(min)} \end{aligned}$		
Ісво	Input Leakage Current	-10			μΑ			
IEE	Power Supply Current	-106	-73	-51	mA	$D_a - D_e = V_{BB}$	$\overline{D_a}$ $\overline{D_e}$ = $V_{IL(min)}$	

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$						
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.55	1.90	0.60	2.00	0.70	2.40	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.55	1.30	0.45	1.20	0.45	1.40	ns	A second

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		T _C = 0°C		$T_C = +25$ °C		$T_C = +85$ °C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.55	1.70	0.60	1.80	0.70	2.20	ns	. Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.55	1.20	0.45	1.10	0.45	1.30	ns	

^{*}One input tied to VBB


Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100117 Triple 2-Wide OA/OAI Gate

F100K ECL Product

Description

The F100117 is a monolithic triple 2-wide OR/AND gate with true and complement outputs. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

D_{na}-D_{nc}

Data Inputs

Ea-Ec

Enable Inputs


Oa-Oc

Data Outputs

 $\overline{O}_a - \overline{O}_c$

Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4V	FC			

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current All Inputs			260	μΑ	$V_{IN} = V_{IH(max)}$
IEE	Power Supply Current	-79	-54	-37	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		$T_C = 0^{\circ}C$ T_C		T _C = -	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tplh tphl	Propagation Delay Data to Output	0.90	2.60	0.90	2.50	0.90	2.60	ns	
tPLH tPHL	Propagation Delay Enable to Output	0.45	1.40	0.45	1.30	0.45	1.40	ns	Figures 1 and 2
tTLH tTHL	Transition Fime 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	$T_C = 0^{\circ}C$ $T_C = +25^{\circ}C$		$T_C = +85$ °C					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay Data to Output	0.90	2.40	0.90	2.30	0.90	2.40	ns		
tpLH tpHL	Propagation Delay Enable to Output	0.45	1.20	0.45	1.10	0.45	1.20	ns	Figures 1 and 2	
ttlh tthl	Transition Time 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.20	ns		

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit




Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope

Decoupling 0.1 μF from GND to Vcc and VEE All unused outputs are loaded with 50 Ω to GND

C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Propagation Delay and Transition Times



F100118 5-Wide 5, 4, 4, 4, 2 OA/OAI Gate

F100K ECL Product


Description

The F100118 is a monolithic 5-wide 5, 4, 4, 4, 2 OR/AND gate with true and complementary outputs. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

D_{na}-D_{ne} O, \overline{O} Data Inputs
Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current All Inputs			350	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-92	-69	-42	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		Tc=	$T_C = 0^{\circ}C$ $T_C = +25^{\circ}C$ $T_C = +25^{\circ}C$		T _C = +85°C				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.85	3.20	0.95	3.20	0.95	3.40	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		T _C =	$c = 0$ °C $T_C = +25$ °C T		$T_C = +85$ °C				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.85	3.00	0.95	3.00	0.95	3.20	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

^{*}See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

Vcc, Vcca = +2 V, VEE = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to Vcc and VEE All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100122 9-Bit Buffer

F100K ECL Product

Description

The F100122 is a monolithic 9-bit buffer. The device contains nine non-inverting buffer gates with single input and output. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names


D1-D9

Data Inputs

01-09

Data Outputs

Logic Symbol



 $V_{CC} = Pin 6 (9)$

V_{CCA} = Pins 1 (4), 7 (10), 13 (16), 19 (22)

 $V_{EE} = Pin 18 (21)$


() = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: VEE = -4.2 V to -4.8 V unless otherwise specified, VCC = VCCA = GND, TC = 0°C to +85°C*

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current			350	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-96	-70	-46	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		$T_C = 0$ °C		T _C = +25°C		T _C = +85°C				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay Data to Output	0.45	1.60	0.45	1.45	0.45	1.60	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.40	ns		

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		$T_C = 0$ °C		$T_C = +25$ °C		T _C = +85°C				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay Data to Output	0.45	1.40	0.45	1.25	0.45	1.40	ns	. Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.30	ns		

^{*}See Family Characteristics for other dc specifications


Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100123 Hex Bus Driver

F100K ECL Product

Description

The F100123 is a monolithic device containing six bus drivers capable of driving terminated lines with terminations as low as 25Ω . To reduce crosstalk, each output has its respective ground connection. Transition times were designed to be longer than on other F100K devices. The driver itself performs the positive logic AND of a data input (D₁-D₆) and the OR of two select inputs (E and either DE₁, DE₂, or DE₃). Enabling of data is possible in multiples of two. *i.e.*, 2, 4, or all 6 paths.

The output voltage LOW level is designed to be more negative than normal ECL outputs (cut off state). This allows an emitter-follower output transistor to turn off when the termination supply is -2.0 V and thus present a high impedance to the data bus.


Pin Names

D₁-D₆ Data Inputs

DE₁-DE₃ Dual Enable Inputs E Common Enable Input

O₁-O₆ Data Outputs

Logic Symbol



 $V_{CC} = Pin 6 (9)$


 $V_{CCA} = Pins 1 (4), 3 (6), 5 (8), 7 (10), 9 (12), 11 (14)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
Vон	Output HIGH Voltage	-1025	-955	-880	mV	V _{EE} = -4.5 V	$V_{IN} = V_{IH(max)}$ or	
VOIT		-1035		-870	mV	$V_{EE} = -4.2 \text{ V}$ to -4.8 V	V _{IL(min)} , Loaded with 25 Ω to −2.0 V	
Voнc	-1035 Output HIGH Corner Voltage				mV	$V_{EE} = -4.5 \text{ V}$	V _{IN} = V _{IH(min)} or	
VORC	Output HIGH Corner Voltage	-1045			mV	V _{EE} = -4.2 V to -4.8 V	$V_{IL(max)}$, Loaded with 25 Ω to -2.3 V	
Vol	Output LOW Voltage Cut-off State			-2200	mV	V _{IN} = V _{IH(min)} of Loaded with 25	, , ,	
Іін	Input HIGH Current Common Enable Data and Dual Enable			330 260	μΑ	V _{IN} = V _{IH(max)}		
IEE	Power Supply Current	-235	-170	-113	mA	Inputs Open		

^{*}See Family Characteristics for other dc specifications.


Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		Tc=	$T_C = 0$ °C $T_C = +25$ °C T		$T_C = +85^{\circ}C$						
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition		
tpLH tpHL	Propagation Delay Data to Output	2.00 1.00	4.30 2.40	1.95 1.00	4.30 2.40	2.00 1.10	4.60 2.60	ns			
tpLH tpHL	Propagation Delay Dual Enable to Output	2.30 1.40	4.70 3.00	2.00 1.40	4.70 3.00	2.30 1.40	5.10 3.40	ns	Figures 1 and 2		
tpLH tpHL	Propagation Delay Common Enable to Output	2.60 1.50	5.40 3.20	2.50 1.50	5.30 3.30	2.80 1.50	5.80 3.60	ns	- 1.ga. 55 1 aa 2		
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.70 0.45	2.10 1.40	0.70 0.45	1.80 1.30	0.70 0.45	2.20 1.40	ns			

Flatpak AC Characteristics: VEE = -4.2 V to -4.8 V, V_{CC} = V_{CCA} = GND

		.Tc =	$T_C = 0^{\circ}C$ $T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Data to Output	2.00 1.00	4.10 2.20	1.95 1.00	4.10 2.20	2.00 1.10	4.40 2.40	ns	
tpLH tpHL	Propagation Delay Dual Enable to Output	2.30 1.40	4.50 2.80	2.00 1.40	4.50 2.80	2.30 1.40	4.90 3.20	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay Common Enable to Output	2.60 1.50	5.20 3.00	2.50 1.50	5.10 3.10	2.80 1.50	5.60 3.40	ns	rigares rana z
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.70 0.45	2.00 1.30	0.70 0.45	1.70 1.20	0.70 0.45	2.10 1.30	ns	

Fig. 1 AC Test Circuit



Notes

 V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$

L1 and L2 = equal length 50 Ω impedance lines


 $R_T = 50 \Omega$ terminator internal to scope

Decoupling 0.1 μF from GND to VCC and VEE All unused outputs are loaded with 50 Ω to GND

C_L = Fixture and stray capacitance ≤ 3 pF

Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100124 Hex TTL-to-ECL Translator

F100K ECL Product

Description


The F100124 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable input (E), when LOW, holds all inverting outputs HIGH and holds all true outputs LOW. The differential outputs allow each circuit to be used as an inverting/non-inverting translator or as a differential line driver. The output levels are voltage compensated.

When the circuit is used in the differential mode, the F100124, due to its high common mode rejection, overcomes voltage gradients between the TTL and ECL ground systems. The V_{EE} and V_{TTL} power may be applied in either order.

TTL Unit Load (U.L.)

Pin Names	Description	HIGH/LOW
D ₀ -D ₅	Data Inputs	0.5/1.0
E	Enable Input	3.0/6.0
Q ₀ -Q ₅	Data Outputs	
$\overline{Q}_0 - \overline{Q}_5$	Complementary	_
	Data Outputs	


Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pins 7 (10), 8 (11) V_{EE} = Pin 18 (21) V_{TTL} = Pin 20 (23) () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC ·
Flatpak	4V	FC

Absolute Maximum Ratings* Above which the useful

life may be impaired

VTTL Pin Potential

to Ground Pin

+6.0 V to -0.5 V

Input Voltage (dc) -0.5 V to V_{TTL}

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$,

 $V_{TTL} = +4.5 \text{ V to} +5.5 \text{ V}, T_{C} = 0^{\circ}\text{C to} +85^{\circ}\text{C}^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
ViH	Input HIGH Voltage	2.0		5.0	V	Guaranteed HIGH Signal for All Inputs
VIL	Input LOW Voltage	0		0.8	٧	Guaranteed LOW Signal for All Inputs
V _{CD}	Input Clamp Diode Voltage	-1.5			V	I _{IN} = -10 mA
Ін	Input HIGH Current Data Enable			20 120	μΑ	$V_{IN} = +2.4 \text{ V},$ All Other Inputs $V_{IN} = \text{GND}$
-111	Input HIGH Current Breakdown Test, All Inputs			1.0	mA	V _{IN} = +5.5 V, All Other Inputs = GND
lıL	Input LOW Current Data Enable	-1.6 -9.6			mA	$V_{IN} = +0.4 \text{ V},$ All Other Inputs $V_{IN} = \text{GND}$
IEE	VEE Power Supply Current	-140	-96	-52	mA	All Inputs V _{IN} = +4.0 V
ITTL	VTTL Power Supply Current		44	75	mA	All Inputs V _{IN} = GND

Ceramic Dual In-line Package AC Characteristics: VEE = -4.2 V to -4.8 V, VCC = VCCA = GND, VTTL = +4.5 V to +5.5 V

		Tc=	$T_C = 0^{\circ}C$ $T_C = +25^{\circ}C$ $T_C =$		$T_C = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.50	3.00	0.50	2.90	0.50	3.00	ns	Figures 1 and 2
t _{TLH}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	

Flatpak AC Characteristics: VEE = -4.2 V to -4.8 V, VCC = VCCA = GND, VTTL = +4.5 V to +5.5 V

		$T_C = 0$ °C		$T_C = +25^{\circ}C$ $T_C = +85^{\circ}C$			+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.50	2.80	0.50	2.70	0.50	2.80	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	

^{*}See Family Characteristics for other absolute maximum ratings and dc specifications.

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay and Transition Times



F100125 Hex ECL-to-TTL Translator

F100K ECL Product

Description


The F100125 is a hex translator for converting F100K logic levels to TTL logic levels. Differential inputs allow each circuit to be used as an inverting, non-inverting or differential receiver. An internal reference voltage generator provides V_{BB} for single-ended operation or for use in Schmitt trigger applications. All inputs have 50 k Ω pull-down resistors; therefore, the outputs will go LOW when the inputs are left unconnected.

When used in the differential mode, the inputs have a common mode rejection of +1 V, making this device tolerant of ground offsets and transients between the signal source and the translator. The VEE and VTTL power may be applied in either order.

TTL Unit Load (U.L.)

Pin Names	Description	HIGH/LOW
D ₀ -D ₅	Data Inputs	_
$\overline{D}_0 - \overline{D}_5$	Inverting Data Inputs	_
Q0-Q5	Data Outputs	50/12.5


Logic Symbol




V_{TTL} = Pins 4 (7), 5 (8) V_{CC} = Pins 6 (9), 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Truth Table

Inp	uts	Outputs
Dn	Dn	Qn
L	Н	L
н	L	Н
L	L	U
Н	Н	U
Open VEE L H VBB VBB	Open VEE VBB VBB L H	L L H H

H = HIGH Voltage Level

L = LOW Voltage Level

U = Undefined

Absolute Maximum Ratings1 Above which the useful life may be impaired

V_{TTL} Pin Potential

to Ground Pin

+6.0 V to -0.5 V

DC Characteristics: V_{EE} = -4.2 V to -4.8 V unless otherwise specified, V_{CC} = GND,

 $V_{TTL} = +4.5 \text{ to} +5.5 \text{ V}, T_{C} = 0^{\circ}\text{C to} +85^{\circ}\text{C}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
Vон	Output HIGH Voltage	2.5			V	$I_{OH} = -2.0 \text{ mA}$	V _{IN} = V _{IH(max)} or	
VoL	Output LOW Voltage			0.5	V	I _{OL} = 20 mA	V _{IL(min)}	
ViH	Single-ended	-1165		-880	mV	V _{EE} = -4.5 V	Guaranteed HIGH	
	Input HIGH Voltage			-880	mV	V _{EE} = -4.2 V to -4.8 V	Signal for All Inputs ²	
VIL	Single-ended	-1810		-1475	mV	V _{EE} = -4.5 V	Guaranteed LOW	
-12	Input LOW Voltage	-1810		-1490	mV	V _{EE} = -4.2 V to -4.8 V	Signal for All Inputs ²	
V _{BB}	Output Reference Voltage	-1380	-1320	-1260	mV	V _{EE} = -4.5 V	Tie Pins 12 (15), 14 (17), 19 (22),	
- 55	· ·	-1396	-1320	-1244	mV	V _{EE} = -4.2 V to -4.8 V	21 (24), 23 (2) to Pin 17 (20)	

Note

1. See Family Characteristics for other absolute maximum ratings

2. One input tied to V_{BB}

DC Characteristics (Cont'd): $V_{EE}=-4.2$ V to -4.8 V unless otherwise specified, $V_{CC}=GND$, $V_{TTL}=+4.5$ to +5.5 V, $T_C=0$ °C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
V _{DIFF}	Input Voltage Differential	150			mV	Required for Full Output Swing
V _{CM}	Common Mode Voltage			1.0	V	Permissible ±V _{CM} with Respect to V _{BB}
lıн	Input HIGH Current			350	μΑ	
liL	Input LOW Current	0.5			μΑ	$V_{IN} = V_{IL} (min) , D_0 - D_5 = V_{BB}$
los	Output Short-circuit Current	-100		-40	mA	V _{OUT} = GND*
lee	VEE Power Supply Current	-85	-60	-40	mA	$D_0 - D_5 = V_{BB}$
ITTL	VTTL Power Supply Current		75	115	mA	$D_0 - D_5 = V_{BB}$

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = \text{GND}$, $V_{TTL} = +4.5 \text{ V}$ to +5.5 V

		T _C =	0°C	C $T_C = +25$ °C $T_C = +$		$T_C = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	0.80	3.50	0.90	3.70	1.00	4.00	ns	Figures 1 and 2
tTLH tTHL	Transition Time 10% to 90%, 90% to 10%	0.50	2.60	0.50	2.60	0.50	2.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = \text{GND}$, $V_{TTL} = +4.5 \text{ V}$ to +5.5 V

		T _C =	0°C	T _C = -	$T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Data to Output	0.80	3.30	0.90	3.50	1.00	3.80	ns	Figures 1 and 2
tTLH tTHL	Transition Time 10% to 90%, 90% to 10%	0.50	2.50	0.50	2.50	0.50	2.50	ns	-

^{*}Test one output at a time.

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay and Transition Times



F100126 9-Bit Backplane Driver

F100K ECL Product

Description

The F100126 contains nine independent, high-speed, buffer gates each with a single input and a single output. The gates are non-inverting. These buffers are useful in bus-oriented systems where minimal output loading or bus isolation is desired. The output transition times are longer to minimize noise when used as a backplane driver.

Pin Names


D1-D9

Data Inputs

01-09

Data Outputs

Logic Symbol



$$D_3 = \frac{(3)24}{(5)} O_3$$

 $V_{CC} = Pin 6 (9)$

 $V_{CCA}\ =\ Pin\ 1\ (4),\ 7\ (10),\ 13\ (16),\ 19\ (22)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak


Ordering Information (See Section 5)

Package	Outline	Order Code								
Ceramic DIP	6Y	DC								
Flatpak	4V	FC								

Connection Diagrams

24-Pin DIP (Top View)





DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current			350	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-96	-70	-46	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		Tc=	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$		$T_C = +85$ °C			,		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
t _{PLH}	Propagation Delay Data to Output	1.05	2.75	1.05	2.75	1.05	2.75	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	1.15	3.40	1.15	3.40	1.05	3.40	ns	rigures rand 2	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$							
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
t _{PLH} t _{PHL}	Propagation Delay Data to Output	1.05	2.55	1.05	2.55	1.05	2.55	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	1.15	3.30	1.15	3.30	1.05	3.30	ns	Tigures Fand 2	

^{*}See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100130 Triple D Latch

F100K ECL Product

Description

The F100130 contains three D-type latches with true and complement outputs and with Common Enable (\overline{E}_C) , Master Set (MS) and Master Reset (MR) inputs. Each latch has its own Enable (\overline{E}_n) , Direct Set (SD_n) and Direct Clear (CD_n) inputs. The Q output follows its Data (D) input when both \overline{E}_n and \overline{E}_C are LOW (transparent mode). When either \overline{E}_n or \overline{E}_C (or both) are HIGH, a latch stores the last valid data present on its D_n input before \overline{E}_n or \overline{E}_C goes HIGH.

Both Master Reset (MR) and Master Set (MS) inputs override the Enable inputs. The individual CD_n and SD_n also override the Enable inputs.


Pin Names

CD_0 - CD_2	Individual Direct Clear Inputs
SD_0-SD_2	Individual Direct Set Inputs
E ₀ -E ₂	Individual Enable Inputs (Active LOW)
Ec	Common Enable Input (Active LOW)
D_0-D_2	Data Inputs
MR	Master Reset Input
MS	Master Set Input
Q_0-Q_2	Data Outputs


Complementary Data Outputs

Logic Symbol


 $\overline{Q}_0 - \overline{Q}_2$



Connection Diagrams




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4V	FC		

Logic Diagram



Truth Tables (Each Latch)

Latch Operation

	Outputs				
Dn	Ēn	Ēc	MS SDn	MR CD _n	Qn
L	L	L	L	L.	L
H X	H	X	L	L	Latched*
Х	×	Н	Ĺ	L	Latched*

Asynchronous Operation

	Outputs				
Dn	Ēn	Ēc	MS SD _n	MR CD _n	Qn
X	Х	Х	Н	L	Н
X	X	Х	L	Н	L
X	х	Х	Н	Н	U

^{*}Retains data presented before E positive transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

U = Undefined

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current Dn CDn, SDn En Ec, MR, MS			350 530 240 450	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-149	-106	-74	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$


		T _C =	$T_C = 0^{\circ}C$ $T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay D _n to Output (Transparent Mode)	0.50	1.80	0.50	1.70	0.50	1.90	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay Ec to Output	0.65	2.10	0.75	2.00	0.75	2.10	ns	, rigures r and I
tPLH tPHL	Propagation Delay CD _n , SD _n , E _n to Output	0.50	2.00	0.60	1.75	0.60	2.00	ns	Figures 1, 2 and 3
tpLH tpHL	Propagation Delay MS, MR to Output	1.10	2.50	1.10	2.40	1.10	2.60	ns	Figures 1 and 2
ttlH ttHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns	Figures 1 and 2
ts	Setup Time D ₀ -D ₂ CD _n , SD _n (Release Time) MR, MS (Release Time)	0.90 1.20 1.90		0.70 1.10 1.90		0.90 1.40 2.00		ns	Figures 3 and 4
th	Hold Time D ₀ - D ₂	0.60		0.60		0.80		ns	Figure 4
t _{pw} (L)	Pulse Width LOW	2.00		2.00		2.00		ns	Figure 2
t _{pw} (H)	Pulse Width HIGH CD _n , SD _n , MR, MS	2.00		2.00		2.00		ns	Figure 3

^{*}See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	0°C	T _C = -	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Мах	Unit	Condition
tpLH tpHL	Propagation Delay Dn to Output (Transparent Mode)	0.50	1.60	0.50	1.50	0.50	1.70	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay E _C to Output	0.65	1.90	0.75	1.80	0.75	1.90	ns	
tpLH tpHL	Propagation Delay CD _n , SD _n , E _n to Output	0.50	1.80	0.60	1.55	0.60	1.80	ns	Figures 1, 2 and 3
tpLH tpHL	Propagation Delay MS, MR to Output	1.10	2.30	1,10	2.20	1.10	2.40	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.50	0.45	1.50	ns	Figures 1 and 2
ts	Setup Time D ₀ -D ₂ CD _n , SD _n (Release Time) MR, MS (Release Time)	0.80 1.10 1.80		0.60 1.00 1.80		0.80 1.30 2.00		ns	Figures 3 and 4
th	Hold Time D ₀ -D ₂	0.50		0.50		0.70		ns	Figure 4
t _{pw} (L)	Pulse Width LOW En, Ec	2.00		2.00		2.00		ns	Figure 2
t _{pw} (H)	Pulse Width HIGH CD _n , SD _n , MR, MS	2.00		2.00		2.00		ns	Figure 3

Fig. 1 AC Test Circuit



V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Enable Timing




Fig. 3 Reset Timing





Fig. 4 Data Setup and Hold Time



 t_{s} is the minimum time before the transition of the enable that information must be present at the data input

 t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100131 Triple D Flip-Flop

F100K ECL Product

Description

The F100131 contains three D-type, edge-triggered master/slave flip-flops with true and complement outputs, a Common Clock (CP_C), and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual Clock (CP_n), Direct Set (SD_n) and Direct Clear (CD_n) inputs. Data enters a master when both CP_n and CP_C are LOW and transfers to a slave when CP_n or CP_C (or both) go HIGH. The Master Set, Master Reset and individual CD_n and SD_n inputs override the Clock inputs.

Pin Names

CP₀-CP₂ Individual Clock Inputs CP_C Common Clock Input


D₀-D₂ Data Inputs

CD₀-CD₂ Individual Direct Clear Inputs SD_n Individual Direct Set Inputs

MR Master Reset Input
MS Master Set Input
Q0-Q2 Data Outputs

Q₀-Q₂ Complementary Data Outputs


Logic Symbol




 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$ $V_{EE} = Pin 18 (21)$ () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4V	FC			

Logic Diagram



Truth Tables (Each Flip Flop)

Synchronous Operation

	Inputs										
Dn	CPn	CPc	MS SD _n	MR CD _n	Q _n (t+1)						
L H L H	니다나	4	L L L	L L L	L H L						
X X X	L H X	L X H	L L L	L L	$\begin{array}{c}Q_n(t)\\Q_n(t)\\Q_n(t)\end{array}$						

Asynchronous Operation

	Outputs				
Dn	CPn	CPc	MS SDn	MR CD _n	Q _n (t+1)
Х	х	Х	Н	L	Н
Χ	Х	Х	L	Н	L
Х	Х	Х	Н	Н	U

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

U = Undefined

t = Time before CP positive transition

t+1 = Time after CP positive transition

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current CP _n , D _n MS, MR, CP _C CD _n , SD _n	·		240 450 530	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-149	-106	-74	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	0°C	T _C = -	+25°C	$T_C = +85^{\circ}C$					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition		
f _{max}	Toggle Frequency	325		325		325		MHz	Figures 2 and 3		
tpLH tpHL	Propagation Delay CP _C to Output	0.75	2.40	0.75	2.15	0.70	2.30	ns	ns Figures 1 and 3		
tpLH tpHL	Propagation Delay CP _n to Output	0.70	2.20	0.70	2.00	0.70	2.20	ns			
tpLH tpHL	Propagation Delay	0.70	1.90	0.70	1.70	0.70	1.80	ns	CP _n , CP _C = L		
tpLH tpHL	CD _n , SD _n to Output		2.10	0.70	2.00	0.70	2.20		CP _n , CP _C = H	Figures	
tpLH tpHL	Propagation Delay	1.10	2.70	1.10	2.60	1.10	2.70	ns	CP _n , CP _C = L	1 and 4	
tpLH tpHL	MS, MR to Output	1.05	3.05	1.05	2.95	1.05	3.05		CP _n , CP _C = H		
tт∟н tтн∟	Transition Time 20% to 80%, 80% to 20%	0.45	2.20	0.45	1.80	0.45	1.90	ns	Figures 1, 3 and	4	
ts	Setup Time Dn	0.90		0.70		0.90		ns	Figure 5	-	
•3	CD _n , SD _n (Release Time) MS, MR (Release Time)	1.50 2.50		1.30 2.30		1.50 2.50			Figure 4		
th	Hold Time D _n	0.60		0.60		0.80		ns	Figure 5		
t _{pw} (H)	Pulse Width HIGH CP _n , CP _C , CD _n , SD _n , MR, MS	2.00		2.00		2.00		ns	Figures 3 and 4		

^{*}See Family Characteristics for other dc specifications.

Flatnak AC Characteristics: \	$V_{EE} = -42 \text{ V} \text{ to}$	-48 V Vcc =	$V_{CCA} =$	GND

		T _C =	0°C	T _C = -	+25°C	T _C = -	+85°C				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition		
f _{max}	Toggle Frequency	350		350		350		MHz	Figures 2 and 3		
tpLH tpHL	Propagation Delay CP _C to Output	0.75	2.20	0.75	1.95	0.70	2.10	ns	ns Figures 1 and 3		
tpLH tpHL	Propagation Delay CP _n to Output		2.00	0.70	1.80	0.70	2.00	ns / rigures / and 3			
tpLH tpHL	Propagation Delay	0.70	1.70	0.70	1.50	0.70	1.60	ns	CP _n , CP _C = L		
tpLH tpHL	CD _n , SD _n to Output		1.90	0.70	1.80	0.70	2.00		CP _n , CP _C = H	Figures	
tpLH tpHL	Propagation Delay	1.10	2.50	1.10	2.40	1.10	2.50	ns	CP _n , CP _C = L	1 and 4	
tpLH tpHL	MS, MR to Output	1.05	2.85	1.05	2.75	1.05	2.85	110	CP _n , CP _C = H		
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.00	0.45	1.60	0.45	1.70	ns	Figures 1, 3 and	4	
ts	Setup Time Dn	0.80		0.60		0.80		ns	Figure 5		
	CD _n , SD _n (Release Time) MS, MR (Release Time)	1.40 2.40	}	1.20 2.20		1.40 2.40		110	Figure 4		
th	Hold Time D _n	0.50		0.50		0.70		ns	Figure 5		
t _{pw} (H)	Pulse Width HIGH CPn, CPc, CDn, SDn, MR, MS	2.00		2.00		2.00		ns	Figures 3 and 4		

Fig. 1 AC Test Circuit





Fig. 2 Toggle Frequency Test Circuit



V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Resets)





Fig. 5 Data Setup and Hold Time



Notes

- t_{s} is the minimum time before the transition of the clock that information must be present at the data input
- t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100136 4-Stage Counter/ Shift Register

F100K ECL Product


Description

The F100136 operates as either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select (S_n) inputs determine the mode of operation, as shown in the Function Select table. Two Count Enable (CEP, CET) inputs are provided for ease of cascading in multistage counters. One Count Enable (CET) input also doubles as a Serial Data (D₀) input for shift-up operation. For shift-down operation D₃ is the Serial Data input. In counting operations the Terminal Count (TC) output goes LOW when the counter reaches 15 in the count/up mode or 0 (zero) in the count/down mode. In the shift modes, the TC output repeats the Q3 output. The dual nature of this TC/Q3 output and the D0/CET input means that one interconnection from one stage to the next higher stage serves as the link for multistage counting or shift-up operation. The individual Preset (P_n) inputs are used to enter data in parallel or to preset the counter in programmable counter applications. A HIGH signal on the Master Reset (MR) input overrides all other inputs and asynchronously clears the flip-flops. In addition, a synchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops.

Pin Names


FIII Nailles	
CP	Clock Pulse Input
CEP	Count Enable Parallel Input (Active LOW)
D ₀ /CET	Serial Data Input/Count Enable
	Trickle Input (Active LOW)
S_0-S_2	Select Inputs
MR	Master Reset Input
P ₀ -P ₃	Preset Inputs
D ₃	Serial Data Input
TC	Terminal Count Output
$Q_0 - Q_3$	Data Outputs
$\overline{Q}_0 - \overline{Q}_3$	Complementary Data Outputs

Logic Symbol




Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4Q	FC			

V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak 3-55

Function Select Table

S ₀	S ₁	S ₂	Function
L	L	L	Parallel load
L	L	Н	Count Down
L	н	L	Shift Left
L	н	Н	Count Up
Н	L	L	Complement
Н	L	Н	Clear
Н	н	L	Shift Right
Н	Н	Н	Hold

Truth Table

	Inputs Out							utpu	ts				
MR	So	S ₁	S ₂	CEP	D ₀ /CET	D ₃	СР	Qo	Q ₁	Q ₂	Q ₃	TC	Mode
L	L	٦	اد	X	X	Х	7	P ₀	P ₁	P ₂	Рз	٦	Preset (Parallel Load)
L	L	L	Η	L	L	Х	7	(Q	0–3)	minu	s 1	1	Count Down
L L	L	L L	ΗH	H X	L H	X X	X X	Q ₀ Q ₀	Q Q	Q ₂ Q ₂	Q3 Q3	① H	Count Down with CEP not active Count Down with CET not active
L	L	Н	٦	Х	Х	Х		Q ₁	Q2	Qз	D ₃	D ₃	Shift Left
L	L	Н	Η	L	L	Х	7	(0	2 0–3)	plus	1	2	Count Up
L L	L	H	H	H X	L H	X X	X X	Q ₀ Q ₀	Q ₁ Q ₁	Q ₂ Q ₂	Q3 Q3	② H	Count Up with CEP not active Count Up with CET not active
L	Н	L	٦	Х	Х	Χ.		\overline{Q}_0	$\overline{\mathbb{Q}}_1$	$\overline{\mathbb{Q}}_2$	Q ₃	L	Invert
L	Н	L	Η	Х	X	Х	了	L	L	L	L	Τ	Clear
L	Н	Н	L	Х	Х	Х	7	D ₀	Q_0	Q ₁	Q ₂	Q ₃	Shift Right
L	Н	Н	Н	Х	х	Х	Х	Q ₀	Q ₁	Q ₂	Q3	Н	Hold
H H H H		LLLHH	LHHLH	X X X X	X L H X	X X X X	X X X X	L L L L	L L L L	L L L L		L H L H	Asynchronous
H H H	HHHH	L H H	LHLH	X X X	X X X	X X X	X X X	LLLL	L L L	L L L	L L L	L H L	Master Reset

 $[\]bigcirc$ = L if Q₀-Q₃ = LLLL

H if $Q_0 - Q_3 \neq LLLL$

 $[\]bigcirc$ = L if Q₀-Q₃ = HHHH H if $Q_0-Q_3 \neq HHHH$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

\(\sum_{=} \text{LOW-to-HIGH Transition} \)

DC Characteristics: VEE =	-4.2 V to -4.8 V un	less otherwise specified, V	Vcc = Vcca =	GND, $T_C = 0^{\circ}C$ to $+85^{\circ}C^*$
---------------------------	---------------------	-----------------------------	--------------	---

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
Іін	Input HIGH Current Pn, Sn CEP MR D3			180 200 240 280	μΑ	VIN = VIH(max)	
	CP D ₀ /CET			390 530			
IEE	Power Supply Current	-283	-195	-136	· mA	Inputs Open	


Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	0°C	T _C = -	+25°C	T _C = -	-85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
f _{shift}	Shift Frequency	250		250		250		MHz	Figures 2 and 3	
tpLH tpHL	Propagation Delay CP to Q_n , \overline{Q}_n	0.85	2.10	0.85	2.10	0.85	2.25	ns	Figures 1 and 3	
tpLH tpHL	Propagation Delay CP to TC	1.90	4.80	1.90	4.60	1.90	5.20	ns	7.90.00 1 0.10 0	
tpLH tpHL	Propagation Delay MR to Q_n , \overline{Q}_n	1.20	2.95	1.35	2.95	1.20	3.10	ns	Figures 1 and 4	
tpLH tpHL	Propagation Delay MR to TC	2.20	4.80	2.20	4.80	2.20	5.30	ns	Trigulos Falla I	
tpLH tpHL	Propagation Delay D ₀ /CET to TC	1.40	3.20	1.40	3.20	1.40	3.50	ns	Figures 1 and 5	
tpLH tpHL	Propagation Delay S _n to TC	1.70	4.60	1.80	4.60	1.80	5.10	ns		
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	Figures 1 and 3	
ts	Setup Time D3 Pn D0/CET, CEP Sn MR (Release Time)	1.20 1.70 1.45 3.30 2.60		1.20 1.70 1.45 3.30 2.60		1.20 1.70 1.45 3.30 2.60		ns	Figure 6	
th	Hold Time D3 Pn D0/CET, CEP Sn	0.20 0.10 0.20 -0.90		0.20 0.10 0.20 -0.90		0.20 0.10 0.20 -0.90		ns .	Figure 6	
t _{pw} (H)	Pulse Width HIGH CP, MR	2.00		2.00		2.00		ns	Figures 3 and 4	

^{*}See Family Characteristics for other dc specifications.

		Tc=	0°C	T _C = -	+25°C	$T_C = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
f _{shift}	Shift Frequency	250		250		250		MHz	Figures 2 and 3	
tplH tpHL	Propagation Delay CP to Q_n , \overline{Q}_n	0.85	1.90	0.85	1.90	0.85	2.05	ns	Figures 1 and 3	
tpLH tpHL	Propagation Delay CP to TC	1.90	4.60	1.90	4.40	1.90	5.00	ns	rigares raina o	
tpLH tpHL	Propagation Delay MR to Q_n , \overline{Q}_n	1.20	2.75	1.35	2.75	1.20	2.90	ns	Figures 1 and 4	
tpLH tpHL	Propagation Delay MR to TC	2.20	4.60	2.20	4.60	2.20	5.10	ns	rigures rand 4	
tpLH tpHL	Propagation Delay D ₀ /CET to TC	1.40	3.00	1.40	3.00	1.40	3.30	ns	Figures 1 and 5	
tpLH tpHL	Propagation Delay S _n to TC	1.70	4.40	1.80	4.40	1.80	4.90	ns	Tigures Fand 3	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	Figures 1 and 3	
ts	Setup Time D3 Pn D0/CET, CEP Sn MR (Release Time)	1.10 1.60 1.35 3.20 2.50		1.10 1.60 1.35 3.20 2.50		1.10 1.60 1.35 3.20 2.50		ns	Figure 6	
th	Hold Time D3 Pn D0/CET, CEP Sn	0.10 0 0.10 -1.00		0.10 0 0.10 -1.00		0.10 0 0.10 -1.00		ns	Figure 6	
t _{pw} (H)	Pulse Width HIGH CP, MR	2.00		2.00		2.00		ns	Figures 3 and 4	

Fig. 1 AC Test Circuit



VCC, V_{CCA} = + 2 V, V_{EE} = -2.5 V L1, L2 and L3 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Shift Frequency Test Circuit (Shift Left)




Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Reset)




Fig. 5 Propagation Delay (Serial Data, Selects)





Fig. 6 Setup and Hold Time




 t_{s} is the minimum time before the transition of the clock that information must be present at the data input

 t_{h} is the minimum time after the transition of the clock that information must remain unchanged at the data input


Application

3-Stage Divider, Preset Count Down Mode




If $S_0 = S_1 = S_2 = LOW$, then $T_C = LOW$

Slow Expansion Scheme



Fast Expansion Scheme



F100141 8-Bit Shift Register

F100K ECL Product

Description


The F100141 contains eight edge-triggered, D-type flip-flops with individual inputs (P_n) and outputs (Q_n) for parallel operation, and with serial inputs (D_n) and steering logic for bidirectional shifting. The flip-flops accept input data a setup time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs S_0 and S_1 , which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Truth Table.

Pin Names

CP	Clock Input
S ₀ , S ₁	Select Inputs
D ₀ , D ₇	Serial Inputs
P ₀ -P ₇	Parallel Inputs
Q0-Q7	Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table

		Inputs					Outputs						
Function	D ₇	D ₀	Si	S ₀	СР	Q ₇	Q ₆	Q ₅	Q4	Q ₃	Q ₂	Q ₁	Q ₀
Load Register	Х	Х	L	L		P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	P ₀
Shift Left Shift Left	X X	L H	L	H	7 7	Q ₆ Q ₆	Q ₅ Q ₅	Q4 Q4	Q ₃ Q ₃	Q ₂ Q ₂	Q ₁ Q ₁	Q ₀ Q ₀	L H
Shift Right Shift Right	L H	X X	H	L	7	L	Q7 Q7	Q ₆ Q ₆	Q ₅ Q ₅	Q4 Q4	Q ₃ Q ₃	Q ₂ Q ₂	Q ₁ Q ₁
Hold Hold Hold	X X X	X X X	H X X	H X X	X H L	* *			- No C	hange - hange - hange -			→

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

J = LOW-to-HIGH transition

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current D_n , P_n , S_n CP			220 550	μΑ	VIN = VIH(max)
lee	Power Supply Current	-238	-170	-119	mA	Inputs Open

^{*}See Family Characteristics for other dc specifications.

Ceramic Dual In-line	Package AC C	haracteristics: VEE :	= -4.2 V to -4.8 V, Vc	c = Vcca = GND
Octaille Dual III-IIIle	I donage AO O	TIGI GOLGI ISTICS: VEE	T.E V 10 T.O V, VO	C - VUUA - CIND

		Tc=	0°C	$T_C = -$	+25°C	$T_C = -$	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
f _{shift}	Shift Frequency	275		275		255		MHz	Figures 2 and 3	
tpLH tpHL	Propagation Delay CP to Output	0.90	2.40	1.10	2.30	1.10	2.50	ns	Figures 1 and 3	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns		
ts	Setup Time D _n , P _n S _n	0.85 2.20		0.85 2.20		0.85 2.20		ns	Figure 4	
th	Hold Time Dn, Pn Sn	0.60 0.10		0.60 0.10		0.60 0.10		ns	Tiguio 4	
t _{pw} (H)	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figure 3	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = V_{CCA} = \text{ GND}$

		T _C =	0°C	T _C = -	+25°C	Tc = -	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
f _{shift}	Shift Frequency	300		300		280		MHz	Figures 2 and 3	
tpLH tpHL	Propagation Delay CP to Output	0.90	2.20	1.10	2.10	1.10	2.30	ns	Figures 1 and 3	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	Trigures 7 and 5	
ts	Setup Time D _n , P _n S _n	0.75 2.10		0.75 2.10		0.75 2.10		ns	Figure 4	
th	Hold Time D _n , P _n S _n	0.50 0		0.50 0		0.50 0		ns	Tiguio 4	
t _{pw} (H)	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figure 3	

Fig. 1 AC Test Circuit





Fig. 2 Shift Frequency Test Circuit (Shift Left)



- 1. For shift right mode pulse generator connected to S_0 is moved to S_1 .
- 2. Pulse generator connected to S₁ has a LOW frequency 99% duty cycle, which allows occasional parallel load.
- 3. The feedback path from output to input should be as short as possible.

Fig. 3 Propagation Delay and Transition Times





Fig. 4 Setup and Hold Times



 t_s is the minimum time before the transition of the clock that information must be present at the data input t_h is the minimum time after the transition of the clock that

th is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100142 4 x 4-Bit Content Addressable Memory

F100K ECL Product


Description

The F100142 is a 4 word x 4-bit Content Addressable Memory (CAM). Each word location has its own address select line. Reading or writing is accomplished when the address select line is LOW. In the Read mode, data from the addressed location appears at the Data (Q_n) outputs. In the Write mode, data is stored in the addressed location. A LOW Write Strobe selects the Read mode. Each Data input has its own Mask input that blocks data storage when the Mask is HIGH. The Data input word is simultaneously compared with each of four memory words. If a search compare results in a match, then the match output will go LOW. A HIGH Mask input on any bit forces a match of that bit. Each input has a 50 k Ω (typical) pull-down resistor tied to VEE.

Pin Names

MKo-MK3	Data Mask Inputs
A ₀ -A ₃	Address Inputs
D ₀ -D ₃	Data Inputs
WS	Write Strobe Input
M ₀ -M ₃	Match Outputs
$\Omega_0 - \Omega_3$	Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC



Truth Table

Operation		Inp	outs		Flip-Flop	Outputs			
Operation	WS	Ai	Dj	MKj	Qij	Mi	Qj		
	WS	A ₀ A ₁ A ₂ A ₃	D ₀ D ₁ D ₂ D ₃	MK ₀ MK ₁ MK ₂ MK ₃		M ₀ M ₁ M ₂ M ₃	Q ₀ Q ₁ Q ₂ Q ₃		
Write Disabled	X X H	H L L	X X X	X H X	NC NC NC	X L X	L Q _{ij} n-1 Q _{ij} n-1		
Write	L L	L	H	L L	H L	L L	H L		
Read	Н	L L	X X	X X	H L	X X	H L		
Match Masked	Н	Х	X	Н	NC	L	х		
Match Not Satisfied	H H H	L H H L	H H L	L L L	L L H	H H H H	L L L		
Match Satisfied	H H H	L H H L	H H L	L L L	H H L	L L L	H L L		

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

NC = No Change from Previous State

WS = Write Strobe

 $A_i = Address$ for ith Word

 $D_j = Data for jth Bit$

MK_i = Data Mask for jth Bit

H = Mask Q_{ij} = Cell State for ith Word,

jth Bit

M_i = Match Output of ith Word

L = True

 $Q_j = Data Output of jth Bit$

Q_{n-1} = Previous Cell State

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lін	Input HIGH Current All Inputs			200	μΑ	V _{IN} = V _{IH (max)}
IEE	Power Supply Current	-288	-190	-114	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		Tc=	$T_C = 0$ °C $T_C = +25$ °C $T_C = +85$ °C						
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{AD}	Address to Data Out	1.20	4.40	1.20	4.30	1.20	4.50	ns	Figures 2 and 3
tDM	Data In to Match Out Time	1.60	3.70	1.60	3.60	1.60	3.80	ns	
t _{MM}	Mask In to "Enable Partial" Match Out Time	1.20	3.90	1.20	3.90	1.20	4.00	ns	Figure 5
t _{DD}	Data In to New Data Out	1.70	4.40	1.70	4.40	1.70	4.60	ns	
two	Write to New Data Out	2.50	5.40	2.50	5.20	2.30	5.10	ns	
tam	Address to Match	2.50	4.60	2.50	4.60	2.50	4.90	ns	Figure 2
tMD	Mask to Data	2.20	4.90	2.20	4.80	2.20	5.00	ns	
twsm	WS to Match	2.80	4.90	2.80	4.80	2.80	5.10	ns	
tw	Write Pulse Width	1.30		1.30		1.30		ns	
tas	Address Setup before Write Time	1.40		1.40		1.40		ns	
tah	Address Hold after Write Time	1.40		1.40		1.40		ns	
tDS	Data In Setup before Write Time	0.60		0.60		0.60		ns	Figure 1
tDH	Data In Hold after Write Time	1.10		1.10		1.10		ns	
tмн	Mask In Hold Write Time	2.50		2.50		2.50		ns	
tms	Mask In Setup Write Time	1.10		1.10		1.10		ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	Figure 2


^{*}See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = V_{CCA} = \text{ GND}$

		T _C =	0°C	T _C =	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tad	Address to Data Out	1.20	4.20	1.20	4.10	1.20	4.30	ns	Figures 2 and 3
t _{DM}	Data In to Match Out Time	1.60	3.50	1.60	3.40	1.60	3.60	ns	,
t _{MM}	Mask In to "Enable Partial" Match Out Time	1.20	3.70	1.20	3.70	1.20	3.80	ns	Figure 5
t _{DD}	Data In to New Data Out	1.70	4.20	1.70	4.20	1.70	4.40	ns	
twp	Write to New Data Out	2.50	5.20	2.50	5.00	2.30	4.90	ns	
tam	Address to Match	2.50	4.40	2.50	4.40	2.50	4.70	ns	Figure 2
tMD	Mask to Data	2.20	4.70	2.20	4.60	2.20	4.80	ns	
twsm	WS to Match	2.80	4.70	2.80	4.60	2.80	4.90	ns	
tw	Write Pulse Width	1.20		1.20		1.20		ns	
tas	Address Setup before Write Time	1.30		1.30		1.30		ns	
tah	Address Hold after Write Time	1.30		1.30		1.30		ns	
tps	Data In Setup before Write Time	0.50		0.50		0.50		ns	Figure 1
t _{DH}	Data In Hold after Write Time	1.00		1.00		1.00		ns	
tMH	Mask In Hold Write Time	2.40		2.40		2.40		ns	
tms	Mask In Setup Write Time	1.00		1.00		1.00		ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	2.20	0.50	2.20	0.50	2.20	ns	Figure 2

Switching Waveforms

Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1, L2 and L3 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μF from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Output Rise and Fall Times and Waveforms




Fig. 3 Write Mode and Read/Write Mode Waveforms




Fig. 4 Read Mode Waveforms





Fig. 5 Search Mode Waveforms



F100145 16 x 4-Bit Read/Write Register File

F100K ECL Product

Description

The F100145 is a 64-bit register file organized as 16 words of four bits each. Separate address inputs for Read (AR_n) and Write (AW_n) operations reduce overall cycle time by allowing one address to be setting up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable (WE) inputs are LOW. the circuit is in the Write mode and the latches are in a Hold mode. When either WE input is HIGH, the circuit is in the Read mode, but the outputs can be forced LOW by a HIGH signal on either of the Output Enable (OE) inputs. This makes it possible to tie one WE input and one OE input together to serve as an active-LOW Chip Select (CS) input. When this wired CS input is HIGH. reading will still take place internally and the resulting data will enter the latches and become available as soon as the CS signal goes LOW, provided that the other OE input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches, and forces the outputs LOW.


Pin Names

AR₀-AR₃ Read Address Inputs
AW₀-AW₃ Write Address Inputs (Active LOW)
WE₁, WE₂ Read Enable Inputs (Active LOW)
OE₁, OE₂ Output Enable Inputs (Active LOW)
D₀-D₃ Data Inputs
MR Master Reset Input


Q₀-Q₃ Data Outputs

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Symbol and Logic Diagram (17)(18)(20)(19)(16)(15)(14)(13) 14 15 17 16 13 12 11 10 OE AR₀ D₀ D₁ D₂ D₃ $V_{CC} = Pin 6 (9)$ (6) 3 $V_{CCA} = Pin 7 (10)$ (5) 2 AR₁ $V_{EE} = Pin 18 (21)$ () = Flatpak (4) AR₂ (3) 24 -AR₃ F100145 (23) 20 AW_0 (24) 21 AW₁ (1)22 -AW₂ (2) 23 · AW₃ MR Q0 Q1 Q2 Q3 D_0 D_1 D_2 D_3 19 (22) (7) (8) (11) (12) **DATA BUFFERS** AR_0 READ AR₁ ADDRESS R/W MULTIPLEXER AR₂ DECODER AR₃ 16 × 4 CELL ARRAY (RAM) AW_0 WRITE AW₁ ADDRESS AW_2 DECODER AW₃ CD E D D D Q Q Q 0E ŌE₁ Q_3

Note that this diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than indicated.

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current All Inputs			240	μΑ	$V_{IN} = V_{IH (max)}$
IEE	Power Supply Current	-247	-170	-119	mA	Inputs Open

^{*}See Family Characteristics for other dc specifications.


Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		T _C =	= 0°C	T _C = -	+25°C	T _C = +	-85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
taa tor tod	Access/Recovery Timing Address Access Output Recivery Output Disable	2.20 1.00 1.00	6.70 2.90 2.90	2.20 1.10 1.10	6.70 2.90 2.90	2.20 1.10 1.10	7.40 3.20 3.20	ns ns ns	Figures 1 and 2a Figures 1 and 2e
trsa1 tweQ	Read Timing Address Setup Output Delay	1.10 2.00	6.10	1.10 2.00	6.10	1.10 2.00	6.60	ns ns	Figures 1 and 2b
trsa2 trha	Output Latch Timing Address Setup Address Hold	4.10 0.10		4.10 0.10		5.60 0.10	v	ns ns	Figures 1 and 2c Figures 1 and 2d
twsa twha twsd twhd tw	Write Timing Address Setup Address Hold Data Setup Data Hold Write Pulse Width, LOW	0.10 1.10 4.10 1.10 4.60		0.10 1.60 5.60 1.60 6.60		0.10 1.60 8.30 1.90 11.60		ns ns ns ns	tw = 6.0 ns Figures 1 and 3
t _M t _{MHW}	Master Reset Timing Reset Pulse Width, LOW WE Hold to Write	5.60 6.30		5.60 7.10		7.60 10.50		ns ns	Figures 1 and 4a
tMQ	Output Disable	2.80		2.80		3.20		ns	Figures 1 and 4b
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = V_{CCA} = \text{ GND}$

		T _C =	0°C	T _C = -	+25°C	$T_C = +$	-85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
taa tor tod	Access/Recovery Timing Address Access Output Recivery Output Disable	2.20 1.00 1.00	6.50 2.70 2.70	2.20 1.10 1.10	6.50 2.70 2.70	2.20 1.10 1.10	7.20 3.00 3.00	ns ns ns	Figures 1 and 2a Figures 1 and 2e
tRSA1	Read Timing Address Setup Output Delay	1.00 2.00	5.90	1.00 2.00	5.90	1.00 2.00	6.40	ns ns	Figures 1 and 2b
trsa2	Output Latch Timing Address Setup Address Hold	4.00 0		4.00 0		5.50 0		ns ns	Figures 1 and 2c Figures 1 and 2d
twsa twha twsd twhd tw	Write Timing Address Setup Address Hold Data Setup Data Hold Write Pulse Width, LOW	0 1.00 4.00 1.00 4.50		0 1.50 5.50 1.50 6.50		0 1.50 8.20 1.80 11.50		ns ns ns ns	tw = 6.0 ns Figures 1 and 3
t _M	Master Reset Timing Reset Pulse Width, LOW WE Hold to Write	5.50 6.20		5.50 7.00		7.50 10.40		ns ns	Figures 1 and 4a
t _{MQ}	Output Disable	2.60		2.60		3.00		ns	Figures 1 and 4b
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	2.20	0.50	2.20	0.50	2.20	ns	


Fig. 1 AC Test Circuit




V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Read Timing


2a Address Access Time ($\overline{WE_1}$ or $\overline{WE_2} = HIGH$; $\overline{OE_1} = \overline{OE_2} = LOW$)




2b Address Setup Time before WE, to Ensure Minimum Delay (unpulsed WE= OE1 = OE2 = LOW)



2c Address Setup Time to Ensure Latching Data from New Address (unpulsed WE = LOW)



2d Address Hold Time to Ensure Latching Data from Old Address (unpulsed WE = LOW)



2e Output Recovery/Disable Times, \overline{OE} to Q_n (unpulsed $\overline{OE} = LOW$)




Fig. 3 Write Timing

Address and Data Setup and Hold Times; Write pulse Width (unpulsed WE = LOW)






Fig. 4 Master Reset Timing

4a Reset Pulse Width; WE Hold Time for Subsequent Writing (address already setup, unpulsed WE = LOW)



4b Output Reset Delay, MR to Qn



F100150 Hex D Latch

F100K ECL Product

Description

The F100150 contains six D-type latches with true and complement outputs, a pair of Common Enables (\overline{E}_a and \overline{E}_b), and a common Master Reset (MR). A Q output follows its D input when both \overline{E}_a and \overline{E}_b are LOW. When either \overline{E}_a or \overline{E}_b (or both) are HIGH, a latch stores the last valid data present on its D input before \overline{E}_a or \overline{E}_b went HIGH. The MR input overrides all other inputs and makes the Q outputs LOW.


Pin Names

D0-D5	Data Inputs
Ea, Eb	Common Enable Inputs (Active LOW)
MR	Asynchronous Master Reset Input

Q₀-Q₅ Data Outputs

Q₀-Q₅ Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4Q	FC		

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Tables (Each Latch)

Latch Operation

	Outputs			
Dn	E _a E _b		MR	Qn
L	L	L	L	L
Н	L	L	L	Н
X	Н	Х	Ŀ	Latched*
X	Х	Н	L	Latched*

Asynchronous Operation

	Outputs			
Dn	Ea	Eb	MR	Qn
X	Х	Х	Н	L

^{*}Retains data present before E positive transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
tıн	Input HIGH Current MR Dn Ea, Eb			450 340 520	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-159	-113	-79	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}$		-25°C	$T_C = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay D _n to Output (Transparent Mode)	0.45	1.50	0.50	1.40	0.50	1.50	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay Ea, Eb to Output	0.75	2.05	0.75	1.85	0.75	2.05	ns	
tPLH tPHL	Propagation Delay MR to Output	0.80	2.40	0.90	2.40	0.90	2.60	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.60	ns	Figures 1 and 2
ts	Setup Time D ₀ -D ₅ MR (Release Time)	0.70 2.10		0.70 2.10		0.70 2.10		ns	Figures 3 and 4
th	Hold Time D ₀ -D ₅	0.70		0.70		0.70		ns	Figure 4
t _{pw} (L)	Pulse Width LOW E _a , E _b	2.00		2.00		2.00		ns	Figure 2
t _{pw} (H)	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

^{*}See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: VFF =	-42 V to -48 V Voc	$= V_{CCA} = GND$
Flatbak AC Characteristics: VFF =	-4.2 V tO -4.0 V, VCC	- VCCA - GND

		Tc=	= 0°C	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay D _n to Output (Transparent Mode)	0.45	1.30	0.50	1.20	0.50	1.30	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay Ea, Eb to Output	0.75	1.85	0.75	1.65	0.75	1.85	ns	
tPLH tPHL	Propagation Delay MR to Output	0.80	2.20	0.90	2.20	0.90	2.40	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.50	ns	Figures 1 and 2
ts	Setup Time Do-D5 MR (Release Time)	0.60 2.00		0.60 2.00		0.60 2.00		ns	Figures 3 and 4
th	Hold Time D ₀ -D ₅	0.60		0.60		0.60		ns	Figure 4
t _{pw} (L)	Pulse Width LOW E _a , E _b	2.00		2.00		2.00		ns	Figure 2
t _{pw} (H)	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Enable Timing




Fig. 3 Reset Timing





Fig. 4 Data Setup and Hold Time



Notes

- t_{S} is the minimum time before the transition of the enable that information must be present at the data input.
- t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input.

F100151 Hex D Flip-Flop

F100K ECL Product

Description

The F100151 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of Common Clock inputs (CPa and CPb) and common Master Reset (MR) input. Data enters a master when both CPa and CPb are LOW and transfers to the slave when CPa and CPb (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW.

Pin Names

D₀-D₅

Data Inputs

CPa, CPb

Common Clock Inputs

MR

Asynchronous Master Reset Input


Q0-Q5

Data Outputs

 $\overline{Q}_0 - \overline{Q}_5$

Complementary Data Outputs

Logic Symbol



 $V_{CC} = Pin 6 (9)$

 $V_{CCA} = Pin 7 (10)$

 $V_{EE} = Pin 18 (21)$


() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4Q	FC		

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Tables (Each Flip-flop)

Synchronous Operation

	Inputs						
Dn	CPa	СРь	MR	Q _n (t+1)			
L H L H		7. r	L L L	L H L H			
X X X	r L H	r H Z	L L L	$\begin{array}{c}Q_n(t)\\Q_n(t)\\Q_n(t)\end{array}$			

Asynchronous Operation

	Outputs			
Dn	CPa	СРь	MR	Q _n (t+1)
Х	Х	Х	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

t = Time before CP positive transition

t+1 = Time after CP positive transition

DC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lін	Input HIGH Current MR Do-D5 CPa, CPb			450 225 520	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-210	-155	-98	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		T _C =	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$						
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
f _{max}	Toggle Frequency	375		375		375		MHz	Figures 2 and 3
tpLH tpHL	Propagation Delay CP _a , CP _b to Output	0.80	2.20	0.80	2.20	0.90	2.40	ns	Figures 1 and 3
tpLH tpHL	Propagation Delay MR to Output	1.20	2.90	1.30	3.00	1.20	3.10	ns	Figures 1 and 4
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.70	0.45	1.80	ns	Figures 1 and 3
ts	Setup Time D ₀ -D ₅ MR (Release Time)	0.70 2.30		0.70 2.30		0.70 2.60		ns	Figure 5 Figure 4
th	Hold Time D ₀ -D ₅	0.70		0.70		0.70		ns	Figure 5
t _{pw} (H)	Pulse Width HIGH CPa, CPb, MR	2.00		2.00		2.00		ns	Figures 3 and 4


^{*}See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	0°C	T _C =	+25°C	$T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Min Max I		Max	Unit	Condition
f _{max}	Toggle Frequency	375		375		375		MHz	Figures 2 and 3
tpLH tpHL	Propagation Delay CPa, CP _b to Output	0.80	2.00	0.80	2.00	0.90	2.20	ns	Figures 1 and 3
tpLH tpHL	Propagation Delay MR to Output	1.20	2.70	1.30	2.80	1.20	2.90	ns	Figures 1 and 4
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figures 1 and 3
ts	Setup Time D ₀ -D ₅ MR (Release Time)	0.60 2.20		0.60 2.20		0.60 2.50		ns	Figure 5 Figure 4
th	Hold Time D ₀ -D ₅	0.60		0.60		0.60		ns	Figure 5
t _{pw} (H)	Pulse Width HIGH CPa, CP _b , MR	2.00		2.00		2.00		ns	Figures 3 and 4

^{*}See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 2 Toggle Frequency Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Jig and stray capacitance \leq 3 pF

Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Reset)





Fig. 5 Setup and Hold Time



Notes

 t_{S} is the minimum time before the transition of the clock that information must be present at the data input

 t_{h} is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100155 Quad Multiplexer/Latch

F100K ECL Product

Description

The F100155 contains four transparent latches, each of which can accept and store data from two sources. When both Enable (\overline{E}_n) inputs are LOW, the data that appears at an output is controlled by the Select (S_n) inputs, as shown in the Operating Mode table. In addition to routing data from either D_0 or D_1 , the Select inputs can force the outputs LOW for the case where the latch is transparent (both Enables are LOW) and can steer a HIGH signal from either D_0 or D_1 to an output. The Select inputs can be tied together for applications requiring only that data be steered from either D_0 or D_1 . A positive-going signal on either Enable input latches the outputs. A HIGH signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs LOW.

Pin Names

E₁, E₂ Enable Inputs (Active LOW)

 So, S1
 Select Inputs


 MR
 Master Reset

 Dna-Dnd
 Data Inputs

 Qa-Qd
 Data Outputs

Qa-Qd Complementary Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4V	FC			

Logic Diagram



Operating Mode Table

	Controls										
Ē1	E ₂	S ₁	S ₀	Qn							
Н	Х	Х	X	Latched*							
Χ	Н	X	Х	Latched*							
L	L	L	L	D _{0x}							
L	L	Н	L	$D_{0x} + D_{1x}$							
L	L	L	Н	L							
L	L	Н	Н	D _{1x}							

^{*}Stores data present before E went HIGH

Truth Table

		Out	puts					
MR	Ē1	E ₂	S ₁	S ₀	D _{1x}	D _{0x}	Qx	Qx
Н	Х	Χ	Х	Х	Х	Х	Н	L
L	L	L	Н	Н	Н	Х	L	Н
L	L	L	Н	Н	L	X	Н	L
L	L	L	L	L	X	Н	L	Н
٦	L	L	L.	L	Х	L.	Н	L
L	L	L	L	Н	X	X	Н	L
L	L	L	Н	L	Н	Х	L	Н
L	L	L	Н	L	Х	Н	L	Н
L	L	L	Н	L	L	L	Н	L
L	Н	Х	Х	Х	X	Χ	Latch	ed*
L	Х	Н	Х	Х	Х	Х	Latch	ed*

H = HIGH Voltage Level

L = LOW Voltage Level
X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Ін	Input HIGH Current S ₀ , S ₁ E ₁ , E ₂ D _{na} -D _{nd} MR			220 350 340 430	μΑ	VIN = VIH (max)
IEE	Power Supply Current	-133	-95	-66	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	0°C	T _C =	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tpHL	Propagation Delay D _{na} -D _{nd} to Output (Transparent Mode)	0.50	1.90	0.60	1.85	0.50	1.90	ns	
tpLH tpHL	Propagation Delay So, S1 to Output (Transparent Mode)	1.50	3.50	1.50	3.40	1.50	3.50	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay E ₁ , E ₂ to Output	0.90	2.50	1.00	2.40	1.00	2.50	ns	
tpLH tpHL	Propagation Delay MR to Output	0.90	3.00	0.90	2.90	0.90	3.00	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.60	2.30	0.60	2.20	0.45	2.30	ns	Figures 1 and 2
ts	Setup Time Dna-Dnd S0, S1 MR (Release Time)	0.90 2.40 1.50		0.90 2.40 1.50		0.90 2.70 1.50		ns	Figure 4 Figure 3
th	Hold Time D _{na} -D _{nd} S ₀ , S ₁	0.40 -0.70		0.40 -0.70		0.40 -0.70		ns	Figure 4
t _{pw} (L)	Pulse Width LOW E ₁ , E ₂	2.00		2.00		2.00		ns	Figure 2
t _{pw} (H)	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

^{*}See Family characteristics for other dc specifications

Flatpak AC Characteristics: VFF =	-12 V to -18 V Voc	$= V_{CCA} = GND$
Flatbak AC Characteristics: VFF —	-4.2 V 10 -4.6 V. VCC	- VCCA - GIND

		Tc=	= 0°C	T _C =	+25°C	T _C =	$T_C = +85^{\circ}C$		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Dna-Dnd to Qutput (Transparent Mode)	0.50	1.70	0.60	1.65	0.50	1.70	ns	
tPLH tPHL	Propagation Delay \$\overline{S}_0\$, \$S_1\$ to Output (Transparent Mode)	1.50	3.30	1.50	3.20	1.50	3.30	ns	Figures 1 and 2
tPLH tpHL	Propagation Delay E ₁ , E ₂ to Output	0.90	2.30	1.00	2.20	1.00	2.30	ns	
tPLH tPHL	Propagation Delay MR to Output	0.90	2.80	0.90	2.70	0.90	2.80	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.60	2.20	0.60	2.10	0.45	2.20	ns	Figures 1 and 2
ts	Setup Time Dna - Dnd So, S1 MR (Release Time)	0.80 2.30 1.40		0.80 2.30 1.40		0.80 2.60 1.40		ns	Figure 4 Figure 3
th	Hold Time Dna-Dnd S0, S1	0.30 -0.80		0.30 -0.80		0.30 -0.80		ns	Figure 4
t _{pw} (L)	Pulse Width LOW E1, E2	2.00		2.00		2.00		ns	Figure 2
t _{pw} (H)	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

Fig. 1 AC Test Circuit



Notes

 V_{CC} , V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance ≤ 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Enable Timing




Fig. 3 Reset Timing





Fig. 4 Setup and Hold Times



Notes

- t_{S} is the minimum time before the transition of the enable that information must be present at the data input
- th is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100156 Mask-Merge/Latch

F100K ECL Product

Description


The F100156 merges two 4-bit words to form a 4-bit output word. The AM_n enable allows the merge of A into B by one, two or three places (per the AS_n value) from the left. The BM_n enable similarly allows the merge of B into A from the left (per the BS_n value). The B merge overrides the A merge when both are enabled. This means A first merges into B and B then merges into the A merge. If the B address is equal to or greater than the A address, then outputs are forced to B.

The merge outputs feed four latches, which have a common enable (\overline{E}) input. All inputs have a 50 k Ω (typical) pull-down resistor tied to VEE. All four outputs do not have pull-down resistors; they have wired-OR capability and will require external resistors.

Pin Names

E	Latch Enable Input (Active LOW)
A ₀ -A ₃	A Data Inputs
B ₀ - B ₃	B Data Inputs
AM_0 , AM_1	A Merge Enable Inputs
BM_0 , BM_1	B Merge Enable Inputs
AS ₀ , AS ₁	A Address Inputs
BS ₀ , BS ₁	B Address Inputs
Q ₀ -Q ₃	Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Note


When \overline{E} is HIGH, Q_n outputs do not change. When \overline{E} is LOW, $Q_n = A$ or B depending on which is selected.

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4Q	FC			

F100156

Logic Diagram



Truth Table

				Inputs									
ı	Merge I	Enable	s		Addr	esses				Outputs			
BM ₁	ВМо	AM ₁	AM ₀	BS ₁	BS ₀	AS ₁	AS ₀	Ē	Q ₀	Q ₁	Q ₂	Q ₃	Remarks
X H	X X	H X	X X	X X	X X	X X	X	L· L	B ₀ B ₀	B ₁ B ₁	B ₂ B ₂	B ₃ B ₃	Select B
L	L	L	L	Х	Х	Х	Х	L	A ₀	A ₁	A ₂	A 3	Select A
L L L	L L L	L L L	HHHH	X X X	X X X	L H H	L H L H	L L L	B ₀ A ₀ A ₀ A ₀	B ₁ B ₁ A ₁ A ₁	B ₂ B ₂ B ₂ A ₂	B3 B3 B3 B3	Merge A → B
L L L	H H H	L L L	L L L	L H H	L H L	X X X	X X X	L L L	A ₀ B ₀ B ₀ B ₀	A ₁ A ₁ B ₁ B ₁	A ₂ A ₂ A ₂ B ₂	A3 A3 A3 A3	Merge B→A
L L L	H H H	L L	Н Н Н	L L L	L L L	L H H	H L H	L L L	A ₀ A ₀ A ₀	B ₁ A ₁ A ₁	B ₂ B ₂ A ₂	B ₃ B ₃ B ₃	Merge A → B
L L L	H H H	L L L	H H H	L L H	H H L	H H H	L H H	L L L	B ₀ B ₀ B ₀	A ₁ A ₁ B ₁	B ₂ A ₂ A ₂	B ₃ B ₃ B ₃	Merge A → B then Merge B → A
L L L	1111		HHHH	H H H H	HHHL	H L L	H L H L	L L L	B ₀ B ₀ B ₀ B ₀ B ₀	B ₁ B ₁ B ₁ B ₁ B ₁	B ₂ B ₂ B ₂ B ₂ B ₂	B3 B3 B3 B3 B3	
L L L	1111	L L L	1111	H H L L	L H H L	L L L	H L H L	L L L	B ₀ B ₀ B ₀ B ₀	B ₁ B ₁ B ₁ B ₁ B ₁	B ₂ B ₂ B ₂ B ₂ B ₂	B3 B3 B3 B3 B3	B Address ≥ A Address
Х	Х	Х	Х	Х	Х	Х	Х	Н	Q ₀	Q ₁	Q ₂	Q ₃	Latch
Before Start	At Start	After End	At End										,

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current A_n , B_n BM_n , AM_n , BS_n , AS_n , \overline{E}			265	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-235	-161	-107	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


	:	T _C =	0°C	T _C = -	+25°C	Tc =	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay A _n , B _n to Outputs (Transparent Mode)	0.45	1.90	0.50	1.80	0.50	2.00	ns		
tpLH tpHL	Propagation Delay E to Outputs	1.00	2.50	1.00	2.40	1.00	2.50	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay AM _n , BM _n , AS _n , BS _n to Outputs (Transparent Mode)	1.20	3.70	1.20	3.70	1.20	3.80	ns	7 790703 7 4110 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.90	0.45	1.80	0.45	1.90	ns		
ts	Setup Time A _n , B _n AM _n , BM _n , AS _n , BS _n	0.80 2.90		0.80 2.90		0.80 2.90		ns	. Figure 3	
th	$\begin{array}{l} \text{Hold Time} \\ \text{A}_n, \text{B}_n \\ \text{AM}_n, \text{BM}_n, \text{AS}_n, \text{BS}_n \end{array}$	2.10 0.80		2.10 0.80		2.10 0.80		ns		
t _{pw} (L)	Pulse Width LOW E	2.00		2.00		2.00		ns	Figure 2	

^{*}See Family Characteristics for other dc specifications

Flatpak AC Characteristics: V_{EE} = -4.2 V to -4.8 V, V_{CC} = V_{CCA} = GND

		Tc=	0°C	$T_C = -$	+25°C	T _C =	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay A _n , B _n to Outputs (Transparent Mode)	0.45	1.70	0.50	1.60	0.50	1.80	ns		
tpLH tpHL	Propagation Delay E to Outputs	1.00	2.30	1.00	2.20	1.00	2.30	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay AM _n , BM _n , AS _n , BS _n to Outputs (Transparent Mode)	1.20	3.50	1.20	3.50	1.20	3.60	ns	rigures i and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.70	0.45	1.80	ns	·	
ts	Setup Time A _n , B _n AM _n , BM _n , AS _n , BS _n	0.70 2.80		0.70 2.80		0.70 2.80		ns	Figure 3	
th	Hold Time A _n , B _n AM _n , BM _n , AS _n , BS _n	2.00 0.70		2.00 0.70		2.00 0.70		ns		
t _{pw} (L)	Pulse Width LOW E	2.00		2.00		2.00		ns	Figure 2	

Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance ≤ 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Enable Timing





Fig. 3 Data Setup and Hold Times



Notes

- t_{s} is the minimum time before the transition of the enable that information must be present at the designated input
- th is the minimum time after the transition of the enable that information must remain unchanged at the designated input

F100158 8-Bit Shift Matrix

F100K ECL Product

Description

The F100158 contains a combinatorial network which performs the function of an 8-bit shift matrix. Three control lines (S_n) are internally decoded and define the number of places which an 8-bit word present at the inputs (D_n) is shifted to the left and presented at the outputs (Z_n) . A Mode Control input (M) is provided which, if LOW, forces LOW all outputs to the right of the one that contains D_7 . This operation is sometimes referred to as LOW backfill. If M is HIGH, an end-around shift is performed such that D_0 appears at the output to the right of the one that contains D_7 . This operation is commonly referred to as barrel shifting.


Pin Names

 D_0-D_7 Data Inputs S_0-S_2 Select Inputs

M Mode Control Input Z_0-Z_7 Data Outputs

.

Logic Symbol




 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 5 (8), 7 (10)$ $V_{EE} = Pin 18 (21)$ () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4Q	FC			

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table

	Inp	uts					Out	puts			
M	S ₀	S ₁	S ₂	Zo	Z ₁	Z ₂	Z ₃	Z4	Z 5	Z ₆	Z 7
Х	L	L	L	D ₀	D ₁	D ₂	Dз	D ₄	D ₅	D ₆	D ₇
L	Н	L	L	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	L
L	L	Н	L	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	L	L
L	Н	Н	L	D ₃	D4	D ₅	D ₆	D ₇	L	L	L
L	L	L	Н	D4	D ₅	D ₆	D ₇	L	L	L	L
L	Н	L	Н	D ₅	D ₆	D ₇	L	L	L	L	L:
L	L	Н	Н	D ₆	D ₇	L	L	L	L	L	L
L	Н	Н	Η	D ₇	L	L	L	L	L	L	Ŀ
Н	Н	L	L	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀
Н	L	Н	L	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	Do	D ₁
Н	Н	Н	L	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂
Н	L	L	Н	D4	D ₅	D ₆	D ₇	Do	D ₁	D ₂	D ₃
Н	Н	L	Н	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃	D4
Н	L	Н	Н	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃	D4	D ₅
Н	Н	Н	Н	D ₇	D ₀	D ₁	D ₂	Dз	D ₄	D ₅	D ₆

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lін	Input HIGH Current All Inputs			220	μΑ	$V_{IN} = V_{IH(max)}$
lEE	Power Supply Current	-205	-140	-95	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		Tc=	T _C = 0°C		$T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay D _n to Output	1.10	2.80	1.10	2.70	1.10	2.80	ns	
tplíh tphl	Propagation Delay M to Output	1.15	4.20	1.25	4.20	1.15	4.20	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay S _n to Output	1.70	4.20	1.70	4.20	1.70	4.20	ns	1.194.00 / 4.10 2
ttlh tthl	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	0°C	Tc =	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Dn to Output	1.10	2.60	1.10	2.50	1.10	2.60	ns	
tpLH tpHL	Propagation Delay M to Output	1.15	4.00	1.25	4.00	1.15	4.00	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay S _n to Output	1.70	4.00	1.70	4.00	1.70	4.00	ns	
ttlH ttHL	Transition Time 20% to 80%, 80% to 20%	0.50	2.20	0.50	2.20	0.50	2.20	ns	·

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes

 V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$

L1 and L2 = equal length 50 Ω impedance lines

 $R_T = 50 \Omega$ terminator internal to scope


Decoupling 0.1 µF from GND to VCC and VEE

All unused outputs are loaded with 50 Ω to GND

C_L = Fixture and stray capacitance ≤ 3 pF

Pin numbers shown are for flatpak; for DIP refer to logic symbol

Fig. 2 Propagation Delay and Transition Times



Applications


The following technique uses two ranks of F100158s to shift a 64-bit word from 0 to 63 places. Although two stage delays are required (one for each rank), the total shift takes only about 4 ns. This technique performs a bit shift on each 8-bit byte in the first rank and then a modulo-8 byte shift on the 64 bit word in the second rank.

Basic 16-Bit 0-7 Place Shifter

Figure 3 shows the basic 0-7 place shift technique which can be expanded to accommodate any word

length. Each 8-bit byte requires a pair of F100158s operating in the LOW backfill mode. The address lines for each pair of ICs are driven out of phase by three OR gates. Inputs for the two ICs are taken from two bytes transposed in order; outputs are transposed and emitter-OR tied. One device shifts right from location 0 and the other shifts left from location 7. The bits shifted off one pair are picked up by the next pair of F100158s or — in the case of the last one in the rank — returned to the first device. The net result is a 0-7 place shift of the entire word.

Fig. 3 Basic 16-Bit 0-7 Place Shifter



3-111

Expanding to 64-Bit Word and 64-Place Shift

The basic 0-7 place shift technique can be expanded to accommodate a 64-bit word shifted from 0 to 63 places, however, two ranks of F100158s are required (Figure 4). The first rank is identical to the one illustrated in Figure 3 except it contains a total of 16 devices. The second rank consists of eight additional F100158s connected in the modulo-8 configuration shown in Figure 5.

The modulo-8 rank is used to simulate an 8-bit simultaneous shift since the F100158 cannot shift in 8-bit jumps. The modulo-8 configuration is achieved by wiring the first rank and the output device to the second rank as illustrated in *Figure 5*. The LSB of each output byte in the first rank is wired to one of the eight inputs of

the first F100158 in the second rank. The next least significant bit of each first-rank F100158 pair, however, is connected to the inputs of the second F100158 in the second rank. The other first-ranked outputs are connected in a similar fashion to the remainder of the second-rank inputs. Ultimately, the outputs of the second rank must then be connected to reform the final usable 64-bit word so that the bits are again ordered from 0-63.

The effect is that each single-location shift in the second rank appears to be an eight place shift in the final word due to the way the inputs and outputs of the second rank are connected. The combination of the two ranks produces the 64-place shift of the entire word.

Fig. 4 64-Bit 0 - Place Barrel Shifter





Fig. 5 Modulo-8 Shift



F100160 Dual Parity Checker/Generator

F100K ECL Product

Description

The F100160 is a dual parity checker/generator. Each half has nine inputs; the output is HIGH when an even number of inputs are HIGH. One of the nine inputs (I_a or I_b) has the shorter through-put delay and is therefore preferred as the expansion input for generating parity for 16 or more bits. The F100160 also has a Compare $\overline{(C)}$ output which allows the circuit to compare two 8-bit words. The \overline{C} output is LOW when the two words match, bit for bit.

Pin Names

la, lb, Ina, Inb


Data Inputs

 $\frac{Z_a, Z_b}{C}$

Parity Odd Outputs

Compare Output

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table (Each Half)

Sum of HIGH Inputs	Output Z
Even	HIGH
Odd	LOW

Comparator Function

$$\overline{C} = (I_{0a} \oplus I_{1a}) + (I_{2a} \oplus I_{3a}) + (I_{4a} \oplus I_{5a}) + (I_{6a} \oplus I_{7a}) + (I_{0b} \oplus I_{1b}) + (I_{2b} \oplus I_{3b}) + (I_{4b} \oplus I_{5b}) + (I_{6b} \oplus I_{7b})$$

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current I _a , I _b I _{na} , I _{nb}			340 240	. μΑ .	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-115	-82	-57	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	T _C = 0°C T		$T_C = +25^{\circ}C$		T _C = +85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Ina, Inb to Za, Zb	1.30	4.30	1.30	4.10	1.30	4.30	ns	
tpLH tpHL	Propagation Delay Ina, Inb to C	1.20	3.30	1.20	3.10	1.20	3.30	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay Ina, Inb to Za, Zb	0.50	1.60	0.50	1.50	0.50	1.60	ns	, rigiares i and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C = 0°C		T _C = +25°C		$T_C = +85$ °C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay Ina, Inb to Za, Zb	1.30	4.10	1.30	3.90	1.30	4.10	ns	
tPLH tPHL	Propagation Delay Ina, Inb to C	1.20	3.10	1.20	2.90	1.20	3.10	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay Ia, Ib to Za, Zb	0.50	1.40	0.50	1.30	0.50	1.40	ns	rigaros rama E
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



 V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$

L1 and L2 = equal length 50 Ω impedance lines


 $R_T = 50 \Omega$ terminator internal to scope

Decoupling 0.1 μF from GND to Vcc and VEE All unused outputs are loaded with 50 Ω to GND

C_L = Fixture and stray capacitance ≤ 3 pF

Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100163 Dual 8-Input Multiplexer

F100K ECL Product


Description

The F100163 is a dual 8-input multiplexer. The Data Select (S_n) inputs determine which bit $(A_n$ and $B_n)$ will be presented at the outputs $(Z_a$ and Z_b respectively). The same bit (0-7) will be selected for both the Z_a and Z_b output.

Pin Names

S0 - S2 Data Select Inputs
A0 - A7 A Data Inputs
B0 - B7 B Data Inputs
Za, Zb Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4V	FC			

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table

				lı	nput	ts					Outputs
S	elec	:t									
S ₂	S ₁	S ₀	A7 B7	A6 B6	A5 B5	A4 B4	A3 B3	A ₂ B ₂	A1 B1	A ₀ B ₀	Z _a Z _b
L L	L L	L L								LΗ	ıΙ
L L	LL	H							L H		L H
L L	ΗH	L						L H			L H
L	Н	H					L H				L H
H H	L	L				L					L H
H	لـ لـ	ΙI			ıΙ						L H
H	ΙI	L L		ıΙ							L H
НН	ΗH	H H	L H								L H

H = HIGH Voltage Level L = LOW Voltage Level

Blank = X = Don't Care

DC Characteristics: V_{EE} = -4.2 V to -4.8 V unless otherwise specified, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C*

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lін	Input HIGH Current Sn An, Bn			265 340	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-153	-110	-76	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	$T_C = 0$ °C		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay A ₀ -A ₇ , B ₀ -B ₇ to Output	0.55	1.65	0.60	1.70	0.65	1.80	ns	
tPLH tPHL	Propagation Delay S ₀ -S ₂ to Output	1.10	2.80	1.10	2.80	1.20	3.10	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	1.85	0.55	1.80	0.50	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	∍ 0°C	T _C =	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay A ₀ -A ₇ , B ₀ -B ₇ to Output	0.55	1.45	0.60	1.50	0.65	1.60	ns	
tPLH tPHL	Propagation Delay S ₀ -S ₂ to Output	1.10	2.60	1.10	2.60	1.20	2.90	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	1.75	0.55	1.70	0.50	1.70	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



 V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$

L1 and L2 = equal length 50 Ω impedance lines

 $R_T = 50 \Omega$ terminator internal to scope


Decoupling 0.1 μF from GND to Vcc and VEE

All unused outputs are loaded with 50 Ω to GND

 C_L = Fixture and stray capacitance \leq 3 pF

Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100164 16-Input Multiplexer

F100K ECL Product


Description

The F100164 is a 16-input multiplexer. Data paths are controlled by four Select lines (S_0-S_3) . Their decoding is shown in the truth table. Output data polarity is the same as the selected input data.

Pin Names

 I_0 - I_{15} Data Inputs S_0 - S_3 Select Inputs Z Data Output

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table

	Select	Inputs		Output
S ₀	S ₁	S ₂	S ₃	Z
L H L	L L H	L L L	L L L	10 11 12 13
L H L	L L H	H H H H	L L	4 5 6 7
L H L H	L L H	L L L	H H H	8 9 10 11
H	LHH	H H H	1111	112 113 114 115

H = HIGH Voltage Level L = LOW Voltage Level

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lін	Input HIGH Current In So, S1 S2, S3	·		280 240 200	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-105	-70	-49	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		Tc=	$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}$		+85°C					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay I ₀ -I ₁₅ to Output	0.80	2.20	0.90	2.35	0.90	2.55	ns		
tPLH tPHL	Propagation Delay S ₀ , S ₁ to Output	1.45	3.10	1.45	3.20	1.55	3.60	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay S ₂ , S ₃ to Output	1.10	2.45	1.10	2.50	1.20	2.80	ns	- rigures r and z	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns		

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = V_{CCA} = \text{ GND}$

		Tc=	$T_C = 0$ °C		$T_C = +25$ °C		+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay	0.80	2.00	0.90	2.15	0.90	2.35	ns		
tpLH tpHL	Propagation Delay S ₀ , S ₁ to Output	1.45	2.90	1.45	3.00	1.55	3.40	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay S ₂ , S ₃ to Output	1.10	2.25	1.10	2.30	1.20	2.60	ns	Tigaroo rana z	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns		

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit




V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE}

Decoupling 0.1 $\mu {\rm F}$ from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND

 C_L = Fixture and stray capacitance ≤ 3 pF

Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100165 Universal Priority Encoder

F100K ECL Product

Description

The F100165 contains eight input latches with a common Enable $\overline{(E)}$ followed by encoding logic which generates the binary address of the highest priority input having a HIGH signal. The circuit operates as a dual 4-input encoder when the Mode Control (M) input is LOW, and as a signal 8-input encoder when M is HIGH. In the 8-input mode, Q_0 , Q_1 and Q_2 are the relevant outputs, I_0 is the highest priority input and GS_1 is the relevant Group Signal output. In the dual mode, Q_0 , Q_1 and GS_1 operate with I_0-I_3 . Q_2 , Q_3 and GS_2 operate with I_4-I_7 . A GS output goes LOW when its pertinent inputs are all LOW.

Inputs are latched when E goes HIGH. A HIGH signal on the Output Enable (\overline{OE}) input forces all Q outputs LOW and GS outputs HIGH. Expansion to accommodate more inputs can be done by connecting the GS output of a higher priority group to the \overline{OE} input of the next lower priority group.

Pin Names

I₀ - I₇ Data Inputs

Enable Input (Active LOW)


OE Output Enable Input (Active LOW)

M Mode Control Input

GS₁-GS₂ Group Signal Outputs

 Q_0-Q_3 Data Outputs $\overline{Q}_0-\overline{Q}_3$ Complementary Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC



Truth Table

				lı	nputs								0	utputs		
E	ŌĒ	М	lo	l ₁	12	lз	14	15	16	17	Q ₀	Q ₁	Q ₂	Qз	GS ₁	GS ₂
L	L	٦	Н	X	Х	Х					L	L			Н	
L	L	L	L	H	Х	X					H	L			H	
L	L		L	L	Н	X H						H			H	
L	L	L	L	L	Ĺ	L					'.'	Ľ			L	
L	L	L					Н	Х	Х	Х			L	L		Н
L	L	L					L	Н	X	Х			Н	L		Н
·L	L	L					L	L	Н	X _,			l L	H		H
L	L	L					L	L	L	L			L	L		L
	ı	Н	Н	X	X	X	Х	X	X	X	1	. 1	'		Н	Н
Ĺ	L	Н	L	Н	X	X	X	X	X	X	Н	Ē	Ĺ	L	н	Н
L	L	Н	L	L	Н	Χ	Х	Χ	Χ	Х	L	· H	L	L	Н	н
L	L	H	L	L	L	H	X	Х	Х	Х	Н	Н	L	L	H	Н
L	L	H		L	L	L	H	X	X X	X		L	H	L	H	H
L	L	l H		Ĺ	L	L	[L	Ĥ	x	''	H	H	L	l н	H
Ĺ	L	Н	L	L	L	L	L	L	L	Н	.Н.	Н	Н	L	Н	Н
L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	Н
X	Н	Х	Х	Х	Х	Х	Х	Х	х	Х	L	L	L	L	Н	Н
Н	L	L	Х	Х	Х	Х	Х	Х	Х	Х						nd M = L
Н	L	Н	Х	X	X	X	X	X	Х	X	Given	by I ₀ -I	7 when	E was	LOW ar	nd M = H

H = HIGH Voltage Level L = LOW Voltage Level Blank = X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current All Inputs			230	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-200	-140	-77	mA	Inputs Open

^{*}See Family Characteristics for other dc specifications.

Ceramic Dual In-line Package	AC Characteristics: VEE = -	42 V to -48 V Vcc = Vcc = 1	= GND
Cerannic Duai infinie Fackage	: AC Characteristics, ver	4.2 V LO -4.0 V. VCC - VCCA :	– GIND

		T _C =	$T_C = 0^{\circ}C$		+25°C	$T_C = -$	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay I ₀ -I ₇ to Q ₀ -Q ₃ , \overline{Q}_0 - \overline{Q}_3 (Transparent Mode)	1.10	4.10	1.10	4.10	1.10	4.60	ns	Figures 1 and 3
tpLH tpHL	Propagation Delay I ₀ -I ₇ to GS ₁ -GS ₂ (Transparent Mode)	1.30	3.90	1.30	3.90	1.30	4.20	ns	riguise i and o
tpLH tpHL	Propagation Delay \overline{OE} to $Q_0 - Q_3$, $\overline{Q}_0 - \overline{Q}_3$	1.00	3.00	1.00	3.00	1.10	3.30	ns	
tpLH tpHL	Propagation Delay OE to GS1-GS2	1.10	2.60	1.10	2.60	1.20	2.80	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay M to $Q_0 - Q_3$, $\overline{Q}_0 - \overline{Q}_3$	0.90	3.60	1.00	3.60	1.00	3.80	ns	
tpLH tpHL	Propagation Delay E to Q ₀ -Q ₃ , Q ₀ -Q ₃	1.50	4.70	1.50	4.60	1.50	5.00	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 1, 2 and 3
ts	Setup Time I ₀ -I ₇	1.00		0.90		1.00		ns	Figure 4
th	Hold Time I ₀ -I ₇	1.20		1.20		1.20		ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = V_{CCA} = \text{ GND}$

		T _C =	0°C	T _C =	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay I_0 - I_7 to Q_0 - Q_3 , \overline{Q}_0 - \overline{Q}_3 (Transparent Mode)	1.10	3.90	1.10	3.90	1.10	4.40	ns	Figures 1 and 3
tpLH tpHL	Propagation Delay I ₀ -I ₇ to GS ₁ -GS ₂ (Transparent Mode)	1.30	3.70	1.30	3.70	1.30	4.00	ns	, iga so y and s
tpLH tpHL	Propagation Delay \overline{OE} to $Q_0 - Q_3$, $\overline{Q}_0 - \overline{Q}_3$	1.00	2.80	1.00	2.80	1.10	3.10	ns	
tpLH tpHL	Propagation Delay OE to GS1-GS2	1.10	2.40	1.10	2.40	1.20	2.60	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay M to Q ₀ -Q ₃ , Q ₀ -Q ₃	0.90	3.40	1.00	3.40	1.00	3.60	ns	
tpLH tpHL	Propagation Delay E to Q ₀ -Q ₃ , Q ₀ -Q ₃	1.50	4.50	1.50	4.40	1.50	4.80	ns	Figures 1 and 3
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	Figures 1, 2 and 3
ts	Setup Time Io-I7	0.90		0.80		0.90		ns	Figure 4
th	Hold Time I ₀ -I ₇	1.10		1.10		1.10		ns	

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay (M, \overline{OE}) and Transition Times



V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length $50~\Omega$ impedance lines $R_T = 50~\Omega$ terminator internal to scope Decoupling $0.1~\mu F$ from GND to V_{CC} and V_{EE} All unused outputs are loaded with $50~\Omega$ to GND C_L = Fixture and stray capacitance $\leq 3~pF$ Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 3 Enable Timing





Fig. 4 Setup and Hold Times



- t_{S} is the minimum time before the transition of the enable that information must be present at the data input
- t_{h} is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100166 9-Bit Comparator

F100K ECL Product

Description

The F100166 is a 9-bit magnitude comparator which compares the arithmetic value of two 9-bit words and indicates whether one word is greater than, or equal to, the other. Other functions can be generated by the wire-OR of the outputs.

Pin Names

 $A_0 - A_8$

A Data Inputs

B₀ – B₈

B Data Inputs

A > B

A Greater than B Output

B > A


B Greater than A Output

 $\frac{B}{A = B}$

Complement A Equal to B Output

(Active LOW)

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table

			Outputs								
A ₈ B ₈	A7B7	A ₆ B ₆	A5B5	A4B4	A3B3	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	A > B	B > A	$\overline{A = B}$
H L L H A ₈ = B ₈ A ₈ = B ₈	H L L H								H L H L	LHLH	Н Н Н
$A_8 = B_8$ $A_8 = B_8$	A ₇ = B ₇ A ₇ = B ₇ A ₇ = B ₇ A ₇ = B ₇	L H A ₆ = B ₆	H L L H						ΗLIL	LHLH	H H H
$A_8 = B_8$ $A_8 = B_8$	$A_7 = B_7$ $A_7 = B_7$	$A_6 = B_6$ $A_6 = B_6$ $A_6 = B_6$ $A_6 = B_6$	$A_5 = B_5$ $A_5 = B_5$	L H A ₄ = B ₄					ILIL	L H H	HHHH
$A_8 = B_8$ $A_8 = B_8$	$A_7 = B_7$ $A_7 = B_7$	1	$A_5 = B_5$ $A_5 = B_5$	$A_4 = B_4$ $A_4 = B_4$		1	H L L H		H L H L	L H L H	H H H
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A4 = B4	A ₃ = B ₃ A ₃ = B ₃ A ₃ = B ₃	$A_2 = B_2$	A1 = B1	$\begin{array}{ccc} H & L \\ L & H \\ A_0 = B_0 \end{array}$	H L L	L H L	H H L

H = HIGH Voltage Level L = LOW Voltage Level B

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current All Inputs			250	μΑ	$V_{IN} = V_{IH(max)}$
IEE	Power Supply Current	-238	-170	-119	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


		T _C =	$T_C = 0$ °C		+25°C	T _C = -	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay Data to Output	1.40	3.50	1.40	3.50	1.40	3.90	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.55	0.45	1.50	0.45	1.50	ns	Figures 1 and 2	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	$T_C = 0$ °C		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay Data to Output	1.40	3.30	1.40	3.30	1.40	3.70	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.45	0.45	1.40	0.45	1.40	ns	rigaros rana 2


^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Voc. Voca = +2 V, Vee = -2.5 V
L1 and L2 = equal length $50~\Omega$ impedance lines $R_T = 50~\Omega$ terminator internal to scope
Decoupling 0.1 μF from GND to Voc and Vee
All unused outputs are loaded with $50~\Omega$ to GND $C_L = Fixture$ and stray capacitance $\leq 3~pF$ Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100170 **Universal Demultiplexer/** Decoder

F100K ECL Product

Description

The F100170 universal demultiplexer/decoder functions as either a dual 1-of-4 decoder or as a single 1-of-8 decoder, depending on the signal applied to the Mode Control (M) input. In the dual mode, each half has a pair of active-LOW Enable (E) inputs. Pin assignments for the E inputs are such that in the 1-of-8 mode they can easily be tied together in pairs to provide two active-LOW enables (E_{1a} to E_{1b}, E_{2a} to E_{2b}). Signals applied to auxiliary inputs Ha, Hb and Hc determine whether the outputs are active HIGH or active LOW. In the dual 1-of-4 mode the Address inputs are A_{0a}, A_{1a} and A_{0b}, A_{1b} with A_{2a} unused (i.e., left open, tied to VEE or with LOW signal applied). In the 1-of-8 mode, the Address inputs are A_{0a}, A_{1a}, A_{2a} with A_{0b} and A_{1b} LOW or open.

Pin Names

Ana, Anb Ena, Enb

Address Inputs

Enable Inputs Mode Control Input

М Ha

Z₀-Z₃ (Z_{0a}-Z_{3a}) Polarity Select Input

Hь

Z₄-Z₇ (Z_{0b}-Z₀₃) Polarity Select Input

Hc

Common Polarity Select Input

 $Z_{0}-Z_{7}$

Single 1-of-8 Data Outputs Dual 1-of-4 Data Outputs


 Z_{na}, Z_{nb}

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Symbols

Single 1-of-8 Application




Dual 1-of-4 Application




 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$ $V_{EE} = Pin 18 (21)$ () = Flatpak

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Note (Z_n) for 1-of-4 applications

Truth Tables

Dual 1-of-4 Mode $(M = A_{2a} = H_c = LOW)$

	Inp	uts				H Output		Active LOW Outputs (H _a and H _b inputs LOW)				
E _{1a}	E _{2a}	A _{1a}	A _{0a}	Z _{0a}	Z _{1a}	Z _{2a}	Z _{3a}	Z _{0a}	Z _{1a}	Z _{2a}	Z _{3a}	
E _{1b}	E _{2b}	A _{1b}	A _{0b}	Z _{0b}	Z _{1b}	Z _{2b}	Z _{3b}	Z _{0b}	Z _{1b}	Z _{2b}	Z _{3b}	
H	X	X	X	L	L	L	L	H	H	H	H	
X	H	X	X	L	L	L	L		H	H	H	
L L L	L L	L L H	L H L	H L L	L H L	L L H L	L L H	L H H	H L H	H H L H	H H H L	

Single 1-of-8 Mode (M = HIGH;

 $A_{0b} = A_{1b} = H_a = H_b = LOW$

Inputs						Active HIGH Outputs* (H _C Input HIGH)							
E ₁	E ₂	A _{2a}	A1a	A _{0a}	Z ₀	Z ₁	Z ₂	Zз	Z4	Z 5	Z ₆	Z 7	
H	X H	X X	X X	X	L L	L L	L	L	L	L	L	L	
L L L	LLLL	L L L	LLHH	LHLH	HLLL	L H L L	LLHL	LLLH		L L L	L L L	L L L	
L L L		H H H	JJII	コエコエ	L L L	L L L L	لـ لـ لـ لـ		IJJJ	L H L L	L H L	L L H	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

^{*}for H_c = LOW, output states are complemented

 $[\]overline{E}_1 = \overline{E}_{1a}$ and \overline{E}_{1b} wired; $\overline{E}_2 = \overline{E}_{2a}$ and \overline{E}_{2b} wired

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current H _c , A _{0a} , A _{1a} , A _{2a} All Others			310 250	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-153	-109	-76	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	$T_C = 0$ °C $T_C = +25$ °C T_C		$T_C = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay E _{na} , E _{nb} to Output	0.90	2.30	0.90	2.20	0.90	2.30	ns	
tPLH tPHL	Propagation Delay A _{na} , A _{nb} to Output	1.00	2.80	1.00	2.70	1.00	2.90	ns	
tPLH tPHL	Propagation Delay Ha, Hb, Hc to Output	1.00	3.00	1.00	2.90	1.00	3.00	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay M to Output	1.50	3.90	1.60	3.80	1.60	3.90	ns	e e e e e e e e e e e e e e e e e e e
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	0°C	T _C = -	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay E _{na} , E _{nb} to Output	0.90	2.10	0.90	2.00	0.90	2.10	ns	
tpLH tpHL	Propagation Delay A _{na} , A _{nb} to Output	1.00	2.60	1.00	2.50	1.00	2.70	ns	
tpLH tpHL	Propagation Delay H _a , H _b , H _c to Output	1.00	2.80	1.00	2.70	1.00	2.80	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay M to Output	1.50	3.70	1.60	3.60	1.60	3.70	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.70	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay and Transition Times



VCC, VCCA = ± 2 V, VEE = ± 2.5 V L1 and L2 = equal length ± 50 ± 10 impedance lines R_T = ± 50 ± 10 terminator internal to scope Decoupling 0.1 ± 10 from GND to Vcc and VEE All unused outputs are loaded with ± 50 ± 10 GND C_L = Fixture and stray capacitance ± 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

F100171 Triple 4-Input Multiplexer with Enable

F100K ECL Product

Description

The F100171 contains three 4-input multiplexers which share a common decoder (inputs S_0 and S_1). Output buffer gates provide true and complement outputs. A HIGH on the Enable input $\overline{(E)}$ forces all true outputs LOW (see Truth Table).

Pin Names

10x - 13x

Data Inputs

 S_0, S_1

Select Inputs

E

Enable Input (Active LOW)


 $Z_a - Z_c$

Data Outputs

 $\overline{Z}_a - \overline{Z}_c$

Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Table

	Outputs		
E	S ₀	S ₁	Zn
L	L	L	I _{0x}
L	н	L	l _{1x}
L	L	Н	l _{2x}
L	н	Н	l _{3x}
Н	X	Х	L.

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
	Input HIGH Current		-			
lін	I _{0x} -I _{3x} S ₀ , S ₁ , E	Feyer 1		340 300	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-114	-80	-56	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	0°C	T _C = -	+25°C	T _C = -	+85°C		" '
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay I _{0x} -I _{3x} to Output	0.45	1.70	0.45	1.60	0.50	1.70	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay S ₀ , S ₁ to Output	0.90	2.40	0.90	2.60	1.00	3.00	ns	
tpLH tpHL	Propagation Delay E to Output	0.65	2.40	0.65	2.30	0.75	2.40	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.60	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	∘C	T _C = -	+25°C	$T_C = -$	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay I _{0x} -I _{3x} to Output	0.45	1.50	0.45	1.40	0.50	1.50	ns	
tpLH tpHL	Propagation Delay S ₀ , S ₁ to Output	0.90	2.20	0.90	2.40	1.00	2.80	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay E to Output	0.65	2.20	0.65	2.10	0.75	2.20	ns	- 1.gan 55 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.50	0.45	1.50	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay and Transition Times



V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

F100179 Carry Lookahead Generator

F100K ECL Product

Description

The F100179 is a high-speed Carry Lookahead Generator intended for use with the F100180 6-bit fast Adder and the F100181 4-bit ALU.

Pin Names

Cn

Carry Input (Active LOW)


 $\overline{P_0} - \overline{P_7}$ $\overline{G_0} - \overline{G_7}$

Carry Propagate Inputs (Active LOW)
Carry Generate Inputs (Active LOW)

Cn+2, Cn+4

Carry Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Tables

Cn+2 Output

	Inputs									
Cn	G ₀	P ₀	G ₁	P ₁	C _{n+2}					
Х	Х	Х	L	X	L					
Х	L	Х	Х	L	L					
L	×	L	Х	L	L					
	All oth	er comb	inations		Н					

$$\overline{C}_{n+2} = \overline{G}_1 \bullet \overline{(P}_1 + \overline{G}_0) \bullet \overline{(P}_1 + \overline{P}_0 + \overline{C}_n)$$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Cn+4 Output

		Output							
Cn	G ₀	P ₀	G ₁	P ₁	G ₂	P ₂	G ₃	P ₃	C _{n+4}
Χ	Х	Х	Х	Х	Х	Х	L	Х	L
Х	Х	Χ	X	Χ	L	Χ	Х	L	L
Χ	Х	Х	L	Χ	Х	L	Х	L	L
Х	L	Х	Х	L	Х	L	Х	L	L
L	Х	L							
		All c	other	com	bina	tions			Н

$$\begin{array}{l} \overline{C}_{n+4} = \overline{G}_3 \bullet \overline{(P_3 + \overline{G}_2)} \bullet \overline{(P_3 + \overline{P}_2 + \overline{G}_1)} \bullet \overline{(P_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0)} \\ \bullet \overline{(P_3 + \overline{P}_2 + \overline{P}_1 + \overline{P}_0 + \overline{C}_n)} \end{array}$$

Truth Tables (Cont'd)

Cn+6 Output

	Inputs													
Cn	G ₀	Po	G ₁	P ₁	G ₂	P ₂	G ₃	P ₃	G ₄	P ₄	G ₅	P ₅	C _{n+6}	
X	Х	Х	Х	. X	Х	Х	Х	X	Х	Х	L	Х	L	
X	Х	Χ	×	Χ	X	Χ	X	Χ	L	Χ	X	·L	L	
Х	Х	X	Х	Х	X	Х	L	Х	X	L	X	L	L	
X	X	Х	X	Х	L	Х	X	L	X	L	×	· L	L	
X	Х	Х	L	Х	Х	L	Х	L	Х	L	Х	·L	L	
Х	L	Х	X	L	X	L	X	L	X	· L	X	L	L	
L	Х	L	Х	L	Х	L	Х	L	Х	L	Х	L	Ļ	
				Α	II othe	r comb	inatio	ns					Н	

$$\overline{C}_{n+6} = \overline{G}_5 \bullet (\overline{P}_5 + \overline{G}_4) \bullet (\overline{P}_5 + \overline{P}_4 + \overline{G}_3) \bullet (\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{G}_2)$$

- $(\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{G}_1)$ $(\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0)$ $(\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{P}_0 + \overline{C}_n)$

Cn+8 Output

	Inputs														Output		
Cn	G ₀	P ₀	G ₁	P ₁	G ₂	P ₂	G ₃	P ₃	G ₄	P ₄	G ₅	P ₅	G ₆	P ₆	G ₇	P ₇	
X	Х	Х	X	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	Х	L
X	X	Χ	×	Χ	Х	Χ	×	X	X	Χ	×	X	L	Χ	Х	L	. L
X	Х	Χ	Х	Χ	Х	Χ	X	Х	X	Χ	L	X	X	L	· X	L	L
X	Х	Χ	X.	Х	Х	Х	Х	Х	L	X	Х	L	Х	L	Х	L	L
X	Х	Х	Х	Х	Х	Х	L	Х	Х	L	Х	L	Х	L	Х	L	L
Х	X	Х	Х	Х	L	X	X	L	X	L	X	L	X	L	X	L	L
Х	Х	Х	L	Х	X	L	×	L	X	L	X	L	X	L	X	L	L
Х	L	Χ	X	L	X	L	x	L	X	L	X	L	X	L	X	L	. L
L	Х	L	Х	L	Х	L	Х	L	Х	L	Х	, L	Х	L	Х	L	L
						P	II othe	r comb	oinatio	ns		-					Н

$$\overline{C}_{n+8} = \overline{G}_7 \bullet (\overline{P}_7 + \overline{G}_6) \bullet (\overline{P}_7 + \overline{P}_6 + \overline{G}_5) \bullet (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{G}_4)$$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $[\]bullet$ $(\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{G}_3) \bullet (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{G}_2)$

 $[\]bullet \ (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{G}_1)$

 $[\]bullet (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0)$ $\bullet (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{P}_0 + \overline{C}_n)$

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current \overline{C}_n , \overline{G}_0 - \overline{G}_7 \overline{P}_0 - \overline{P}_7			250 340	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-220	-150	-100	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$


	Characteristic		T _C = 0°C		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$			
Symbol			Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay \overline{C}_n , \overline{G}_0 – \overline{G}_7 , \overline{P}_0 – \overline{P}_7 to \overline{C}_{n+x}	1.10	2.90	1.10	2.90	1.10	3.00	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	· · · · · · · · · · · · · · · · · · ·	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		$T_C = 0$ °C		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay \overline{C}_n , \overline{G}_0 – \overline{G}_7 , \overline{P}_0 – \overline{P}_7 to \overline{C}_{n+x}	1.10	2.70	1.10	2.70	1.10	2.80	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns		


^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit




Voc. \forall Coc. \forall Co

Fig. 2 Propagation Delay and Transition Times




Applications

Fast Adder and Carry Lookahead



24-Bit Adder Using One Carry Lookahead



F100180 High-Speed 6-Bit Adder

F100K ECL Product

Description

The F100180 is a high-speed 6-bit adder capable of performing a full 6-bit addition of two operands. Inputs for the adder are active-LOW Carry, Operand A, and Operand B; outputs are Function, active-LOW Carry Generate, and active-LOW Carry Propagate. When used with the F100179 Full Carry Lookahead as a second order lookahead block, the F100180 provides high-speed addition of very long words.

Pin Names


A₀-A₅ Operand A Inputs B₀-B₅ Operand B Inputs

Carry Input (Active LOW)

G Carry Generate Output (Active LOW)
P Carry Propagate Output (Active LOW)

F₀-F₅ Function Outputs

Logic Symbol




 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$ $V_{EE} = Pin 18 (21)$ () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4Q	FC			

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Logic Equations

```
P_i = A_i \oplus B_i
```

$$G_i = A_i B_i$$

$$i = 0, 1, 2, 3, 4, 5$$

$$F_0 = P_0 \oplus C_n$$

$$F_1 = P_1 \oplus (G_0 + P_0 C_n)$$

$$F_2 = P_2 \oplus (G_1 + P_1G_0 + P_1P_0C_n)$$

$$F_3 = P_3 \oplus (G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n)$$

$$F_4 = P_4 \oplus (G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_n)$$

$$F_5 = P_5 \oplus (G_4 + P_4G_3 + P_4P_3G_2 + P_4P_3P_2G_1 + P_4P_3P_2P_1G_0 + P_4P_3P_2P_1P_0C_n)$$

 $\overline{P} = \overline{P_0P_1P_2P_3P_4P_5}$

$$\overline{G} = \overline{G_5 + P_5 G_4 + P_5 P_4 G_3 + P_5 P_4 P_3 G_2 + P_5 P_4 P_3 P_2 G_1 + P_5 P_4 P_3 P_2 P_1 G_0}$$

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lıн	Input HIGH Current All Inputs			220	μΑ	VIN = VIH(max)
IEE	Power Supply Current	-290	-195	-135	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$


		·Tc=	= 0°C	T _C = -	$T_C = +25^{\circ}C$		°C T _C = +85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay An, Bn to Fn	1.10	4.70	1.10	4.60	1.10	4.70	ns	
tPLH tPHL	Propagation Delay A_n , B_n to \overline{P}	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t _{PLH}	Propagation Delay A_n , B_n to \overline{G}	1.40	3.90	1.40	3.80	1.40	3.90	ns	Figures 1 and 2
t _{PLH}	Propagation Delay \overline{C}_n to F_n	1.10	4.00	1.10	3.90	1.10	4.00	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.40	0.45	2.30	0.45	2.40	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		Tc=	0°C	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay A_n , B_n to F_n	1.10	4.50	1.10	4.40	1.10	4.50	ns	
tpLH tpHL	Propagation Delay A _n , B _n to P	1.00	2.80	1.00	2.80	1.00	3.10	ns	
tpLH tpHL	Propagation Delay A_n , B_n to \overline{G}	1.40	3.70	1.40	3.60	1.40	3.70	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay \overline{C}_n to F_n	1.10	3.80	1.10	3.70	1.10	3.80	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	

^{*}See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes

 V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$

L1 and L2 = equal length 50 Ω impedance lines


 R_T = 50 Ω terminator internal to scope

Decoupling 0.1 μF from GND to Vcc and VEE All unused outputs are loaded with 50 Ω to GND

C_L = Fixture and stray capacitance ≤ 3 pF

Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100181 4-Bit Binary/BCD Arithmetic Logic Unit

F100K ECL Product

Description

The F100181 performs eight logic operations and eight arithmetic operations on a pair of 4-bit words. The operating mode is determined by signals applied to the Select (S_n) inputs, as shown in the Function Select table. In addition to performing binary arithmetic, the circuit contains the necessary correction logic to perform BCD addition and subtraction. Output latches are provided to reduce overall package count and increase system operating speed. When the latches are not required, leaving the Enable $\overline{(E)}$ input LOW makes the latches transparent.

The circuit uses internal lookahead carry to minimize delay to the F_n outputs and to the ripple Carry output, \overline{C}_{n+4} . Group Carry Lookahead Propagate $\overline{(P)}$ and Generate $\overline{(G)}$ outputs are also provided, which are independent of the Carry input \overline{C}_n . The \overline{P} output goes LOW when a plus operation produces fifteen (nine for BCD) or when a minus operation produces zero. Similarly, \overline{G} goes LOW when the sum of A and B is greater than fifteen (nine for BCD) in a plus mode, or when their difference is greater than zero in a minus mode.

Din Names


F₀-F₃

FIII IVallies	
A ₀ -A ₃	Word A Operand Inputs
B ₀ -B ₃	Word B Operand Inputs
Cn	Carry Input (Active LOW)
S ₀ -S ₃	Function Select Inputs
Ē	Latch Enable Input (Active LOW)
P	Carry Lookahead Propagate Output
	(Active Low)
G	Carry Lookahead Generate Output
	(Active LOW)
Cn+4	Carry Output


Function Outputs

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)


Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4Q	FC			

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Logic Diagram



Block Diagram



Functional Description

There are two modes of operation: Arithmetic and Logic. The S₃ input controls these two modes:

S₃ = LOW for Arithmetic mode S₃ = HIGH for Logic mode

The arithmetic mode includes decimal and binary arithmetic operations. S_2 is the control input: with $S_3 = LOW$,

S₂ = LOW for Decimal Arithmetic (BCD) S₂ = HIGH for Binary Arithmetic

Decimal Arithmetic Operation

Addition

F = A plus B plus C_n . Arguments A and B are directly applied to the inputs. The circuit automatically performs the "+6" and "-6" logic correction internally.

Subtraction

F=A minus B plus C_n . Arguments A and B are directly applied to the inputs. The circuit automatically takes the nines complement of B and adds "+6". A "-6" adjustment is made if the subtraction algorithm calls for it. If there is a carry out, the result is a positive number. With no carry out, the result is a negative number expressed in its nines complement form. Therefore, to perform a

subtraction with results in the tens complement form, an initial carry should be forced into the lowest order bit, i.e., set $\overline{C}_n = LOW$.

(tens complement of B) = (nines complement of B) + 1

F=B minus A plus C_n . Operation is similar to and results are the same as F=A minus B plus C_n .

Binary Arithmetic Operation

Addition

F = A minus B plus C_n . Arguments A and B are directly applied to the inputs.

Subtraction

F=A minus B plus C_n . Arguments A and B are directly applied to the inputs. The circuit automatically takes the ones complement of B (by inverting B internally). If there is a carry out the result is a positive number. With no carry out, the result is a negative number expressed in its ones complement form. Therefore, to perform a subtraction with results in the twos complement form, an initial carry should be forced into the lowest order bit, *i.e.*, set $\overline{C}_n = LOW$.

(twos complement of B) = (ones complement of B) + 1

F=B minus A plus C_n . Operation is similar and results are the same as F=A minus B plus C_n .

Function Table

				Fn	G _n (n = 0 to 3)	P _n (n = 0 to 3)		Outputs	
S ₃	S ₂	S ₁	S ₀	Function	Internal	Signals	C _{n+4}	G	P
L L L	L L L	L H H	L H L	$\begin{split} F_n &= A \text{ plus B plus } C_n \text{ (BCD)} \\ F_n &= A \text{ minus B plus } C_n \text{ (BCD)} \\ F_n &= B \text{ minus A plus } C_n \text{ (BCD)} \\ F_n &= 0 \text{ minus B plus } C_n \text{ (BCD)} \end{split}$	A _n D _n A _n B _n A _n B _n L	$\begin{array}{c} A_n + \underline{D}_n \\ A_n + \overline{B}_n \\ \overline{A}_n + B_n \\ \overline{B}_n \end{array}$	Cn+4 Cn+4 Cn+4 Cn+4	БРР	P P P
L L L	H H H	L L H	L H L	$\begin{split} F_n &= A \text{ plus B plus } C_n \text{ (Binary)} \\ F_n &= A \text{ minus B plus } C_n \text{ (Binary)} \\ F_n &= B \text{ minus A plus } C_n \text{ (Binary)} \\ F_n &= 0 \text{ minus B plus } C_n \text{ (Binary)} \end{split}$	A _n B _n A _n B _n A _n B _n L	$\begin{array}{c} A_n + B_n \\ A_n + \overline{B}_n \\ \overline{A}_n + B_n \\ \overline{B}_n \end{array}$	Cn+4 Cn+4 Cn+4 Cn+4	 G G G H	P P P P
HHHH	L L L	L L H	L H L	$F_{n} = A_{n}B_{n} + \overline{A}_{n}\overline{B}_{n}$ $F_{n} = A_{n}\overline{B}_{n} + \overline{A}_{n}B_{n}$ $F_{n} = A_{n} + B_{n}$ $F_{n} = A_{n}$	A _n B _n A _n B _n A _n	A _n + B _n A _n + B _n B _n H	Cn+4 Cn+4 Cn+4 Cn+4	ଜ ଜ _ଜ	P P P L
H H H	H H H	L L H	L H L	$F_n = \overline{B}_n$ $F_n = B_n$ $F_n = A_n B_n$ $F_n = LOW$	L L L	B _n B _n A _n + B _n H	L L L	HHHH	P P P L

H = HIGH Voltage Level L = LOW Voltage Level

$$\begin{split} & \underline{\overline{P}} = \overline{\underline{P_0}} + \overline{P_1} + \overline{P_2} + \overline{P_3} \\ & \underline{G} = \overline{G_3} + \overline{P_3}G_2 + \overline{P_3}P_2P_1 + \overline{P_3}P_2P_1\overline{G}_0 \\ & \overline{C}_{n+4} = \overline{G} \cdot (\overline{P} + \overline{C}_n) \end{split}$$

Arithmetic Operations

$$F_n = G_n + \overline{P}_n \oplus C_i$$
 $i = 0 \text{ to } 3$

Logic Operations $F_n = G_n + \overline{P}_n$

$$(i \neq 0, 1, 2, 3)$$

$$\mathcal{C}_0 = C_n + S_3$$

$$C_1 = G_0 + P_0C_n + S_3$$

$$C_2 = G_1 + P_1G_0 + P_1P_0C_n + S_3$$

$$C_3 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n + S_3$$

Internal Equations for +6 Logic

$$D_0 = B_0$$

$$D_1 = \overline{B}_1$$

$$D_2 = B_1 B_2 + \overline{B_1} \overline{B_2}$$

$$D_3 = B_1 + B_2 + B_3$$

$$\overline{G}_x = \overline{G_3P_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0}$$

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$.

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
liн	Input HIGH Current S _n , E All Others			350 250	μΑ	V _{IN} = V _{IH(max)}
IEE	Power Supply Current	-300	-210	-130	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$ $T_C = 0^{\circ}\text{C}. \quad T_C = +25^{\circ}\text{C}.$


	1	Tc=	: 0°C	$T_C = -$	⊦25°C	$C T_C = +85^{\circ}C $				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay An, Bn to Fn	2.00	6.90	2.10	6.80	2.30	7.40	ns		
tPLH tPHL	Propagation Delay A _n , B _n to P, G	1.40	4.70	1.40	4.40	1.40	4.70	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay An, Bn to Cn+4	2.00	6.50	2.00	6.50	2.10	6.80	ns	·	
tPLH tPHL	Propagation Delay Cn to Fn	1.60	5.10	1.60	5.20	1.60	5.50	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay Cn to Cn+4	1.30	3.00	1.40	3.00	1.40	3.10	ns	rigules rand 2	
tPLH tPHL	Propagation Delay S _n to F _n	1.40	8.80	1.50	8.60	1.50	9.00	ns		
tPLH tPHL	Propagation Delay S _n to P, G	1.70	7.40	2.00	5.90	2.00	6.50	ns	Figures 1 and 2	
tPLH tPHL	Propagation Delay S _n to C _{n+4}	2.70	10.10	2.80	8.50	2.90	8.70	ns		
tpLH tpHL	Propagation Delay E to Fn	1.00	3.40	0.90	3.60	1.10	3.80	ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.70	0.45	2.60	0.45	2.70	ns	Figures 1 and 2	
ts	Setup Time An, Bn Sn Cn	7.60 8.70 4.80		7.60 8.50 5.00		8.10 9.60 5.30		ns	Figure 3	
th	Hold Time An, Bn Sn Cn	0.10 0.60 0.60		0.10 0.60 0.60		0.10 0.60 0.60		ns	. Tigure 3	
t _{pw} (L)	Pulse Width LOW	2.00		2.00		2.00		ns	Figure 2	

^{*}See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: VEE = -4.2 V to -4.8 V, VCC = VCCA = GNI	Flatpak AC	Characteristics: VFF	= -4.2 V to -4.8 V	V. VCC = VCCA =	= GND
--	------------	----------------------	-----------------------	-----------------	-------

		T _C =	T _C = 0°C		$T_C = +25^{\circ}C$ $T_C = +85^{\circ}C$					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay An, Bn to Fn	2.00	6.70	2.10	6.60	2.30	7.20	ns		
tpLH tpHL	Propagation Delay A _n , B _n to P, G	1.40	4.50	1.40	4.20	1.40	4.50	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay A _n , B _n to C _{n+4}	2.00	6.30	2.00	6.30	2.10	6.60	ns		
tpLH tpHL	Propagation Delay Cn to Fn	1.60	4.90	1.60	5.00	1.60	5.30	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay Cn to Cn+4	1.30	2.80	1.40	2.80	1.40	2.90	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay S _n to F _n	1.40	8.60	1.50	8.40	1.50	8.80	ns		
tpLH tpHL	Propagation Delay S _n to P, G	1.70	7.20	2.00	5.70	2.00	6.30	ns	Figures 1 and 2	
tpLH tpHL	Propagation Delay S _n to C _{n+4}	2.70	9.90	2.80	8.30	2.90	8.50	ns		
tpLH tpHL	Propagation Delay E to Fn	1.00	3.20	0.90	3.40	1.10	3.60	ns		
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.60	0.45	2.50	0.45	2.60	ns	Figures 1 and 2	
ts	Setup Time An, Bn Sn Cn	7.50 8.60 4.70		7.50 8.40 4.90		8.00 9.50 5.20		ns	Figure 3	
th	Hold Time An, Bn Sn Cn	0 0.50 0.50		0 0.50 0.50		0 0.50 0.50		ns	. Figure 3	
t _{pw} (L)	Pulse Width LOW E	2.00		2.00		2.00		ns	Figure 2	

Fig. 1 AC Test Circuit



Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Enable Timing





Fig. 3 Setup and Hold Times



Notes

- t_{S} is the minimum time before the transition of the enable that information must be present at the data input
- th is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100182 9-Bit Wallace Tree Adder

F100K ECL Product


Description

The F100182 is a 9-bit Wallace tree adder. It is designed to assist in performing high-speed hardware multiplication. The device is designed to add 9-bits of data 1-bit-slice wide and handle the carry-ins from the previous slices. The F100182 is easily expanded and still maintains four levels of delay regardless of input string length. In conjunction with the F100183 Recode Multiplier, the F100179 Carry Lookahead, and the F100180 High-speed Adder, the F100182 assists in performing parallel multiplication of two signed numbers to produce a signed twos complement product. See F100183 data sheet for additional information.

Pin Names

 $\begin{array}{lll} D_0-D_8 & Data \ Inputs \\ CI_1-CI_3, \ CI_{n-2} & Carry \ Inputs \\ CO_1-CO_3, \ CO_{n+2} & Carry \ Outputs \\ PS & Partial \ Sum \ Output \\ PC & Partial \ Carry \ Output \end{array}$

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) NC = Pins 20 (23), 21 (24) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code			
Ceramic DIP	6Y	DC			
Flatpak	4Q	FC			

Connection Diagrams


24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Logic Diagram



Adder Logic Diagram



Adder Truth Table

	Inputs	Outputs			
Α	В	С	S	СО	
L	L	L	L	L	
L	L	Н	Н	L	
L	Н	L	Н	L	
L	Н	Н	L	Н	
Н	L	L	Н	L	
Н	L	Н	L	įΗ	
Н	Н	L	L	Н	
Н	Н	Н	Н	Η '	

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$.

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lıн	Input HIGH Current CI ₁ -CI ₃ , CI _{n-2} D ₁ , D ₃ , D ₄ , D ₅ , D ₆ , D ₈			300	μΑ	V _{IN} = V _{IH} (max)
	D ₀ , D ₂ , D ₇			250		
IEE	Power Supply Current	-260	-180	-125	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		T _C =	0°C	$T_C = -$	+ 25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tpLH tpHL	Propagation Delay D _n to CO _{n+2}	1.40	4.50	1.40	4.50	1.50	4.70	ns	
tpLH tpHL	Propagation Delay D _n to CO ₁	1.30	4.80	1.30	4.70	1.50	5.00	ns	
tpLH tpHL	Propagation Delay D _n to CO ₂	2.20	6.20	2.20	6.10	2.30	6.40	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay D _n to CO ₃	1.30	4.70	1.40	4.70	1.50	5.00	ns	
tpLH tpHL	Propagation Delay D _n to PS, PC	2.50	7.20	2.50	7.20	2.70	7.40	ns	·
tpLH tpHL	Propagation Delay Cl _{n-2} , Cl ₁ to CO ₂	1.00	3.50	1.00	3.40	1.10	3.70	ns	
tPLH tPHL	Propagation Delay CI _{n-2} , CI ₁ to PS, PC	1.50	4.50	1.50	4.45	1.60	4.60	ns	Figures 1 and 2
tpLH tpHL	Propagation Delay Cl ₃ , Cl ₂ to PS, PC	0.80	3.30	0.80	3.20	0.90	3.60	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns	Figures 1 and 2


^{*}See Family Characteristics for other dc specifications.

Flatpak A	Flatpak AC Characteristics: V _{EE} = -4.2 V to -4.8 V, V _{CC} = V _{CCA} = GND										
		T _C =	$T_C = 0$ °C		$T_C = +25^{\circ}C$ $T_C = +85$		+85°C				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition		
tpLH tpHL	Propagation Delay D _n to CO _{n+2}	1.40	4.30	1.40	4.30	1.50	4.50	ns			
tPLH tPHL	Propagation Delay D _n to CO ₁	1.30	4.60	1.30	4.50	1.50	4.80	ns			
tPLH tPHL	Propagation Delay D _n to CO ₂	2.20	6.00	2.20	5.90	2.30	6.20	ns	Figures 1 and 2		
tPLH tPHL	Propagation Delay D_n to CO_3	1.30	4.50	1.40	4.50	1.50	4.80	ns			
tPLH tPHL	Propagation Delay D _n to PS, PC	2.50	7.00	2.50	7.00	2.70	7.20	ns			
tPLH tPHL	Propagation Delay CI _{n-2} , CI ₁ to CO ₂	1.00	3.30	1.00	3.20	1.10	3.50	ns			
tpLH tpHL	Propagation Delay CI _{n-2} , CI ₁ to PS, PC	1.50	4.30	1.50	4.25	1.60	4.40	ns	Figures 1 and 2		
tPLH tPHL	Propagation Delay Cl ₃ , Cl ₂ to PS, PC	0.80	3.10	0.80	3.00	0.90	3.40	ns			
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.50	0.45	1.50	ns	Figures 1 and 2		

Fig. 1 AC Test Circuit Notes VEE V_{CC} , $V_{CCA} = +2 V$, $V_{EE} = -2.5 V$ L1 and L2 = equal length 50 Ω impedance lines $R_T = 50 \Omega$ terminator internal to scope Decoupling 0.1 µF from GND to Vcc and VEE 0.1 μF All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance ≤ 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol PULSE GENERATOR 24 23 22 21 20 17 16 15 SCOPE 14 CHAN A SCOPE 13 CHAN B 50 Ω 10 11 12 **50** Ω 50 Ω **50** Ω **50** Ω 25 μF 2


Vcc


Fig. 2 Propagation Delay and Transition Times



Application

Typical Horizontal interconnection of 9-Bit Wallace Tree Adders F100182





F100183 2 x 8-Bit Recode Multiplier

F100K ECL Product

Description

The F100183 is a 2 x 8-bit recode multiplier designed to perform high-speed hardware multiplication. In conjunction with the F100182 Wallace Tree Adder, the F100179 Carry Lookahead, and the F100180 High-speed Adder, the F100183 performs parallel multiplication of two signed numbers in twos complement form to produce a signed twos complement product.

Pin Names

 A_0-A_2

Multiplier (Recode) Inputs


B₀-B₈

Multiplicand Inputs
Partial Product Outputs

F₀-F₇

Sign Extension Output

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC


Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)





Truth Table

	Inputs		Recode	Outputs								
A ₂	A 1	A 0	Mode	F ₈	F ₇	F6	F ₅	F4	F3	F ₂	F ₁	F ₀
L	L	L	0	Н	L	L	L	L	L	L	L	L
L	L	Н	+1 .	B ₈	B ₈	B ₇	B ₆	B 5	В4	Вз	B ₂	B ₁
L	Н	L	+1	B ₈	B ₈	B ₇	B ₆	B 5	В4	B ₃	B ₂	B ₁
L	Н	Н	+2	B ₈	B ₇	B ₆	B ₅	B4	Вз	B ₂	B ₁	B ₀
н.	L	L	-2	B8	B ₇	B ₆	B ₅	B ₄	B ₃	\overline{B}_2	B ₁	\overline{B}_0
Н	L	Н	-1	B ₈	B ₈	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁
Н	Н	L	-1	B ₈	B ₈	B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁
Н	Н	Н	0	Н	L	L	L	L	L	L	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
	Input HIGH Current					
	B ₀ -B ₈			215		
I.u.	A ₀			215	μΑ	V _{IN} =V _{IH(max)}
IН	A ₁			285	μ^	VIN — VIH (max)
	A ₂			310		
IEE	Power Supply Current	-250	-170	-115	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$


		T _C =	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85$ °C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay A ₀ -A ₂ to F ₀ -F ₇	1.10	3.90	1.10	3.80	1.10	4.20	ns	Figure 1 and 2	
tpLH tpHL	Propagation Delay A ₀ -A ₂ to F ₈	0.90	3.20	1.00	3.10	1.00	3.60	ns	rigure rand 2	
tPLH tPHL	Propagation Delay B ₀ -B ₈ to F ₀ -F ₇	0.80	2.20	0.90	2.15	0.90	2.50	ns	Figure 1 and 2	
tpLH tpHL	Propagation Delay B ₈ to F ₈	0.80	2.00	0.90	2.00	0.90	2.50	ns	rigure ranaz	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.50	0.45	2.40	0.45	2.60	ns	Figures 1 and 2	

^{*}See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

		Tc=	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay A ₀ -A ₂ to F ₀ -F ₇	1.10	3.70	1.10	3.60	1.10	4.00	ns	Figure 1 and 2	
tpLH tpHL	Propagation Delay A ₀ -A ₂ to F ₈	0.90	3.00	1.00	2.90	1.00	3.40	ns		
tpLH tpHL	Propagation Delay B ₀ -B ₈ to F ₀ -F ₇	0.80	2.00	0.90	1.95	0.90	2.30	ns	Figure 1 and 2	
tpLH tpHL	Propagation Delay B ₈ to F ₈	0.80	1.80	0.90	1.80	0.90	2.30	ns	rigure raind 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.40	0.45	2.30	0.45	2.50	ns	Figures 1 and 2	

Fig. 1 AC Test Circuit




3-174

Decoupling 0.1 μ F from GND to Vcc and VEE All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



Application

F100183 is a 2 x 8-bit recode multiplier that performs parallel multiplication using twos complement arithmetic. In multiplying, the multiplier is partitioned into recode groups, then each recode group operates on the multiplicand to provide a partial product at the same time. The F100183, 2 x 8-bit recode multiplier provides partial products in 3.6 ns.

The F100182, 9-Bit Wallace Tree Adder combines the partial products to obtain the partial sum and partial carries in an additional 10.7 ns. Then the Carry Look-

ahead generator and 6-bit adder combine the results of a 16 x 16-bit multiply for a total of 24.3 ns. The propagation delays and package count for implementing various size multipliers are listed in *Tables 1* and 2.

Multiplication of twos complement binary numbers is accomplished by first obtaining all the partial products. Then the weighted partial products are added together to yield the final result. In the Wallace Tree method of multiplication the sign bit is treated the same as the rest of the bits to obtain a signed result.

Table 1 Propagation Delay Summation*

Array Size	Recode Multiplier 100183	Wallace Tree Adder 100182	High-speed Adder 100180	Carry Lookahead 100179		Total (Max) Delay
16 x 16	3.6	10.7	7.3	2.7	=	24.3 ns
17 × 17	A	21.4		1	=	35.0 ns
24 x 24 25 x 25				2.7 5.4	=	35.0 ns 37.7 ns
48 × 48				5.4	· · =	37.7 ns
49 x 49 72 x 72		21.4		8.1	=	40.4 ns 40.4 ns
73 x 73	3.6	32.1	7.3	10.8	=	53.8 ns

Table 2 Package Count

	100102		A**				
	100117	100183	100182	100180	100179		Total
16 x 16	6	16	32	6	2	=	62
18 x 18	7	. 27	38	6	2	=	70
24 x 24	9	36	60	8	2	=	115
32 x 32	11	64	96	11	4	=	186
36 x 36	13	80	116	12	4	=	225
64 x 64	24	256	328	22	6	=	634

^{*}Worst case, Flatpak

For a quick review of the twos complement number format see *Table 3*. Note that subtraction is accomplished by adding the negative number. An example of changing from a positive number to a negative number is shown.

1011	negative number-5
0100 + 0001	bits inverted add one
0101	Results 5

Table 3 Twos Complement Format

Sign Bit	M 22	agnitu 21	de 20	Decimal Number
0	1	1	1	+7
0	1	1	0	+6
0	1	0	1	+5
0	1	0	0	+4
. 0	0	1	1	+3
0	0	1	0	+2
0	0	0	1	+1
0	0	0	0	0
1	1	1	1	-1
1	1	1	0	-2
1	1	0	1	-3
1	1	0	0	-4
1	0	1	1	-5
1	0	1	0	-6
1	0	0	1	-7
1	0	0	0	-8

Multiplication Algorithm

In the multiplication algorithm used, the multiplier $(Y_n...Y_0)$ is partitioned into recode groups and each recode group operates on the multiplicand $(X_n...X_0)$ as in *Figure 4*. The F100183, 2 x 8-bit recode multiplier partitions the multiplier $(X_n...X_0)$ into groups of eight and the multiplicand $(Y_n...Y_0)$ into groups of two. Each recode group is two bits wide but requires three bits to determine the partial products. *Table 4* lists the significance of the various recode groups. The partial product is ± 0 , \pm multiplicand, or \pm two times the multiplicand. A

Table 4 Recode Product

Rec	ode Gı	roup	Recode	
Yi+1	Yi	Yi-1	Value	Partial Product
0	0	0	+0	Add zero
0	0	1	+1	Add multiplicand
0	1	0	+1	Add multiplicand
0	1	1	+2	Add twice the
				multiplicand
1	0	0	-2	Subtract twice the
				multiplicand
1 .	0	1	-1	Subtract the
				multiplicand
1	1	0	-1	Subtract the
				multiplicand
1	1	1	-0	Subtract zero

forced zero is required to establish the least significant bit of the first recode group. By connecting recode multipliers in parallel the partial products are available at the same time. The weighted partial products $(A_n...A_0$. $B_n \dots B_0$)... are added together using F100182, 9-bit Wallace Tree Adders. The results of the partial sum and partial carry are combined together using Carry Lookahead generators and 6-bit adders. An example of using recode multiplication is shown in Figure 3: multiplier (117₁₀) 01110101 times multiplicand (105₁₀) 01101001. The first recode group 010 requires adding the multiplicand: the second recode group 010 also requires adding the multiplicand; the third group 110 requires subtracting the multiplicand (the same as inverting each digit and adding 1); the fourth group 011 requires adding twice the multiplicand. Combining the results of four groups, 12285₁₀, we have the correct answer.


Fig. 3 Recode Multiplication Example

	Forced Zero	
01101001	∫ =	105
01110101	_ =	117
	ڡ	735
-1 +1		105
+2 +1	_	105
000000001101001	(+1)	12285
00000001101001	(+1)	
111110010111	(-1)	
0011010010	(+2)	
0010111111111101	_	12285

Hardware Implementation

For the hardware implementation of the F100183 recode multiplier the sign bit is connected to the B₈ input, and B7 through B0 are the magnitude bits. To extend the word length greater than eight bits, the Bo and Ba inputs of adjacent devices are connected together (see Figure 7). The device outputs F₀ through F₇ are used as the partial products; these correspond to A₀ through A₇, or A₈ through A₁₅, or B₀ through B₇ etc. To reduce the hardware, the F₈ bit (A₁₆ in Figure 7) is used as the sign bit of the partial product. The sign bits are extended by using hardware wired logic "1s." The ones are located in front of each partial product with an extra "1" at the sign bit of the first partial product as in Figure 4. The logic "1s" are wired as inputs into the Wallace Tree Adders as shown in Figure 6. If the recode group requires the multiplicand to be added, then the F100183 outputs

Fig. 4 16 x 16 Multiply



the correct partial products to be added. But when the recode group requires that the multiplicand be subtracted then the F100183 outputs the ones complement. External gates are required to generate a "1" to be added to the ones complement to complete the twos complement for the partial product (Figure 7). These external gates generate the rounding bits, K₀...K_n, which are input to the Wallace Tree Adder. Figures 4, 6 and 7 show the location. An example of multiplication which has the rounding bits and the hardware wired logic "1s" is shown in Figure 5.

The weighted partial products are added together using F100182, 9-bit Wallace Tree Adders as shown in *Figure 6*. The output is a partial sum and partial carry which can be reduced to the final product using Carry Lookahead and 6-bit adders. See *Figure 8*.

Fig. 5 Example of Multiplication Using Rounding Bits




Fig. 6 F100182 Hook-up for 16 x 16 Multiplier





Fig. 7 F100183 Hook-up for 16 x 16 Multiplier X₁₄X₁₃X₁₂X₁₁X₁₀X₉ X₈ X₇ X₆ X₅ X₄ X₃ X₂ X₁ X₀ B₆ B₅ B₄ B₃ B₂ B₁ B₀ Y₁₅-F100183 F100183 H₁₆H₁₅H₁₄H₁₃H₁₂H₁₁H₁₀H₉ H₈ NC H₇ H₆ H₅ H₄ H₃ H₂ H₁ H₀ 9 9 9 9 9 9 9 Y13 Y 12 F100183 F100183 G₁₆G₁₅G₁₄G₁₃G₁₂G₁₁G₁₀G₉G₈ NC G₇ G₆ G₅ G₄ G₃ G₂ G₁ G₀ 9 9 9 F100183 F100183 F₁₆F₁₅F₁₄F₁₃F₁₂F₁₁F₁₀F₉F₈ NC F7 F6 F5 F4 F3 F2 F1 F0 9999999 F100183 F100183 E₁₆E₁₅E₁₄E₁₃E₁₂E₁₁E₁₀E₉E₈ F100183 F100183 D₁₆D₁₅D₁₄D₁₃D₁₂D₁₁D₁₀D₉D₈ NC D7 D6 D5 D4 D3 D2 D1 D0 9999 F100183 '0' C₁₆C₁₅C₁₄C₁₃C₁₂C₁₁C₁₀C₉C₈ NC C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀ 99999 9999999 F100183 F100183 '0' B₁₆B₁₅B₁₄B₁₃B₁₂B₁₁B₁₀B₉B₈ NC B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ F100183 F100183 F₈ F₇ F₆ F₅ F₄ F₃ F₂ F₁ F₀ F₈ F₇ F₆ F₅ F₄ F₃ F₂ F₁ F₀ A₁₆A₁₅ A₁₄A₁₃A₁₂A₁₁A₁₀A₉A₈ NC A7 A6 A5 A4 A3 A2 A1 A0

Fig. 8 Final Summation for 16 x 16 Multiplier



F100194 Quint Duplex Bus Driver (Transceiver)

F100K ECL Product

Description

The F100194 is a quint line driver/receiver capable of transmitting and receiving full duplex digital signals on a high-speed bus line. Because of the current source line driver, two independent messages may be transmitted on one line at the same time.

The F100194 is designed to work with a wide line impedance range by connecting a resistor equal to one half the line impedance between RFn inputs and VEE. Each driver is capable of driving a double terminated 50 Ω impedance line, where each RBUS is 25 Ω .

The Enable (E) can be used to take all the devices off the line by putting all the outputs into a high-impedance state.

Pin Names

E Dla-Dle Enable Input Data Inputs

RFa-RFe

Reference Resistor Inputs


BUS_a-BUS_e

Bus Inputs/Outputs

DO_a-DO_e

Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)




24-Pin Flatpak (Top View)




Logic Diagram





DBD = Duplex Bus Driver V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Output Equivalent Circuit



DC Logic Level Description

The bus terminal (*i.e.*, BUS_a) can be at any one of three possible levels, V_{OHBH}, V_{OLBL} or a third level, depending upon the combination of inputs applied. The third level is between V_{OLBH} and V_{OHBL}, typically –800 mV. The inputs DI_x and E cause the bus terminal to switch between two levels, V_{OHBH} and V_{OLBH}, when the external current source I_{CS2} is OFF and V_{OHBL} and V_{OLBL} when the external current source is ON. The bus output threshold voltage levels caused by applying input threshold voltages V_{IL}(max) and V_{IH}(min) at E and DI_x are also translated depending upon the state of I_{CS2}. These threshold levels are V_{OHBHC} and V_{OLBHC} when I_{CS2} is OFF and V_{OHBLC} and V_{OLBLC} when I_{CS2} is ON. These relative voltage levels are shown in *Figure 1*.

The BUS $_{x}$ output is an open collector in current sinking configuration. The current IcS1 provided to the RBUS resistor depends upon the reference resistor RF $_{\xi}$ The following applies:

$$I_{CS1} = \frac{800 \text{ mV}}{R_F}$$


therefore the voltage swing at the BUSx output is

Truth Table

	Outputs			
Ex	DIx	ICS2	BUSx	DOx
L	L	ON	Volbl	Н
L	L	OFF	Volbh	L
L	Н	ON	Vohbl	Н
L	Н	OFF	Vонвн	L
Н	Х	ON	Vohbl	Н
Н	X	OFF	Vонвн	L .

H = HIGH Voltage Level

Fig. 1 Bus Driver and Receiver Voltage Levels



L = LOW Voltage Level

X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{\star}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition		
Vонвн	Output HIGH Voltage Bus HIGH	-110		0	mV	lcs2 = OFF = 0 mA		
Volbh	Output LOW Voltage Bus HIGH	-910		-690	mV	1032 311 011111	V _{IN} = V _{IH (max)}	
VohBL	Output HIGH Voltage Bus LOW	-910		-690	mV	Ics2 = ON = 32.0 mA	or V _{IL(min)}	
Volbl	Output LOW Voltage Bus LOW	-1710		-1490	mv	10,02 011 02.011111		
Vонвнс	Output HIGH Corner Voltage Bus HIGH	-130			mV	lcs2 = OFF = 0 mA	VIN = VIH(min) Or VIL(max)	
Volbhc	Output LOW Corner Voltage Bus HIGH			-670	mV	1002		
Vонвьс	Output HIGH Corner Voltage Bus LOW	-930			mV	lcs2 = ON = 32.0 mA		
VOLBLC	Output LOW Corner Voltage Bus LOW			-1470	mv	1002 011 02.011171		
Vінвн	Input HIGH Voltage Bus HIGH	-245		0	mV	Guaranteed HIGH Signal for BUS _x Inputs	I _{CS1} = OFF	
VILBH	Input LOW Voltage Bus HIGH	-800		-555	mV	Guaranteed LOW Signal for BUS _x Inputs	E or DI _x = V _{IH}	
VIHBL	Input HIGH Voltage Bus LOW	-1045		-800	mV	Guaranteed HIGH Signal for BUS _x Inputs	I _{CS2} = ON	
VILBL	Input LOW Voltage Bus LOW	-1600		-1355	mV	Guaranteed LOW Signal for BUS _x Inputs	E, DI _x = V _{IL}	

DC Characteristics (Cont'd.): $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
lıн	Input HIGH Current Data Enable			220 440	μΑ	V _{IN} = V _{IH(max)}	
liL	Input LOW Current Data, Enable	0.5			μА	$V_{IN} = V_{IL(min)}$	
Інвн	Input HIGH Current Bus HIGH			60	μA	$V_{IN} = V_{IHBH(max)}$ E or $DI_x = V_{IH}$	
lilbh	Input LOW Current Bus HIGH	0.5			μА	$V_{IN} = V_{ILBH(min)}$ E, $DI_x = V_{IL}$	$R_{\rm F} = 25 \Omega$
Інвь	Input HIGH Current Bus LOW (I _{CS1})		32	27.6	mA	V _{IN} = V _{IHBH} (max) E, DI _x = V _{IL}	1.11
IILBL	Input LOW Current Bus LOW (I _{CS1})	36.4	32	-	mA	$V_{IN} = V_{ILBL(min)}$ E, $DI_X = V_{IL}$	
IEE	Power Supply Current	-160	-110	-72	mA	Inputs Open, R _F = Open	

^{*}See Family Characteristics for other dc specifications.


Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = \text{GND}$

	:	$T_C = 0$ °C		T _C = -	+25°C	T _C = -	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tpLH tpHL	Propagation Delay Data to Bus	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 3 and 5	
tpLH tpHL	Propagation Delay Enable to Bus	0.70	1.90	0.70	1.80	0.70	1.90	ns		
tpLH tpHL	Propagation Delay Bus to Output	0.45	1.50	0.45	1.40	0.45	1.40	ns	Figures 4 and 6	
ttlh tthL	Transition Time 20% to 80%, 80% to 20% BUS _a -BUS _e	0.30	1.00	0.30	1.00	0.30	1.00	ns	Figures 3 and 5	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20% DO _a -DO _e	0.45	1.60	0.45	1.50	0.45	1.60	ns	Figures 4 and 6	

Flatpak AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

		Tc=	$T_C = 0$ °C		$T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$					
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tPLH tPHL	Propagation Delay Data to Bus	0.45	1.30	0.45	1.20	0.45	1.30	ns	Figures 3 and 5	
tPLH tPHL	Propagation Delay Enable to Bus	0.70	1.70	0.70	1.60	0.70	1.70	ns	, rigures o and o	
tPLH tPHL	Propagation Delay Bus to Output	0.45	1.30	0.45	1.20	0.45	1.20	ns	Figures 4 and 6	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20% BUS _a -BUS _e	0.30	0.90	0.30	0.90	0.30	0.90	ns	Figures 3 and 5	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20% DO _a -DO _e	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 4 and 6	

Fig. 2 DC Test Circuit



Notes

 $I_{\mbox{\scriptsize CS2}}$ is used to represent second transceiver on bus. Resistors $\pm~1\%$

Fig. 3 AC Test Circuit (DI_x, E to BUS_x)






Fig. 4 AC Test Circuit (BUS_x to DO_x)





Notes

V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V L1 and L2 = equal length 50 Ω impedance lines R_T = 50 Ω terminator internal to scope Decoupling 0.1 μ F from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND C_L = Fixture and stray capacitance \leq 3 pF

Fig. 5 DI_x, E to BUS_x Timing







Application

Two Transceiver System Operation

When a signal is transmitted through Dl_a , the bus follows and $DO_b = \overline{Dl}_a$; however, DO_a does not respond to the signal. Likewise, a signal transmitted through Dl_b causes the bus to follow the signal with no response at DO_b , and $DO_a = \overline{Dl}_b$. Since the bus has three logic levels, transmission and reception of two simultaneous signals is possible.

The common Enable, when HIGH, disables transmission from the five transceivers in the package but does not interfere with reception from an external transceiver.

Transceiver Truth Table

Input						Bus Output	Output	
	Transceiv	er 1		Transceiver 2			Transceiver 1	Transceiver 2
E ₁	DI ₁	ICS1	E ₂	DI ₂	ICS2	Bus	DO ₁	DO ₂
L	L	ON	L	L	ON	VOLBL	Н	Н
L	L	ON	L	Н	OFF	VOLBH	L	Н
L	Н	OFF	L	L	ON	VOHBL	Н	L
L	Н	OFF	L	Н	OFF	Vонвн	L	L
Н	X	OFF	L	L	ON	VOHBL	Н	L
H	X	OFF	L	н	OFF	Vонвн	L	L
L	L	ON	Н	X	OFF	Volbh	L	н
L	Н	OFF	Н	X	OFF	Vонвн	L ·	L
Н	Х	OFF	н	Х	OFF	Vонвн	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Fig. 7 50 Ω Configuration





Fig. 8 100 Ω Configuration



F100402 16 x 4 Register File (RAM)

F100K ECL Product

Description


The F100402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

CS	Chip Select Input
A0-A3	Address Inputs
D ₀ -D ₃	Data Inputs
WE	Write Enable Input
Q0-Q3	Data Outputs


Logic Symbol




 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagrams


16-Pin DIP (Top View)



16-Pin Flatpak (Top View)



Package	Outline	Order Code		
Ceramic DIP	4J	DC		
Flatpak	3L	FC		



DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V unless otherwise specified, $V_{CC} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C^{*}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lıн	Input HIGH Current All Inputs	'		300	μΑ	$V_{IN} = V_{IH(max)}$
lee	Power Supply Current	-170	-110	-70	mA	Inputs Open

^{*}See Family Characteristics for other dc specifications.

AC Characteristics: Vcc =	-4.2 V to -4.8 V Vcc =	GND, Applies to Flatpak and DIP Packages
AC Characteristics, VFF	4.2 V IO 4.0 V, VIII -	divo, Applies to Hatpar and Dil Hacrades

			0°C	T _C =	+25°C	$T_C = -$	+85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition	
tacs trcs taa	Access/Recovery Timing Chip Select Access Chip Select Recovery Address Access	3.00	3.30 3.30 5.00	3.00	3.50 3.50 5.30	3.50	3.80 3.80 6.00	ns ns ns	Figures 1 and 3	
twsd twscs twsa twhd twhcs twha	Write Timing, Setup Data Chip Select Address Write Timing, Hold Data Chip Select Address	0.50 1.50 1.00 0.50 0.50 2.50	-	0.50 1.50 1.00 0.50 0.50 2.50		0.80 1.50 1.00 0.50 0.50 2.50		ns ns ns ns	Figures 1 and 2 tw = 6 ns	
twn tws	Write Recovery Time Write Disable Time	4.00 3.00		4.00 3.00		4.50 3.50		ns ns	Figures 1 and 3	
tw	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns		
tcs	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	Figures 1 and 2	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 3	

Fig. 1 AC Test Circuit and Waveforms





Fig. 2 Write Modes

Write Enable Strobe

ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES (CS = LOW)




CES twscs twhcs

Fig. 3 Read Modes


Address Input to Data Output (WE = HIGH, CS = LOW)

ADDRESS ACCESS TIME




Chip Select Input to Data Output (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output (CS = LOW)

WRITE RECOVERY, DISABLE TIMES



F100414 256 x 1-Bit Static Random Access Memory

F100K ECL Product

Description

The F100414 is a 256-bit read/write Random Access Memory (RAM), organized 256 words by one bit. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as three active-LOW Chip Select lines.

- Address Access Time 10 ns Max
- Chip Select Access Time-6.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 1.8 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

 $\frac{\overline{WE}}{\overline{CS_0} - \overline{CS_2}}$

Write Enable Input (Active LOW)
Chip Select Inputs (Active LOW)

A₀-A₇


Address Inputs Data Input

D

0

Data Output


Logic Symbol



 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagram


16-Pin DIP (Top View)



Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Package	Outline	Order Code		
Ceramic DIP	6D	DC		
Plastic DIP	9B	PC		
Flatpak	3L	FC		



Functional Description

The F100414 is a fully decoded 256-bit read/write random access memory, organized 256 words by one bit. Bit selection is achieved by means of an 8-bit address, A₀ through A₇.

Three active-LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the F100170 decoder. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100414 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100414 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

,		Inputs	Output	Mada			
CS ₀	CS ₁	CS ₂	WE	D	0	Mode	
X	Х	H*	Х	Х	L	Not Selected	
L	L	L	L	L	L	Write "0"	
L	L	L	L	Н	L	Write "1"	
L	L	L	Н	Х	Data	Read	

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

*One or more Chip Selects HIGH

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = \text{GND}$, $T_{C} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
ИН	Input HIGH Current			220	μΑ	V _{IN} = V _{IH(max)}
lı∟	Input LOW Current, CS WE, A ₀ -A ₁₁ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL(min)}$
IEE	Power Supply Current	-140	-100		mA	Inputs and Outputs Open


AC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = \text{GND}, \text{ Output Load} = 50 \Omega \text{ and } 30 \text{ pF to } -2.0 \text{ V}, T_{C} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$

Symbol	mbol Characteristic		Тур	Max	Unit	Condition		
tacs trcs	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time 2		4.0 4.0 7.0	6.0 6.0 10	ns ns ns	Figures 3a, 3b		
tw twsp twhp	Write Timing Write Pulse Width to Guarantee Writing Data Setup Time prior to Write Data Hold Time after Write	7.0 1.0 2.0	5.0 0 0		ns ns ns	twsa = 1 ns Figure 4	Measured at 50% of Input to Valid Output (VIL(max) for	
twsa twha twscs twhcs tws tws	Address Setup Time prior to Write Address Hold Time after Write Chip Select Setup Time prior to Write Chip Select Hold Time after Write Write Disable Time Write Recovery Time	1.0 2.0 1.0 2.0	0 0 0 0 4.0 5.0	8.0 10	ns ns ns ns	tw = 7 ns Figure 4	VOL or VIH(min) for VOH)	
t _r t _f	Output Rise Time Output Fall Time		3.0 3.0		ns ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>		
Cin Cout	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique		

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels CL $\,=\,30$ pF including Fixture and Stray Capacitance RL $\,=\,50$ Ω to –2.0 V.

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing




Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Typical Application

4096-Word x n-Bit System



F100415 1024 x 1-Bit Static Random Access Memory

F100K ECL Product

Description

The F100415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as three active-LOW Chip Select line.

- Address Access Time 20 ns Max
- Chip Select Access Time 8.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.5 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE CS Write Enable Inputs (Active LOW)
Chip Select Input (Active LOW)

An-A9


Address Inputs

D

0

Data Input Data Output


Logic Symbol



 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagram


16-Pin DIP (Top View)



Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Package	Outline	Order Code		
Ceramic DIP	6D	DC		
Plastic DIP	9B	PC		
Flatpak	3L	FC		



Functional Description

The F100415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

	Inputs		Output	Mode	
<u>cs</u>	WE	D	0		
Н	Х	Х	L	Not Selected	
L	L	L	L	Write "0"	
L	L	Н	L	Write "1"	
L	Н	Х	Data	Read	

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = GND$, $T_{C} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ unless otherwise specified 1

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current			220	μΑ	V _{IN} = V _{IH(max)}
lıL	Input LOW Current, CS WE, A ₀ -A ₉ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL(min)}$
IEE	Power Supply Current	-150	-105		mA	Inputs and Outputs Open


AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
tacs trcs taa	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time ²		5.0 5.0 13	8.0 8.0 20	ns ns ns	Figures 3a, 3b	
tw twsp twhp	Write Timing Write Pulse Width to Guarantee Writing Data Setup Time prior to Write Data Hold Time after Write	14 4.0 4.0	9.0 0		ns ns ns	twsa = 5 ns Figure 4	Measured at 50% of Input to Valid Output
twsa twha twscs twhcs tws twr	Address Setup Time prior to Write Address Hold Time after Write Chip Select Setup Time prior to Write Chip Select Hold Time after Write Write Disable Time Write Recovery Time	3.0 4.0 4.0	3.0 0 0 0 5.0 7.0	10 15	ns ns ns ns	tw =14 ns Figure 4	(VIL(max) for VOL or VIH(min) for VOH)
t _r	Output Rise Time Output Fall Time		5.0 5.0		ns ns	Measured between 20% and 80% or 80% and 20%, Figure 2	
C _{IN} C _{OUT}	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique	

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels CL = 30 pF including Fixture and Stray Capacitance RL = 50 Ω to -2.0 V.

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address








Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100415

Typical Application

4096-Word x n-Bit System



F100416 256 x 4-Bit Programmable Read Only Memory

F100K ECL Product

Description

The F100416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion. The device is manufactured with all bits in the logic-HIGH state. Programmed bits will furnish LOW levels at corresponding outputs.

- Address Access Time 20 ns Max
- Chip Select Access Time 8.0 ns Max
- Chip Select Input and Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.46 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names


CS A₀-A₇ Chip Select Input (Active LOW)

Address Inputs

01-04

Data Outputs

Logic Symbol




V_{CP} = Pin 1

V_{CC} = Pin 16

VEE = Pin 8

Connection Diagram

16-Pin DIP (Top View)




Notes

 V_{CP} (Pin 1) is connected to the Programmer (+10.5 V) during programming only; otherwise, it should be grounded.

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

Package	Outline	Order Code		
Ceramic DIP	6D	DC		
Plastic DIP	9B	PC		
Flatpak	3L	FC		



Functional Description

The F100416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100416 devices can be tied together. An external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select (CS) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of CS from the address without increasing address access time. The device is enabled when CS is LOW. When the device is disabled (CS = HIGH), all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₇ inputs, the chip is selected and data is valid at the outputs after t_{AA}.

In the unprogrammed state the outputs are HIGH. To program LOW levels follow the procedure outlined in the *Programming Specifications* table.

Programming

The F100416 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or purchase any of the commercially available programmers which meet these specifications.


Programming Sequence

- 1. Apply power to the part: $V_{CC} = pin 16 = GND$; $V_{FF} = pin 8 = -5.2 \text{ V} \pm 5\%$.
- 2. Terminate all outputs (pins 11, 12, 14 and 15) with 5 k Ω resistors to V_{TT} = -2.0 V. Note: all input pins, including $\overline{\text{CS}}$, have internal 50 k Ω pull-down resistors to V_{FF}.
- 3. Select the word to be programmed by applying the appropriate voltage levels, as shown in the *Programming Specifications* table, to the Address pins (2, 3, 4, 5, 6, 7, 9 and 10).
- 4. After the address levels are set raise $V_{CP} = Pin \ 1$ from 0 V to +10.5 V ± 0.3 V.

- 5. After V_{CP} has reached its HIGH level, select the bit to be programmed by applying a HIGH level of +3.0 V ± 0.1 V to the output associated with it, i.e., pins 11, 12, 14 or 15. Only one bit (output) at a time may be selected for programming. Uncommitted outputs are terminated as outlined in 2.
- 6. After the HIGH level (\pm 3.0 V) has been established at the selected output pin, source a current of \pm 4 mA out of the Chip Select input (pin 13) to program the selected bit; this applied current pulse which is 100 μ s wide and has an approximate rise time of 1 μ s is to be furnished by a current sink which clamps at V_{CLAMP} = \pm 5.9 V.
- 7. To verify a LOW in the bit just programmed follow this sequence:

- (a) Remove current pulse from CS pin.
- (b) Remove applied voltage from selected output pin.
- (c) Lower V_{CP} from HIGH level to GND.
- (d) Keep same address but change its levels to normal ECL levels as outlined in the Programming Specifications table.
- (e) Enable the chip by applying a LOW level (V_{IL}) to $\overline{\text{CS}}$ (pin 13), or leave it open.
- (f) Sense the level at the selected output pin; a LOW level indicates successful programming whereas a HIGH level is a fail indication; in the latter case reprogramming of the bit can be attempted up to a maximum of eight times.
- 8. To program other bits in the memory repeat steps 3 through 7.

Programming Timing Sequence



^{*}Input pins A₁ and A₇ cannot be lower than VIL(min).

Programming Specifications

Symbol	Characteristic	Min	Recommended Value	Max	Unit	Comments
Vcc	Power Supply		0		V	
VEE	1 Ower Suppry	-5.46	-5.2	-4.94	٧	
V _{TT}	Termination Voltage		-2.0		٧	Applied to all outputs
V _{IH}	Chip Select (VCLAMP)	-0.1	0	+0.1	٧	Max Current is 40 mA
VIL	Omp Goldot (*GLAWIF)	-5.9	-5.2		٧	during programming
VIHP	Address Input Threshold	-0.1	0	+0.1	٧	Programming levels
VILP	/ Address input imported	-3.1	-3.0	-2.9	٧	
V _{IHV}	Address Input Threshold	-0.88	-0.87	-0.86	٧	Verify levels
VILV	/ Address input Tilleshold	-1.76	-1.75	-1.74	٧	verily levels
V _{CP}	Program Setup Pulse	10.2	10.5	10.8	٧	
VOP	Programming Pulse	2.9	3.0	3.1	٧	Applied to output to be programmed
Ics	Chip Select Programming Current	36	40	44	mA	At V _{CLAMP} = -5.9 V Min on the Chip Select pin
tpcs	Chip Select Programming Pulse	50	100	180	μS	
trcs	Chip Select Programming Pulse Rise Time	0.5	1.0	2.0	μs	
tpvcp	V _{CP} Programming Pulse	90	140	220	μS	
trvcp	V _{CP} Programming Rise Time	0.5	1.0	2.0	μs	
t _{setup}	Setup Time	20			ns	Start time of V _{CP} pulse after address is selected

DC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = \text{GND}, T_{C} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$ unless otherwise specified¹

Symbol Characteristic		Min	Тур	Max	Unit	Condition	
lін	Input HIGH Current			200	μΑ	$V_{IN} = V_{IH(max)}$	
IEE	Power Supply Current	-140	-105		mA	Inputs and Outputs Open	

AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = GND$, Output Load 50 Ω to -2.0 V, $T_{C} = 0^{\circ} C$ to $+85^{\circ} C$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
taa	Address Access Time ²		11	20	ns	Measured at 50% Points of both Input and Output
tacs	Chip Select Access Time		4.0	8.0	ns	Measured at 50% Points of both Input and Output

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

F100422 256 x 4-Bit Static Random Access Memory

F100K ECL Product

Description

The F100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.


- Address Access Time 10 ns Max
- Bit Select Access Time 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE Write Enable Input (Active LOW)
BS₀-BS₃ Bit Select Inputs (Active LOW)

A₀-A₇ Address Inputs D₀-D₃ Data Inputs O₀-O₃ Data Outputs


Logic Symbol




 $V_{CC} = Pin 6 (9)$ $V_{CCA} = Pin 7 (10)$ $V_{EE} = Pin 18 (21)$ () = Flatpak

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC



Functional Description

The F100422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address. An through A7.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the bit selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsp(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the bits selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The outputs of the F100422 are unterminated emitter followers, which allow maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

		Inputs Outputs				
	BSn	WE	Dn	On	Mode	
Ī	Н	Х	Х	L	Not Selected	
	L	L	L	L	Write "0"	
	L	L	Н	L.	Write "1"	
	L	Н	Х	Data	Read	

Each bit has independent BS, D, and O, but all have common WE.

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: VEE = -4.2 V to -4.8 V, VCC = VCCA = GND, TC = 0°C to +85°C unless otherwise specified1

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Ін	Input HIGH Current			220	μΑ	V _{IN} = V _{IH(max)}
lıL	Input LOW Current, CS WE, A ₀ -A ₁₁ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL(min)}$
IEE	Power Supply Current	-230	-180		mA	Inputs and Outputs Open


AC Characteristics: $V_{EE} = -4.2$ V to -4.8 V, $V_{CC} = V_{CCA} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0$ °C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
tabs trbs taa	Read Timing Bit Select Access Time Bit Select Recovery Time Address Access Time ²		3.0 3.0 7.0	5.0 5.0 10	ns ns ns	Figures 3a, 3b	
tw	Write Timing Write Pulse Width to Guarantee Writing	7.0	5.0		ns	twsa = 1 ns	Measured at
twsp	Data Setup Time prior to Write	1.0	0		ns	Figure 4	50% of Input to Valid Output
twhD	Data Hold Time after Write	2.0	0		ns		(V _{IL(max)} for
twsa	Address Setup Time prior to Write	1.0	0		ns		VOL or VIH(min) for VOH)
twha	Address Hold Time after Write	2.0	0		ns		,
twsbs	Bit Select Setup Time prior to Write	1.0	0		ns	t _W = 7 ns	
twhbs	Bit Select Hold Time	2.0	. 0		ns	Figure 4	
tws	Write Disable Time		3.0	5.0	ns		
twR	Write Recovery Time		6.0	12	ns		
tr	Output Rise Time		3.0		ns	Measured between 20% and	
tf	Output Fall Time		3.0		ns	80% or 80% and	d 20%, Figure 2
C _{IN} C _{OUT}	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique	

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V.

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


a Read Mode Propagation Delay from Bit Select



b Read Mode Propagation Delay from Address







Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100470 4096 x 1-Bit Static Random Access Memory

F100K ECL Product

Description

The F100470 is a 4096-bit read/write Random Access Memory (RAM), organized 4096 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. It is available in two speed versions, the F100470 and F100470A. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time F100470-35 ns Max F100470A-25 ns Max
- Chip Select Access Time F100470-15 ns Max F100470A-10 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.70 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE CS

Write Enable Input (Active LOW)

4 4

Chip Select Input (Active LOW)


A0-A11

Address Inputs

D O


Data Input Data Output

Logic Symbol



Connection Diagram


18-Pin DIP (Top View)



Note

The 18-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Package	Outline	Order Code
Ceramic DIP	8F	DC
Flatpak	3E	FC



Functional Description

The F100470 is a fully decoded 4096-bit read/write random access memory, organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A₀ through A₁₁.

One Chip Select input is provided for memory array expansion up to 8196 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (CS) from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100470 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100470 devices together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

		Inputs	Output	8.0 - 4 -	
	CS	WE	D	0	Mode
_	Н	Х	Х	L	Not Selected
	L	L	L	L	Write "0"
	L	L	Н	L	Write "1"
	L	Н	Х	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)

Data = Previously stored data

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

DC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = GND$, $T_{C} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ unless otherwise specified 1

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
hн	Input HIGH Current			220	μΑ	$V_{IN} = V_{IH(max)}$
lıL	Input LOW Current, CS WE, A ₀ -A ₁₁ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL(min)}$
IEE	Power Supply Current	-195	-160		mA	Inputs and Outputs Open

AC Characteristics: $V_{EE} = -4.2 \text{ V}$ to -4.8 V, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_C = 0^{\circ}C$ to $+85^{\circ}C$


		F100470		F100470A				
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition	
	Read Timing							
tacs	Chip Select Access Time		15		10	ns		
trcs	Chip Select Recovery Time		15		10	ns	Figures 3a, 3b	
taa	Address Access Time ²		35		25	ns		
	Write Timing							
tw	Write Pulse Width	25		15		ns	$t_{WSA} = 10 \text{ ns}$	
	to Guarantee Writing						(F100470 and	Measured at
twsp	Data Setup Time	5.0		5.0		ns	F100470A),	50% of Input to
	prior to Write						Figure 4	Valid Output
twhD	Data Hold Time after Write	5.0		5.0		ns		(V _{IL(max)} for
twsa	Address Setup Time	10		10		ns		Vol or VIH(min)
	prior to Write							for VoH)
twha	Address Hold Time after Write	5.0		5.0		ns	$t_W = 25 \text{ ns}$	
twscs	Chip Select Setup Time	5.0		5.0		ns	(F100470), 15 ns	
	prior to Write						(F100470A),	
twncs	Chip Select Hold Time	5.0		5.0		ns	Figure 4	
	after Write							
tws	Write Disable Time		15		15	ns		
twR	Write Recovery Time		20		20	ns		L

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _r t _f	Output Rise Time Output Fall Time		5.0 5.0		ns ns	Measured between 20% and 80% or 80% and 20% Figure 2
C _{IN} C _{OUT}	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a psuedorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V.

Fig. 2 Input Levels







Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100474 1024 x 4-Bit Static Random Access Memory

F100K ECL Product

Description

The F100474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time 25 ns Max
- Chip Select Access Time 15 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.70 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature


Pin Names

WE	Write Enable Input (Active LOW)
CS	Chip Select Input (Active LOW)
A_0-A_9	Address Inputs
D_0-D_3	Data Inputs

Data Outputs

Logic Symbol


 $O_0 - O_3$




V_{CC} = Pin 6 (9) V_{CCA} = Pin 7 (10) V_{EE} = Pin 18 (21) () = Flatpak

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4V	FC		



Functional Description

The F100474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A₀ through A₉.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The outputs of the F100474 are unterminated emitter followers, which allow maximum flexibility in output connection configurations. In many applications such as memory expansion, the outputs of many F100474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

	Inputs		Outputs	Mada		
CS	WE	Dn	On	Mode		
Н	Х	Х	. L	Not Selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	Х	Data	Read		

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}, V_{CC} = V_{CCA} = \text{GND}, T_{C} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$ unless otherwise specified 1

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current			220	μΑ	V _{IN} = V _{IH(max)}
lıL	Input LOW Current, CS WE, A ₀ -A ₁₁ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL(min)}$
IEE	Power Supply Current	-195	-160		mA	Inputs and Outputs Open


AC Characteristics: V_{EE} = -4.2 V to -4.8 V, V_{CC} = V_{CCA} = GND, Output Load = 50 Ω and 30 pF to -2.0 V, T_C = O°C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	Condition	
tacs trcs taa	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time ²		10 10 20	15 15 25	ns ns ns	Figures 3a, 3b		
tw	Write Timing Write Pulse Width to Guarantee Writing	16	10		ns	twsa = 10 ns	Measured at	
twsp	Data Setup Time prior to Write	5.0	1.0	i	ns	Figure 4	50% of Input to Valid Output	
twhD	Data Hold Time after Write	5.0	1.0		ns		(V _{IL(max)} for	
twsa	Address Setup Time prior to Write	10	3.0		ns		VOL or VIH(min) for VOH)	
twha	Address Hold Time after Write	4.0	1.0		ns	ļ		
twscs	Chip Select Setup Time prior to Write	5.0	1.0		ns	tw = 16 ns		
twncs	Chip Select Hold Time after Write	5.0	1.0		ns	Figure 4		
tws	Write Disable Time		6.0	15	ns			
twR	Write Recovery Time		8.0	20	ns			
tr	Output Rise Time		5.0		ns	Measured between 20% and 80% or 80% and 20%, Figure 2		
tf	Output Fall Time		5.0		ns			
C _{IN} C _{OUT}	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with Technique	a Pulse	

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V.

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address








Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.







F10K DC Family Specifications

DC characteristics for the F10K series memories. Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

Absolute Maximum Ratings: Above which the useful

Above which the useful life may be impaired

Guaranteed Operating Ranges

 Supply Voltage (VEE)
 Ambient Temperature

 Min
 Typ
 Max
 TA

 -5.46 V
 -5.2 V
 -4.94 V
 0°C to +75°C

Storage Temperature

-65°C to +150°C

Temperature (Ambient) Under Bias

-55°C to +125°C

VEE Pin Potential to Ground Pin

-7.0 V to +0.5 V

Input Voltage (dc)

VEE to +0.5 V

Output Current (dc Output HIGH)

-30 mA to +0.1 mA

DC Characteristics: $V_{EE} = -5.2 \text{ V}$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0^{\circ}\text{C}$ to 75°C1

Symbol	Characteristic	Min	Тур	Max	Unit	TA	Conditions ²	
Vон	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C +25°C +75°C	VIN = VIH(max)	
VoL	Output LOW Voltage	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C +25°C +75°C	or V _{IL} (min)	Loading is
Vонс	Output HIGH Voltage	-1020 -980 -920			mv	0°C +25°C +75°C	VIN = VIH(min)	50 Ω to -2.0 V
Volc	Output LOW Voltage			-1645 -1630 -1605	mV	0°C +25°C +75°C	or V _{IL (max)}	
VIH	Input HIGH Voltage	-1145 -1105 -1045		-840 -810 -720	mV	0°C +25°C +75°C	Guaranteed Inpotes	out Voltage HIGH
VIL	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Inp for All Inputs	out Voltage LOW
l _{IL}	Input LOW Current	0.5		170	μΑ	+25°C	$V_{IN} = V_{IL(min)}$	

^{1.} The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

^{2.} Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.



F10145A 16 x 4 Register File (RAM)

F10K Voltage Compensated ECL

Description


The F10145A and F10545A are high-speed 64-bit Random Access Memories organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (CS) and Write Enable (WE) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

CS	Chip Select
A_0-A_3	Address
D ₀ -D ₃	Data Inputs
WE	Write Enables
$Q_0 - Q_3$	Data Outputs


Logic Symbol



 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)


Q1	1	16	V _C
Q ₀	2	15	Q ₂
cs	3	14	Q ₃
D1	4	13	WE WE
D ₀	5	12	D ₃
A ₃	6	11	D ₂
A ₂	7	10	A ₀
VEE	8	9	A1

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	4J	DC
Flatpak	3L	FC


F10145A

Logic Diagram



V_{CC} = Pin 16 V_{EE} = Pin 8

Fig. 1 Switching Circuit and Waveforms



F10145A

DC Characteristics: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = \text{GND}$, $T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current CS, A ₀ -A ₃ WE, D ₀ -D ₃			200 220	μΑ	VIN = VIH(max)
lee	Power Supply Current	-150	-100		mA	Inputs and Outputs Open

AC Characteristics: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = \text{GND}$, $T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
	Access/Recovery Times					
tacs	Chip Select Access	3.0	4.5	6.0	ns	
tRCS	Chip Select Recovery	3.0	4.5	6.0	ns	Figures 1 and 3
taa	Address Access	4.5	6.5	9.0	ns	
	Write Setup Times					
twsp	Data	4.5	3.0	}	ns	
twscs	Chip Select	4.5	2.5		ns	
twsa	Address	3.5	1.5		ns	
	Write Hold Times					Figures 1 and 2
twhD	Data	-1.0	-2.5		ns	
twncs	Chip Select	0.5	0	ļ	ns	
twha	Address	1.0	-1.0		ns	
twR	Write Recovery Time	3.0	4.5	6.0	ns	5:10
tws	Write Disable Time	3.0	4.5	6.0	ns	Figures 1 and 3
tw	Write Pulse Width, Min	4.0	2.5		ns	Figures 1 and 2
tcs	Chip Select Pulse Width, Min	4.0	2.5		ns	
	Select Setup Times					
tcsp	Data	4.5	3.0	1	ns	
tcsw	Write Enable	4.5	2.5		ns	
tcsa	Address	3.5	1.5		ns	Figures 1 and 2
	Write Hold Times				,	
tchd	Data	-1.0	-2.5		ns	
tchw	Write Enable	0.5	0		ns	
tCHA	Address	1.0	-1.0		ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	1.5	2.5	3.9	ns	Figures 1 and 3


^{*}See Family Characteristics for other dc specifications.

F10145A


Fig. 2 Write Modes

Write Enable Strobe

ADDRESS AND DIN SET UP AND HOLD TIMES ($\overline{\text{CS}} = \text{LOW}$)




CHIP SELECT SET-UP AND HOLD TIMES



Chip Select Strobe

ADDRESS AND D_{IN} SET UP AND HOLD TIMES ($\overline{WE} = LOW$)



WRITE ENABLE SET-UP AND HOLD TIMES, CS PULSE WIDTH2





Fig. 3 Read Modes


Address Input to Data Output (WE = HIGH, CS = LOW)

ADDRESS ACCESS TIME




Chip Select Input to Data Output (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output (CS = LOW)

WRITE RECOVERY, DISABLE TIMES



F10402 16 x 4 Register File (RAM)

F10K ECL Product

Description


The F10402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select (CS) and Write Enable (WE) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

CS	Chip Select Input
A ₀ -A ₃	Address Inputs
D ₀ -D ₃	Data Inputs
WE	Write Enable Input
Q_0-Q_3	Data Outputs


Logic Symbol




 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	4J	, DC
Flatpak	3L	FC

F10402

Logic Diagram



DC Characteristics: $V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = V_{CCA} = GND$, $T_A = 0$ °C to +75°C unless otherwise specified*

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
lıн	Input HIGH Current All Inputs			300	μΑ	V _{IN} = V _{IH (max)}
IEE	Power Supply Current	-170	-110	-70	mA	Inputs Open

^{*}See Family Characteristics for other dc specifications.

AC Characteristics:	VEE =	-5.2 V Vcc =	GND	Applies to	Flatnak and	d DIP Packages
AC Characteristics.	V E E	U.Z V, VUU -	GIVE.	Applics ic	i iaipan ain	a Dii i ackages

		Tc=	= 0°C	T _C =	+25°C	T _C = -	+85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
tacs trcs taa	Access/Recovery Timing Chip Select Access Chip Select Recovery Address Access	3.00	3.30 3.30 5.00	3.00	3.50 3.50 5.30	3.50	3.80 3.80 6.00	ns ns ns	Figures 1 and 3
twsp twscs twsa twhp twhcs twha	Write Timing, Setup Data Chip Select Address Write Timing, Hold Data Chip Select Address	0.50 1.50 1.00 0.50 0.50 2.50		0.50 1.50 1.00 0.50 0.50 2.50	3,	0.80 1.50 1.00 0.50 0.50 2.50		ns ns ns ns	Figures 1 and 2 tw = 6 ns
twn tws	Write Recovery Time Write Disable Time	4.00 3.00		4.00 3.00		4.50 3.50		ns ns	Figures 1 and 3
tw	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns	
tcs	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 3

Fig. 1 AC Test Circuit and Waveforms





Fig. 2 Write Modes

Write Enable Strobe

 $\underline{\mathbf{ADDRESS}}$ and data input set-up and hold times $(\overline{\mathbf{CS}} = \mathbf{LOW})$



CHIP SELECT SET-UP AND HOLD TIMES





Fig. 3 Read Modes


Address Input to Data Output ($\overline{\text{WE}} = \text{HIGH}, \overline{\text{CS}} = \text{LOW}$)

ADDRESS ACCESS TIME




Chip Select Input to Data Output (WE = HIGH)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output (CS = LOW)

WRITE RECOVERY, DISABLE TIMES



F10414 256 x 1-Bit Static Random Access Memory

F10K ECL Product

Description

The F10414 is a 256-bit read/write Random Access Memory (RAM), organized 256 words by one bit. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as three active-LOW Chip Select lines.

- Address Access Time 10 ns Max
- Chip Select Access Time-6.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 1.8 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

 $\overline{\text{CS}_0}$ - $\overline{\text{CS}_2}$

Write Enable Input (Active LOW)


CS₀-CS₂ A₀-A₇ D

0

Chip Select Inputs (Active LOW) Address Inputs

Data Input Data Output


Logic Symbol



 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagram

16-Pin DIP (Top View)




Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

Logic Diagram



Functional Description

The F10414 is a fully decoded 256-bit read/write random access memory, organized 256 words by one bit. Bit selection is achieved by means of an 8-bit address, A₀ through A₇.

Three active-LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the F10170 decoder. For larger memories, the fast chip select access time permits the decoding of Chip Select, $\overline{\text{CS}}$, from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsp(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10414 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10414 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

		Inputs	Output	Mada		
CS ₀	CS ₁	CS ₂	WE	D	0	Mode
X	Х	H*	Х	Х	L	Not Selected
L	L	L	L	L		Write "0"
L	L	L	L	Н	L	Write "1"
_ L	L	L	Н	Х	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

*One or more Chip Selects HIGH

DC Characteristics: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = \text{GND}$, $T_A = 0^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
Іін	Input HIGH Current			220	μΑ	$V_{IN} = V_{IH(max)}$	
lıL	Input LOW Current, CS WE, A ₀ -A ₁₁ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL(min)}$	
lee	Power Supply Current		-90		mA	$T_A = +75$ °C	Inputs and
	Controlled the second	-140	-100			T _A = 0° C	Outputs Open


AC Characteristics: $V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0^{\circ}C$ to +75°C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
tacs trcs taa	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time 2		4.0 4.0 7.0	6.0 6.0 10	ns ns ns	Figures 3a, 3b	
tw twsp	Write Timing Write Pulse Width to Guarantee Writing Data Setup Time prior to Write Data Hold Time after Write	7.0 1.0 2.0	4.0 0		ns ns	twsa = 1 ns Figure 4	Measured at 50% of Input to Valid Output (VIL (max) for
twsa	Address Setup Time prior to Write	1.0	ő		ns		VOL or VIH(min)
twha twscs	Address Hold Time after Write Chip Select Setup Time	2.0 1.0	0 0		ns ns	_	
twncs	prior to Write Chip Select Hold Time after Write	2.0	0		ns	tw = 7 ns Figure 4	
tws twr	Write Disable Time Write Recovery Time		4.0 5.0	8.0 10	ns ns		
tr tf	Output Rise Time Output Fall Time		3.0 3.0		ns ns	Measured betw 80% or 80% an	veen 20% and d 20%, <i>Figure 2</i>
C _{IN} C _{OUT}	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique	

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels C_L = 30 pF including Fixture and Stray Capacitance R_L = 50 Ω to –2.0 V.

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address








Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Typical Application

4096-Word x n-Bit System



F10415 1024 x 1-Bit Static Random Access Memory

F10K ECL Product

Description

The F10415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. It is available in two speed versions, the F10415 and F10415A. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time F10415-35 ns Max F10415A-20 ns Max
- Chip Select Access Time F10415-10 ns Max F10415A-8.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.5 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names


O

WE Write Enable Input (Active LOW)
CS Chip Select Input (Active LOW)
A0-A9 Address Inputs
D Data Input

Data Output


Logic Symbol

 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$



Connection Diagram

16-Pin DIP (Top View)




Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

Logic Diagram



Functional Description

The F10415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

	Inputs		Output	Mada
CS	WE	D	0	Mode
Н	Х	Х	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	Х	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = GND$, $T_A = 0^{\circ}C$ to $+75^{\circ}C$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
Іін	Input HIGH Current			220	μΑ	$V_{IN} = V_{IH(max)}$	
lıL	Input LOW Current, CS WE, A ₀ -A ₉ , D	0.5		170	μΑ	$V_{IN} = V_{IL(min)}$	
	D	-150	-105		^	$T_A = +75$ °C	Inputs and
IEE	Power Supply Current		-90		mA	T _A = 0° C	Output Open

AC Characteristics: $V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0^{\circ}\text{C}$ to $+75^{\circ}\text{C}$


	Olement state	F10415			415A		0	
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition	
	Read Timing							
tacs	Chip Select Access Time		10		8.0	ns		
trcs	Chip Select Recovery Time		10		8.0	ns	Figures 3a, 3b	
taa	Address Access Time 2		35		20	ns		
	Write Timing							
tw	Write Pulse Width	25		14		ns	twsa =	
	to Guarantee Writing					İ	8 ns (F10415),	Measured at
twsp	Data Setup Time	5.0		4.0		ns	5 ns (F10415A),	50% of Input to
	prior to Write						Figure 4	Valid Output
twhD	Data Hold Time after Write	5.0		4.0		ns		(VIL(max) for
twsa	Address Setup Time	8.0		5.0		ns		VOL or VIH(min)
	prior to Write							for Voн)
twha	Address Hold Time after Write	4.0		3.0		ns	tw =	
twscs	Chip Select Setup Time	5.0		4.0		ns	25 ns (F10415),	
	prior to Write						14 ns (F10415A),	
twncs	Chip Select Hold Time	5.0		4.0		ns	Figure 4	
	after Write							
tws	Write Disable Time		10		10	ns		
twr	Write Recovery Time		20		20	ns		

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
tr	Output Rise Time		5.0		ns	Measured between 20% and
tf	Output Fall Time		5.0		ns	80% or 80% and 20%, <i>Figure 2</i>
Cin	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse
Соит	Output Pin Capacitance		7.0	8.0	pF	Technique

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels

C_L = 30 pF including Fixture and Stray Capacitance

 $R_L = 50 \Omega \text{ to} - 2.0 \text{ V}.$

Fig. 2 Input Levels







Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Note

DATA OUTPUT

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.


twscs-

50%

twn

Typical Application

4096-Word x n-Bit System



F10416 256 x 4-Bit Programmable Read Only Memory

F10K ECL Product

Description


The F10416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion. The device is manufactured with all bits in the logic-HIGH state. Programmed bits will furnish LOW levels at corresponding outputs.

- Address Access Time 20 ns Max
- Chip Select Access Time 8.0 ns Max
- Chip Select Input and Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.56 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

CS Chip Select Input (Active LOW)
A₀-A₇ Address Inputs
O₁-O₄ Data Outputs


Logic Symbol



 $V_{CP} = Pin 1$ $V_{CC} = Pin 16$ $V_{EE} = Pin 8$

Connection Diagram

16-Pin DIP (Top View)



Notes


 V_{CP} (Pin 1) is connected to the Programmer (+10.5 V) during programming only; otherwise, it should be grounded.

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code		
Ceramic DIP	6D	DC		
Plastic DIP	9B	PC		
Flatpak	3L	FC		

Logic Diagram



Functional Description

The F10416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10416 devices can be tied together. An external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select (CS) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of CS from the address without increasing address access time. The device is enabled when CS is LOW. When the device is disabled (CS = HIGH), all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected and data is valid at the outputs after t_{AA} .

In the unprogrammed state the outputs are HIGH. To program LOW levels follow the procedure outlined in the *Programming Specifications* table.

Programming

The F10416 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or purchase any of the commercially available programmers which meet these specifications.


Programming Sequence

- 1. Apply power to the part: V_{CC} = pin 16 = GND; V_{EE} = pin 8 = -5.2 V ± 5%.
- 2. Terminate all outputs (pins 11, 12, 14 and 15) with 5 k Ω resistors to V_{TT} = -2.0 V. Note: all input pins, including $\overline{\text{CS}}$, have internal 50 k Ω pull-down resistors to V_{EE}.

- 3. Select the word to be programmed by applying the appropriate voltage levels, as shown in the *Programming Specifications* table, to the Address pins (2, 3, 4, 5, 6, 7, 9 and 10).
- 4. After the address levels are set raise $V_{CP} = Pin 1$ from 0 V to ± 10.5 V ± 0.3 V.
- 5. After V_{CP} has reached its HIGH level, select the bit to be programmed by applying a HIGH level of +3.0 V ± 0.1 V to the output associated with it, i.e., pins 11, 12, 14 or 15. Only one bit (output) at a time may be selected for programming. Uncommitted outputs are terminated as outlined in 2.
- 6. After the HIGH level (\pm 3.0 V) has been established at the selected output pin, source a current of \pm 4 mA out of the Chip Select input (pin 13) to program the selected bit; this applied current pulse which is 100 μ s wide and has an approximate rise time of 1 μ s is to be furnished by a current sink which clamps at V_{CLAMP} = \pm 5.9 V.

- 7. To verify a LOW in the bit just programmed follow this sequence:
 - (a) Remove current pulse from CS pin.
 - (b) Remove applied voltage from selected output pin.
 - (c) Lower VCP from HIGH level to GND.
 - (d) Keep same address but change its levels to normal ECL levels as outlined in the Programming Specifications table.
 - (e) Enable the chip by applying a LOW level (V_{IL}) to $\overline{\text{CS}}$ (pin 13), or leave it open.
 - (f) Sense the level at the selected output pin; a LOW level indicates successful programming whereas a HIGH level is a fail indication; in the latter case reprogramming of the bit can be attempted up to a maximum of eight times.
- 8. To program other bits in the memory repeat steps 3 through 7.

Programming Timing Sequence



^{*}Input pins A₁ and A₇ cannot be lower than VIL(min).

Symbol	Characteristic	Min	Recommended Value	Max	Unit	Comment	
Vcc	Power Supply		0		V		
VEE	1 Ower ouppry	-5.46	-5.2	-4.94	V		
VTT	Termination Voltage		-2.0		V	Applied to all outputs	
ViH	Chip Select (VCLAMP)	-0.1	0	+0.1	V	Max Current is 40 mA	
VIL	Omp delect (Velamir)	-5.9	-5.2		V	during programming	
VIHP	Address Input Threshold	-0.1	0	+0.1	V	Programming levels	
VILP	Address input Threshold	-3.1	-3.0	-2.9	V	Trogramming levels	
VIHV	Address Input Threshold	-0.88	-0.87	-0.86	V	Verify levels	
VILV	Address input Threshold	-1.76	-1.75	-1.74	V	10.11, 101010	
V _{CP}	Program Setup Pulse	10.2	10.5	10.8	V		
VOP	Programming Pulse	2.9	3.0	3.1	٧	Applied to output to be programmed	
Ics	Chip Select Programming Current	36	40	44	mA	At V _{CLAMP} = -5.9 V Min on the Chip Select pin	
tpcs	Chip Select Programming Pulse	50	100	180	μs		
t _{rcs}	Chip Select Programming Pulse Rise Time	0.5	1.0	2.0	μS		
tpvcp	V _{CP} Programming Pulse	90	140	220	μS		
trvcp	V _{CP} Programming Rise Time	0.5	1.0	2.0	μS		
tsetup	Setup Time	20			ns	Start time of V _{CP} pulse after address is selected	

Guaranteed Operating Ranges

	Supply Voltage (VEE)			Ambient Temperature		
Part Number	Min	Тур	Max	TA		
F10416XC	−5.46 V	-5.2 V	-4.94 V	-30°C to +85°C		

X = Package Type

DC Characteristics: VEE = -5.2 V, VCC = GND, TA = -30°C to +85°C unless otherwise specified1

Symbol	Characteristic	Min	Тур	Max	Unit	TA	Condition	
Vон	Output HIGH Voltage	-1060 -960 -890		-890 -810 -700	mV	-30°C +25°C +85°C	V _{IN} = V _{IH} (max)	Loading is 50 Ω to -2.0 V
VoL	Output LOW Voltage	-1890 -1850 -1825		-1675 -1650 -1615	μV	-30°C +25°C +85°C	or V _{IL} (min)	
Vонс	Output HIGH Voltage	-1080 -980 -910			mv	-30°C +25°C +85°C	$V_{IN} = V_{IH(min)}$	
Volc	Output LOW Voltage			-1655 -1630 -1595	mV	-30°C +25°C +85°C	or V _{IL (max)}	
VIH	Input HIGH Voltage	-1205 -1105 -1035		890 810 700	mV	-30°C +25°C +85°C	Guaranteed HIGH signal for All Inputs	
VIL	Input LOW Voltage	-1890 -1850 -1825		-1500 -1475 -1440	mV	-30°C +25°C +85°C	Guaranteed LOW signal for All Inputs	
Iн	Input HIGH Current			200	μΑ	-30°C to +85°C	V _{IN} = V _{IH} (max)	
IIL	Input LOW Current,	0.5		150	μΑ	+25°C	V _{IN} = V _{IL (min)}	
lee	Power Supply Current	-140	-110		mA	+25°C	All Inputs and Outputs Open	

AC Characteristics: $V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = GND$, Output Load 50 Ω to -2.0 V, $T_A = -30^{\circ}C$ to $+85^{\circ}C$

Symbol Characteristic		Min	Тур	Max	Unit	Condition	
taa	Address Access Time ²		11	20	ns	Measured at 50% Points of both Input and Output	
tacs	Chip Select Access Time		4.0	8.0	ns	Measured at 50% Points of both Input and Output	

1. See 10K Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

F10422 256 x 4-Bit Static Random Access Memory

F10K ECL Product

Description

The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time-10 ns Max
- Bit Select Access Time-5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion

Write Enable Innut / Active I OW/

- Power Dissipation-0.92 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature


Pin Names

VVE	Write Eliable Iliput (Active LOW)
BS ₀ -BS ₃	Bit Select Inputs (Active LOW)
A_0-A_7	Address Inputs
D ₀ -D ₃	Data Inputs

Data Outputs

Logic Symbol


O₀-O₃



 $V_{CC} = Pin 24$ $V_{CCA} = Pin 1$ $V_{EE} = Pin 12$

Connection Diagrams

24-Pin DIP (Top View)




Note

The 24-pin flatpak version has the same pinout connections as the Dual In-Line package.

Ordering Information (See Section 5)

Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4V	FC		

Logic Diagram



Functional Description

The F10422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the bit selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the bit selected. Non-inverted data is then presented at the output (O).

The outputs of the F10422 are unterminated emitter followers, which allow maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

	Inputs		Outputs			
BSn	WE	WE D _n		Mode		
Н	Х	Х	L	Not Selected		
L	L	L	L	Write "0"		
L	L	н	L	Write "1"		
L	Н	Х	Data	Read		

Each bit has independent BS, D, and O, but all have common WE.

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+75^{\circ}C$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current			220	μΑ	$V_{IN} = V_{IH(max)}$
lıL	Input LOW Current, BS ₀ -BS ₃ WE, A ₀ -A ₇ , D ₀ -D ₃	0.5 -50		170	μΑ	V _{IN} = V _{IL(min)}
IEE	Power Supply Current	-230	-180		mA	All Inputs and Outputs Open


AC Characteristics: V_{EE} = -5.2 V $\pm 5\%$, V_{CC} =V_{CCA} = GND, Output Load = $50~\Omega$ and 30 pF to -2.0 V, T_A = 0° C to $+75^{\circ}$ C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
tabs trbs taa	Read Timing Bit Select Access Time Bit Select Recovery Time Address Access Time ²		3.0 3.0 7.0	5.0 5.0 10	ns ns ns	Figures 3a, 3b	
tw twsp	Write Timing Write Pulse Width to Guarantee Writing Data Setup Time	7.0 1.0	5.0 0		ns ns	twsa = 1 ns Figure 4	Measured at 50% of Input to
twhD twsa	prior to Write Data Hold Time after Write Address Setup Time	2.0 1.0	0 0		ns ns		Valid Output (VIL(max) for VOL or VIH(min)
twha twsbs	prior to Write Address Hold Time after Write Bit Select Setup Time prior to Write	2.0 1.0	0		ns ns	tw = 7 ns	for V _{OH})
t _{WHBS}	Bit Select Hold Time after Write Write Disable Time	2.0	3.0	5.0	ns ns	Figure 4	
twn	Write Recovery Time		6.0	12	ns		
tr tf	Output Rise Time Output Fall Time		3.0 3.0		ns ns	Measured betw 80% or 80% an	veen 20% and d 20%, <i>Figure</i> 2
CIN Cout	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with Technique	a Pulse

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels $C_L=30~\text{pF}$ including Fixture and Stray Capacitance

 $R_L = 50 \Omega \text{ to } -2.0 \text{ V}.$

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Bit Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F10470 4096 x 1-Bit Static Random Access Memory

F10K ECL Product

Description

The F10470 is a 4096-bit read/write Random Access Memory (RAM), organized 4096 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. It is available in two speed versions, the F10470 and F10470A. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time F10470-35 ns Max F10470A-25 ns Max
- Chip Select Access Time F10470-15 ns Max F10470A-10 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.20 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Active LOW
CS	Chip Select Input (Active LOW)
A ₀ -A ₁₁	Address Inputs
D	Data Input


O Data Output

Logic Symbol

16 17 15 cs A₁ A_2 **A**₃ Α4 A₅ F 10470 A Α7 Ag Αg A₁₀ V_{CC} = Pin 18 VEE = Pin 9

Connection Diagram

18-Pin DIP (Top View)




Note

The 18-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code		
Ceramic DIP	8F	DC		
Flatpak	3E	FC		

Logic Diagram



Functional Description

The F10470 is a fully decoded 4096-bit read/write random access memory, organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A₀ through A₁₁.

One Chip Select input is provided for memory array expansion up to 8196 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (CS) from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10470 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10470 devices together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

	Inputs		Output	Mode		
CS	WE	D	0	Mode		
Н	Х	Х	L	Not Selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	Х	Data	Read		

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: $V_{EE} = -5.2 \text{ V}$, $V_{CC} = GND$, $T_A = 0^{\circ}C$ to $+75^{\circ}C$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
lін	Input HIGH Current			220	μΑ	$V_{IN} = V_{IH(max)}$	
lıL	Input LOW Current, CS WE, A ₀ -A ₁₁ , D	0.5 -50		170	μΑ	$V_{IN} = V_{IL (min)}$	
lee	Power Supply Current		-145		mA	$T_A = 75^{\circ}C$	All Inputs and
	Transfer Supply Surrem	-200	-160			T _A = 0°C	Output Open

AC Characteristics: $V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0$ °C to +75°C


		F10	0470	F10	470A			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition	
	Read Timing							
tacs	Chip Select Access Time		15		10	ns		
trcs	Chip Select Recovery Time		15		10	ns	Figures 3a, 3b	
taa	Address Access Time ²	ļ	35		25	ns		
	Write Timing		, , , , , , , , , , , , , , , , , , , ,					
tw	Write Pulse Width	25		15		ns	$t_{WSA} = 10 \text{ ns}$	
	to Guarantee Writing	Ì				1	(F10470) and	Measured at
twsp	Data Setup Time	5.0		5.0		ns	(F10470A),	50% of Input to
	prior to Write					j	Figure 4	Valid Output
twho	Data Hold Time after Write	5.0		5.0		ns		(V _{IL(max)} for
twsa	Address Setup Time	10		10		ns		VOL or VIH(min)
	prior to Write	İ		İ				for V _{OH})
twha	Address Hold Time after Write	5.0		5.0		ns	$t_W = 25 \text{ ns}$	
twscs	Chip Select Setup Time	5.0		5.0		ns	(F10470), 15 ns	
	prior to Write			· ·		i	(F10470A),	
twncs	Chip Select Hold Time	5.0		5.0		ns	Figure 4	
	after Write	l		l				
tws	Write Disable Time		15		15	ns		
twr	Write Recovery Time		20		20	ns		

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _r t _f	Output Rise Time Output Fall Time		5.0 5.0		ns ns	Measured between 20% and 80% or 80% and 20% Figure 2
C _{IN} Cout	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with a Pulse Technique

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a psuedorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels CL = 30 pF including Fixture and Stray Capacitance RL = 50 Ω to –2.0 V.

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address







Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F10474 1024 x 4-Bit Static Random Access Memory

F10K ECL Product

Description

The F10474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.


- Address Access Time 25 ns Max
- Chip Select Access Time-15 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation 0.20 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE Write Enable Input (Active LOW)
CS Chip Select Input (Active LOW)

A₀-A₉ Address Inputs D₀-D₃ Data Inputs O₀-O₃ Data Outputs


Logic Symbol



 $V_{CC} = Pin 24$ $V_{CCA} = Pin 1$ $V_{EE} = Pin 12$ NC = Pin 10

Connection Diagram

24-Pin DIP (Top View)




Note

The 24-pin flatpak version has the same pinout connections as the Dual In-Line package.

Ordering Information (See Section 5)

Package	Outline	Order Code		
Ceramic DIP	6Y	DC		
Flatpak	4V	FC		

Logic Diagram



Functional Description

The F10474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A₀ through A₉.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least twsD(min) plus tw(min) to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The outputs of the F10474 are unterminated emitter followers, which allow maximum flexibility in output connection configurations. In many applications such as memory expansion, the outputs of many F10474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

	Inputs			
CS	WE	Dn	On	Mode
Н	Х	Х	L	Not Selected
L	L	· L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	Х	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

DC Characteristics: $V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+75^{\circ}C$ unless otherwise specified¹

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Іін	Input HIGH Current			220	μΑ	V _{IN} = V _{IH (max)}
lıL	Input LOW Current, CS WE, A ₀ - A ₁₁ , D	0.5 -50		170	μΑ	VIN = VIL(min)
IEE	Power Supply Current	-200	-160		mA	Inputs and Outputs Open


AC Characteristics: V_{EE} = -5.2 V \pm 5 V, V_{CC} = V_{CCA} = GND, Output Load = 50 Ω and 30 pF to -2.0 V, T_A = 0° C to 75° C

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
tacs trcs taa	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time 2		10 10 20	15 15 25	ns ns ns	Figures 3a, 3b	
tw	Write Timing Write Pulse Width to Guarantee Writing	16	10		ns	twsa = 10 ns	Measured at
twsp	Data Setup Time prior to Write	5.0	1.0		ns	Figure 4	50% of Input to Valid Output
twHD	Data Hold Time after Write	5.0	1.0		ns		(V _{IL(max)} for
twsa	Address Setup Time prior to Write	10	3.0		ns		VOL or VIH(min) for VOH)
twha	Address Hold Time after Write	4.0	1.0		ns		
twscs	Chip Select Setup Time prior to Write	5.0	1.0		ns	tw = 16 ns	
twncs	Chip Select Hold Time after Write	5.0	1.0		ns	Figure 4	
tws	Write Disable Time		6.0	15	ns		
twR	Write Recovery Time		8.0	20	ns		
tr	Output Rise Time		5.0		ns	Measured betw	een 20% and
tf	Output Fall Time		5.0		ns	80% or 80% an	d 20%, Figure 2
C _{IN} Cout	Input Pin Capacitance Output Pin Capacitance		4.0 7.0	5.0 8.0	pF pF	Measured with Technique	a Pulse

^{1.} See Family Characteristics for other dc specifications.

^{2.} The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels CL = 30 pF including Fixture and Stray Capacitance RL = 50 Ω to –2.0 V.

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address









Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.








Chapter 5

Ordering Information/ Package Outlines

Specific ordering codes are listed on each data sheet in Chapters 3 and 4. The Product Index and Selection Guide given in Chapter 1 list only the "basic device numbers." This basic number is used to form part of a simplified purchasing code where the package type is defined as follows:



Temperature Range — One basic temperature grade is specified in this databook:

Package Code — One letter represents the basic package type. Different package outlines exist within each package type to accommodate varying die sizes and number of pins, as indicated below:

D — Ceramic/Hermetic Dual In-line 4J, 6D, 6Y, 8F

F — Flatpak 3E, 3L, 4Q, 4V

P — Plastic Dual In-line 9B


Package Outlines — The package outlines indicated by the codes above are shown in the detailed outline drawings in this section.


Thermal Resistance (Typical)

Package Styles	θ _{JC} (°C/W) Fluid Bath	θJA (°C/W) Still Air
3L	18	164
4J	14	78
4Q	8	140
4V	35	190
6D	15	82
6Y	25	75
9B	41	118




3E 18-Pin Cerpak





3L 16-Pin Cerpak



Notes


Pins are tin-plated alloy 42 or equivalent Cap and base are black alumina (AL₂O₃). Package weight is 0.9 Grams. †These dimensions include misalignment, glass overrun, etc....


Notes

Pins are tin-plated alloy 42 or equivalent Cap and base are black alumina (AL₂O₃). Package weight is 0.5 Grams. †These dimensions include misalignment, glass over-run, etc...


All dimensions in inches bold and millimeters (parentheses).

4J 16-Pin Ceramic DIP





4Q 24-Pin Quad Cerpak



All dimensions in inches bold and millimeters (parentheses).


Notes


Pins are tin-plated alloy 42 or equivalent. Pins are intended for insertion in hole rows on .300 (7.62) centers. Pins are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for .020 (0.51) diameter pin. Hermetically sealed alumina package. "The .037 -.027 (0.94 -0.69) dimension does not apply to the corner pins. Package weight is 1.0 grams.

Notes

Pins are tin-plated alloy 42 or equivalent. Base is BeO and cap is alumina (white). Package weight is 0.7 grams.
†This dimension includes misalignment, glass over-run, etc....

4V 24-Pin Quad Cerpak







Notes

Pins are tin-plated alloy 42 or equivalent. Base and cap is alumina (black). Package weight is 0.7 grams. †This dimension includes misalignment, glass over-run, etc....

6D 16-Pin Vitreous Glass MSI DIP





Notes


Pins are tin-plated kovar or nickel alloy 42. Pins are intended for insertion in hole rows on **.300** (7.62) centers.

Pins are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for **.030** (0.76) diameter pins. Hermetically sealed alumina package (black).


*The .037 - .027 (0.94 - 0.68) dimension does not apply to the corner pins. Package weight is 2.2 grams.


All dimensions in inches bold and millimeters (parentheses).

6Y 24-Pin Ceramic DIP



8F 18-Pin Ceramic DIP (LSI)





Notes

Pins are tin-plated alloy 42 or equivalent. Package material is alumina.

Pins are intended for insertion in rows on .400 (10.16) centers.

Pins are purposely shipped with "positive" misalignment to facilitate insertion.
Package weight is 5.0 grams.

†These dimensions include misalignment, glass over-run, etc....


††This dimension is measured from CL to CL of pins.


Notes

Pins are tin-plated alloy 42 or equivalent. Pins are intended for insertion in hole rows on **.300** (7.62) centers.

Pins are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimeensions should equal your practice for .030 (.762) diameter holes. Hermetically sealed alumina package. *Does not apply to the corner pins. Package weight is 2.7 grams. †This dimension includes misalignment, glass over-run, etc....

All dimensions in inches **bold** and millimeters (parentheses).





Fairchild Semiconductor

Franchised Distributors

United States and Canada

Alabama

Hall Mark Electronics 4900 Bradford Drive Huntsville, Alabama 35807 Tel: 205-837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics 4692 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-7210 TWX: 810-726-2162

Schweber Electronics 2227 Drake Avenue S.W. Huntsville, Alabama 35805 Tel: 205-882-2200

Arizona

Hamilton/Avnet Electronics 505 South Madison Drive Tempe, Arizona 85281 Tel: 602-231-5100 TWX: 910-950-0077

Kierulff Electronics 4134 East Wood Street Phoenix, Arizona 85040 Tel: 602-243-4101 TWX: 910-951-1550

Wyle Distribution Group 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: 602-249-2232 TWX: 910-951-4282

California

Anthem Electronics, Inc. 21730 Nordhoff Street Chatsworth, California 91311 Tel: 213-700-1000 TWX: 910-493-2083

Anthem Electronics, Inc. 4125 Sorrento Valley Blvd. San Diego, California 92121 Tel: 714-279-5200 TWX: 910-335-1515

Anthem Electronics, Inc. 174 Component Drive San Jose, California 95131 Tel: 408-946-8000 TWX: 910-338-2038

Anthem Electronics, Inc. 2661 Dow Avenue Tustin, California 92680 Tel: 714-730-8000 TWX: 910-595-1583

Arrow Electronics 19748 Dearborn Street Chatsworth, California 91311 Tel: 213-701-7500 TWX: 910-493-2086

Arrow Electronics 9511 Ridge Haven Court San Diego, California 92123 Tel: 714-565-4800 TWX: 910-335-1195

Arrow Electronics 521 Weddell Avenue Sunnyvale, California 94086 Tel: 408-745-6600 TWX: 910-339-9371

Avnet Electronics 350 McCormick Avenue Costa Mesa, California 92626 Tel: 714-754-6111 (Orange County) 213-558-2345 (Los Angeles) TWX: 910-599-1928 Bell Industries Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale, California 94086 Tel: 408-734-8570 TWX: 910-339-9378

Hamilton/Avnet Electronics 3170 Pullman Avenue Costa Mesa, California 92626 Tel: 714-641-1850 TWX: 910-595-2638

Hamilton Electro Sales 10912 West Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics 4103 North Gate Blvd. Sacramento, California 95348 Tel: 916-920-3150

Hamilton/Avnet Electronics 4545 Viewridge Avenue San Diego, California 92123 Tel: 714-571-7527 TWX: 910-335-1216

Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale, California 94086 Tel: 408-743-3355 TWX: 910-339-9332

Schweber Electronics 17811 Gillette Avenue Irvine, California 92714 Tel: 714-556-3880

Sertech Laboratories**
2120 Main Street, Suite 190
Huntington Beach, California 92647
Tel: 714-960-1403

Wyle Distribution Group 124 Maryland Street El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7140

Wyle Distribution Group Military Product Division 17872 Cowan Avenue Irvine, California 92714 Tel: 714-851-9953 Telex: 910-595-1572

Wyle Distribution Group 18910 Teller Avenue Irvine, California 92715 Tel: 714-851-9955

Wyle Distribution Group 9525 Chesapeake San Diego, California 92123 Tel: 714-565-9171 TWX: 910-335-1590

Wyle Distribution Group 3000 Bowers Avenue Santa Clara, California 95051 Tel: 408-727-2500 TWX: 910-338-0541

Zeus Components, Inc. 1130 Hawk Circle Anaheim, California 92807 Tel: 714-632-6880

Colorado

Arrow Electronics 2121 South Hudson Denver, Colorado 80222 Tel: 303-758-2100 TWX: 910-331-0552

Bell Industries 8155 West 48th Avenue Wheatridge, Colorado 80033 Tel: 303-424-1985 TWX: 910-938-0393

Hamilton/Avnet Electronics 8765 E. Orchard Rd., Suite 708 Englewood, Colorado 80111 Tel: 303-740-1000 TWX: 910-935-0787

Wyle Distribution Group 451 East 124th Avenue Thornton, Colorado 80241 Tel: 303-457-9953 TWX: 910-936-0770

Connecticut

Arrow Electronics 12 Beaumont Road Wallingford, Connecticut 06492 Tel: 203-265-7741 TWX: 710-476-0162

Hamilton/Avnet Electronics Commerce Drive, Commerce Park Danbury, Connecticut 06810 Tel: 203-797-2800 TWX: 710-546-9974

Harvey Electronics 112 Main Street Norwalk, Connecticut 06851 Tel: 203-853-1515 TWX: 710-468-3373

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500 TWX: 710-456-9405

Florida

Arrow Electronics 1001 Northwest 62nd Street Suite 108 Ft. Lauderdale, Florida 33309 Tel: 305-776-7790 TWX: 510-955-9456

Arrow Electronics 50 Woodlake Drive West Building B Palm Bay, Florida 32905 Tel: 305-725-1480 TWX: 510-959-6337

Arrow Electronics 50 Woodlake Drive West Building B Palm Bay, Florida 32905 Tel: 305-725-1480 TWX: 510-959-6337

Chip Supply** 1607 Forsyth Road Orlando, Florida 32807 Tel: 305-275-3810

Hall Mark Electronics 1671 West McNab Road Ft. Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

Hall Mark Electronics 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183

^{**} This distributor carries Fairchild die products only.

Fairchild Semiconductor

Hamilton/Avnet Electronics 6801 N.W. 15th Way Ft. Lauderdale, Florida 33309 Tel: 305-971-2900 TWX: 510-956-3097

Hamilton/Avnet Electronics 3197 Tech Drive, North St. Petersburg, Florida 33702 Tel: 813-576-3930 TWX: 810-863-0374

Schweber Electronics 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511 TWX: 510-954-0304

Georgia

Arrow Electronics 2979 Pacific Drive Norcross, Georgia 30071 Tel: 404-449-8252 TWX: 810-766-0439

Hall Mark Electronics 6410 Atlantic Blvd., Suite 115 Norcross, Georgia 30071 Tel: 404-447-8000 TWX: 810-766-4510

Hamilton/Avnet Electronics 5825-D Peachtree Corners East Norcross, Georgia 30092 Tel: 404-447-7500 TWX: 810-766-0432

Schweber Electronics 303 Research Drive Norcross, Georgia 30092 Tel: 404-449-9170

Illinois

Arrow Electronics 492 Lunt Avenue Schaumburg, Illinois 60193 Tel: 312-893-9420 TWX: 910-291-3544

Hall Mark Electronics 1177 Industrial Drive Bensenville, Illinois 60106 Tel: 312-860-3800 TWX: 910-651-0185

Hamilton/Avnet Electronics 1130 Thorndale Avenue Bensenville, Illinois 60106 Tel: 312-860-7780 TWX: 910-227-0060

Kierulff Electronics 1536 Landmeier Road Elk Grove Village, Illinois 60007 Tel: 312-640-0200 TWX: 910-227-3166

Schweber Electronics 904 Cambridge Avenue Elk Grove Village, Illinois 60007 Tel: 312-364-3750 TWX: 910-222-3453

Indiana

Arrow Electronics 2718 Rand Road Indianapolis, Indiana 46241 Tel: 317-243-9353 TWX: 810-341-3119

Graham Electronics Supply, Inc. 133 S. Pennsylvania Street Indianapolis, Indiana 46204 Tel: 317-634-8202 TWX: 810-341-3481

Franchised Distributors

Hamilton/Avnet Electronics 485 Gradle Drive Carmel, Indiana 46032 Tel: 317-844-9333 TWX: 810-260-3966

Pioneer Electronics 6408 Castle Place Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794

lowa

Arrow Electronics 1930 St. Andrews N.E. Cedar Rapids, Iowa 52402 Tel: 319-395-7230

Schweber Electronics 5270 N. Park Place N.E. Cedar Rapids, Iowa 52402 Tel: 319-373-1417

Kansas

Hall Mark Electronics 10815 Lakeview Drive Lenexa, Kansas 66215 Tel: 913-888-4747 TWX: 910-749-6620

Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: 913-888-8900 TWX: 910-743-0005

Schweber Electronics 10300 W. 103rd Kansas City, Kansas 66109 Tel: 816-492-2921

Maryland

Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: 301-247-5200 TWX: 710-236-9005

Hall Mark Electronics 6655 Amberton Drive Baltimore, Maryland 21227 Tel: 301-796-9300 TWX: 710-862-1942

Hamilton/Avnet Electronics 6822 Oak Hall Lane Columbia, Maryland 21045 Tel: 301-995-3500 TWX: 710-862-1861

Schweber Electronics 9218 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-840-5900 TWX: 710-828-9749

Massachusetts

Arrow Electronics Arrow Drive Woburn, Massachusetts 01801 Tel: 617-933-8130 TWX: 710-392-6770

Gerber Electronics 128 Carnegie Row Norwood, Massachusetts 02062 Tel: 617-329-2400 TWX: 710-336-1987

Hamilton/Avnet Electronics 50 Tower Office Park Woburn, Massachusetts 01801 Tel: 617-273-7500 TWX: 710-393-0382

United States and Canada

Harvey Electronics
44 Hartwell Avenue
Lexington, Massachusetts 02173
Tel: 617-861-9200 TWX: 710-326-6617

Schweber Electronics 25 Wiggins Avenue Bedford, Massachusetts 01730 Tel: 617-275-5100 TWX: 710-326-0268

Sertech Laboratories**

1 Peabody Street
Salem, Massachusetts 01970
Tel: 617-745-2450 TWX: 710-347-0223

Michigan

Arrow Electronics 3810 Varsity Drive Ann Arbor, Michigan 48104 Tel: 313-971-8220 TWX: 810-223-6020

Hamilton/Avnet Electronics 2215 29th Street S.E. Space A5 Grand Rapids, Michigan 49508 Tel: 616-243-8805 TWX: 810-273-6921

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

Pioneer Electronics 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800 TWX: 810-242-3271

Schweber Electronics 12060 Hubbard Avenue Livonia, Michigan 48150 Tel: 313-525-8100 TWX: 810-242-2983

Minnesota

Arrow Electronics 5230 West 73rd Street Edina, Minnesota 55435 Tel: 612-830-1800 TWX: 910-576-3125

Hall Mark Electronics 7838 12th Avenue South Bloomington, Minnesota 55420 Tel: 612-854-3233

Hamilton/Avnet Electronics 10300 Bren Road East Minnetonka, Minnesota 55343 Tel: 612-932-0600 TWX: 910-576-2720

Schweber Electronics 7422 Washington Avenue S. Eden Prairie, Minnesota 55344 Tel: 612-941-5280 TWX: 910-576-3167

Missouri

Arrow Electronics 2380 Schuetz Road St. Louis, Missouri 63141 Tel: 314-567-6888 TWX: 910-764-0882

Hall Mark Electronics 13789 Rider Trail Earth City, Missouri 63045 Tel: 314-291-5350 TWX: 910-762-0672

^{**}This distributor carries Fairchild die products only.

Fairchild Semiconductor

Hamilton/Avnet Electronics 13743 Shoreline Court, East Earth City, Missouri 63045 Tel: 314-344-1200 TWX: 910-762-0684

Schweber Electronics 502 Earth City Expressway Earth City, Missouri 63045 Tel: 314-739-0526

New Hampshire

Arrow Electronics 1 Perimeter Road Manchester, New Hampshire 03103 Tel: 603-668-6968 TWX: 710-220-1684

Schweber Electronics Bedford Farms Building 2 Kilton and South River Roads Manchester, New Hampshire 03102 Tel: 603-625-2250

New Jersey

Arrow Electronics Pleasant Valley Avenue Moorestown, New Jersey 08057 Tel: 609-235-1900 TWX: 710-897-0829

Arrow Electronics 285 Midland Avenue Saddle Brook, New Jersey 07662 Tel: 201-797-5800 TWX: 710-988-2206

Arrow Electronics 2 Industrial Road Fairfield, New Jersey 07006 Tel: 201:575-5300

Hall Mark Electronics Springdale Business Center 2091 Springdale Road Cherry Hill, New Jersey 08003 Tel: 609-424-0880 TWX: 710-940-0660

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: 201-575-3390 TWX: 710-734-4388

Hamilton/Avnet Electronics #1 Keystone Avenue Cherry Hill, New Jersey 08003 Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: 201-227-7880 TWX: 710-734-4305

New Mexico

Arrow Electronics 2460 Alamo Avenue S.E. Albuquerque, New Mexico 87106 Tel: 505-243-4566 TWX: 910-989-1679

Bell Industries 11728 Linn Avenue N.E. Albuquerque, New Mexico 87123 Tel: 505-292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. Albuquerque, New Mexico 87106 Tel: 505-765-1500 TWX: 910-989-0614

Franchised Distributors

New York

Arrow Electronics 900 Broadhollow Road Farmingdale, New York 11735 Tel: 516-694-6800 TWX: 510-224-6155 & 510-224-6126

Arrow Electronics 20 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-1000 TWX: 510-227-6623

Arrow Electronics P.O. Box 370 7705 Maltlage Drive Liverpool, New York 13088 Tel: 315-652-1000 TWX: 710-545-0230

Arrow Electronics 30000 Winton Road South Rochester, New York 14623 Tel: 716-275-0300 TWX: 510-253-4766

Hamilton/Avnet Electronics 5 Hub Drive Melville, New York 11746 Tel: 516-454-6000 TWX: 510-224-6166

Hamilton/Avnet Electronics 333 Metro Park Rochester, New York 14623 Tel: 716-475-9130 TWX: 510-253-5470

Hamilton/Avnet Electronics 16 Corporate Circle E. Syracuse, New York 13057 Tel: 315-437-2642 TWX: 710-541-1560

Harvey Electronics 60 Crossways Park West Woodbury, New York 11797 Tel: 516-921-8920 TWX: 510-221-2184

Schweber Electronics Jericho Turnpike Westbury, L.I., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

Schweber Electronics 3 Town Line Circle Rochester, New York 14623 Tel: 716-424-2222

Summit Distributors, Inc. 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

Zeus Components, Inc. 100 Midland Avenue Port Chester, New York 10573 Tel: 914-937-7400 TWX: 710-567-1248

North Carolina Arrow Electronics 938 Burke Street Winston Salem, North Carolina 27102 Tel: 919-725-8711 TWX: 510-931-3169

Arrow Electronics 3117 Poplarwood Court, Suite 123 Raleigh, North Carolina 27625 Tel: 919-876-3132 TWX: 510: 928-1856

United States and Canada

Hall Mark Electronics 5237 North Blvd. Raleigh, North Carolina 27604 Tel: 919-872-0712 TWX: 510-928-1831

Hamilton/Avnet Electronics 2803 Industrial Drive Raleigh, North Carolina 27609 Tel: 919-829-8030 TWX: 510-928-1836

Schweber Electronics 5285 North Blvd. Raleigh, North Carolina 27604 Tel: 919-876-0000

Ohio

Arrow Electronics 7620 McEwen Road Centerville, Ohio 45459 Tel: 513-435-5563 TWX: 810-459-1611

Arrow Electronics 6238 Cochran Road Solon, Ohio 44139 Tel: 216-248-3990 TWX: 810-427-9409

Hall Mark Electronics 175 Alpha Park Highland Heights, Ohio 44143 Tel: 216-473-2907

Hall Mark Electronics 6130 Sundbury Road, Suite B Westerville, Ohio/43081 Tel: 614-891-4555

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: 513-433-0610 TWX: 810-450-2531

Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Warrensville Heights, Ohio 44128 Tel: 216-831-3500 TWX: 810-427-9452

Pioneer Electronics 4800 E. 131st Street Cleveland, Ohio 44105 Tel: 216-587-3600 TWX: 810-422-2211

Pioneer Electronics 4433 Interpoint Blvd. Dayton, Ohio 45424 Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: 216-464-2970 TWX: 810-427-9441

Schweber Electronics 7865 Paragon Road Dayton, Ohio 45459 Tel: 513-439-1800

Oklahoma

Hall Mark Electronics 5460 S. 103rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-665-3200 TWX: 910-845-2290

Fairchild Semiconductor

Oregon

Hamilton/Avnet Electronics 6024 S.W. Jean Road Building C, Suite 10 Lake Oswego, Oregon 97034 Tel: 503-635-8157 TWX: 910-455-8179

Pennsylvania

Arrow Electronics 650 Seco Road Monroeville, Pennsylvania 15146 Tel: 412-856-7000 TWX: 710-797-3894

Pioneer Electronics 259 Kappa Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: 215-441-0600 TWX: 510-665-6540

Texas

Arrow Electronics 13715 Gamma Road Dallas, Texas 75234 Tel: 214-386-7500 TWX: 910-860-5377

Arrow Electronics 10700 Corporate Drive, Suite 100 Stafford, Texas 77477 Tel: 713-491-4100 TWX: 910-880-4439

Arrow Electronics 10125 Metropolitan Drive Austin, Texas 78758 Tel: 512-835-4180 TWX: 910-874-1348

Hall Mark Electronics 12211 Technology Blvd. Austin, Texas 78759 Tel: 512-258-8848 TWX: 910-874-2031

Hall Mark Electronics 11333 Page Mill Drive Dallas, Texas 75243 Tel: 214-343-5000 TWX: 910-867-4721

Hall Mark Electronics 8000 Westglen Houston, Texas 77063 Tel: 713-781-6100 TWX: 910-881-2711

Hamilton/Avnet Electronics 2401 Rutland Drive Austin, Texas 78758 Tel: 512-837-8911 TWX: 910-874-1319

Hamilton/Avnet Electronics 8750 Westpark Houston, Texas 77063 Tel: 713-780-1771 TWX: 910-881-5523

Hamilton/Avnet Electronics 2111 W. Walnut Hill Lane Irving, Texas 75062 Tel: 214-659-4111 TWX: 910-860-5929

Schweber Electronics 4202 Beltway Drive Dallas, Texas 75234 Tel: 214-661-5010 TWX: 910-860-5493

Franchised Distributors

Schweber Electronics 10625 Richmond, Suite 100 Houston, Texas 77042 Tel: 713-784-3600 TWX: 910-881-4836

Schweber Electronics 111 W. Anderson Lane Austin, Texas 78752 Tel: 512-458-8253

Sterling Electronics 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 910-881-5042 Telex: STELECO HOUA 77-5299

Sterling Electronics 23358 Kramer Lane Austin, Texas 78758 Tel: 512-836-1341

Sterling Electronics 11090 Stemmons Freeway Dallas, Texas 75229

Zeus Components, Inc. 14001 Goldmark, Suite 250 Dallas, Texas 75240 Tel: 214-783-7010

Utah

Arrow Electronics 4980 Amelia Earhart Drive Salt Lake City, Utah 84116 Tel: 801-539-1135

Bell Industries 3639 West 2150 South Salt Lake City, Utah 84120 Tel: 801-972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 04119 Tel: 801-972-2800 TWX: 910-925-4018

Washington

Arrow Electronics 14320 N.E. 21st Street Bellevue, Washington 98005 Tel: 206-643-4800 TWX: 910-443-3033

Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98005 Tel: 206-453-5844 TWX: 910-443-2469

Radar Electronic Co., Inc. 168 Western Avenue W. Seattle, Washington 98119 Tel: 206-282-2511 TWX: 910-444-2052

Wyle Distribution Group 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: 206-453-8300 TWX: 910-443-2526

Wisconsin

Arrow Electronics 430 W. Rawson Avenue Oakcreek, Wisconsin 53154 Tel: 414-764-6600 TWX: 910-262-1193

United States and Canada

Hall Mark Electronics 9657 South 20th Street Oakcreek, Wisconsin 53154 Tel: 414-761-3000

Hamilton/Avnet Electronics 2975 South Moorland Road New Berlin, Wisconsin 53151 Tel: 414-784-4510 TWX: 910-262-1182

Schweber Electronics 150 Sunnyslope Road, Suite 120 Brookfield, Wisconsin 53005 Tel: 414-784-9020

Canada

Future Electronics Inc. 4800 Dufferin Street Downsview, Ontario, M3H 5S8, Canada Tel: 416-663-5563

Future Electronics Inc. Baxter Center 1050 Baxter Road Ottawa, Ontario, K2C 3P2, Canada Tel: 613-820-8313

Future Electronics Inc. 237 Hymus Blvd. Pointe Clare (Montreal), Quebec, H9R 5C7, Canada Tel: 514-694-7710 TWX: 610-421-3251

Hamilton/Avnet Canada Ltd. 6845 Rexwood Road, Units 3-4-5 Mississauga, Ontario, L4V 1R2, Canada Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet Canada Ltd. 210 Colonnade Road Nepean, Ontario, K2E 7L5, Canada Tel: 613-226-1700 Telex: 0534-971

Hamilton/Avnet Canada Ltd. 2670 Sabourin Street St. Laurent, Quebec, H4S 1M2, Canada Tel: 514-331-6443 TWX: 610-421-3731

Semad Electronics Ltd. 620 Meloche Avenue Dorval, Quebec, H9P 2P4, Canada Tel: 604-299-8866 TWX: 610-422-3048

Semad Electronics Ltd. 864 Lady Ellen Place Ottawa, Ontario K1Z 5M2, Canada Tel: 613-722-6571 TWX: 610-562-1923

Semad Electronics, Ltd. 105 Brisbane Avenue Downsview, Ontario, M3J 2K6, Canada Tel: 416-663-5650 TWX: 610-492-2510

Fairchild Semiconductor

Sales Offices

United States and Canada

Huntsville Office 555 Sparkman Drive, Suite 1030 Huntsville, Alabama 35805 Tel: 205-837-8960

Arizona

Phoenix Office 2255 West Northern Road, Suite B112 Phoenix, Arizona 85021 Tel: 602-864-1000 TWX: 910-951-1544

California

Los Angeles Office* Crocker Bank Bldg. 15760 Ventura Blvd., Suite 1027 Encino, California 91436 Tel: 213-990-9800 TWX: 910-495-1776

San Diego Office* 4355 Ruffin Road, Suite 100 San Diego, California 92123 Tel: 714-560-1332

Santa Ana Office* 1570 Brookhollow Drive, Suite 206 Santa Ana, California 92705 Tel: 714-557-7350 TWX: 910-595-1109

Santa Clara Office* 3333 Bowers Avenue, Suite 299 Santa Clara, California 95051 Tel: 408-987-9530 TWX: 910-338-0241

Colorado

Denver Office 7200 East Hampden Avenue, Suite 206 Denver, Colorado 80224 Tel: 303-758-7924

Connecticut

Danbury Office 250 Pomeroy Avenue Meriden, Connecticut 06450 Tel: 203-634-8722

Florida

Ft. Lauderdale Office Executive Plaza, Suite 112 1001 Northwest 62nd Street Ft. Lauderdale, Florida 33309 Tel: 305-771-0320 TWX: 510-955-4098

Orlando Office* Crane's Roost Office Park 399 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-834-7000 TWX: 810-850-0152

Georgia

Norcross Office 3220 Pointe Parkway, Suite 1200 Norcross, Georgia 30092 Tel: 404-441-2730 TWX: 810-766-4952

Illinois

Itasca Office 500 Park Blvd., Suite 575 Itasca, Illinois 60143 Tel: 312-773-3300

Cedar Rapids Office 373 Collin Road N.E., Suite 200 Cedar Rapids, Iowa 52402 Tel: 319-395-0090

Indiana

Indianapolis Office 7202 N. Shadeland, Room 205 Castle Point Indianapolis, Indiana 46250 Tel: 317-849-5412 TWX: 810-260-1793

Kansas

Kansas City Office 8600 West 110th Street, Suite 209 Overland Park, Kansas 66210 Tel: 913-649-3974

Maryland

Columbia Office 1000 Century Plaza, Suite 225 Columbia, Maryland 21044 Tel: 301-730-1510 TWX: 710-826-9654

Massachusetts

Framingham Office 5 Speen Street Framingham, Massachusetts 01701 Tel: 617-872-4900 TWX: 710-380-0599

Michigan

Detroit Office* 21999 Farmington Road Farmington Hills, Michigan 48024 Tel: 313-478-7400 TWX: 810-242-2973

Minneapolis Office* 4570 West 77th Street, Room 356 Minneapolis, Minnesota 55435 Tel: 612-835-3322 TWX: 910-576-2944

New Jersey New Jersey Office Vreeland Plaza 41 Vreeland Avenue Totowa, New Jersey 07511 Tel: 201-256-9006

New Mexico

Albuquerque Office North Building 2900 Louisiana N.E. South G2 Albuquerque, New Mexico 87110 Tel: 505-884-5601 TWX: 910-379-6435

New York

Fairport Office 815 Ayrault Road Fairport, New York 14450 Tel: 716-223-7700

Hauppauge Office 300 Wheeler Road Hauppauge, New York 11788 Tel: 516-348-7777

Poughkeepsie Office 19 Davis Avenue Poughkeepsie, New York 12603 Tel: 914-473-5730 TWX: 510-248-0030

North Carolina

Raleigh Office 1100 Navaho Drive, Suite 112 Raleigh, North Carolina 27609 Tel: 919-876-9643

Ohio

Cleveland Office 6133 Rockside Road, Suite 407 Cleveland, Ohio 44131 Tel: 216-447-9700

Dayton Office 5045 North Main Street, Suite 105 Dayton, Ohio 45414 Tel: 513-278-8278

Oklahoma

Tulsa Office 9810 East 42nd Street, Suite 127 Tulsa, Oklahoma 74145 Tel: 918-627-1591

Oregon

Portland Office 8196 S.W. Hall Blvd., Suite 328 Beaverton, Oregon 97005 Tel: 503-641-7871 TWX: 910-467-7842

Pennsylvania

Philadelphia Office* 2500 Office Center 2500 Maryland Road Willow Grove, Pennsylvania 19090 Tel: 215-657-2711

Tennessee

Knoxville Office Executive Square II 9051 Executive Park Drive, Suite 502 Knoxville, Tennessee 37923 Tel: 615-691-4011


Texas

Austin Office 8240 Mopac Expressway, Suite 270 Austin, Texas 78759 Tel: 512-346-3990

Dallas Office 1702 North Collins Street, Suite 101 Richardson, Texas 75081 Tel: 214-234-3391

Houston Office 9896 Bissonnet-2.. Suite 595 Houston, Texas 77036 Tel: 713-771-3547 TWX: 910-881-8278

Toronto Regional Office 2375 Steeles Avenue West, Suite 203 Downsview, Ontario M3J 3A8, Canada Tel: 416-665-5903 TWX: 610-491-1283







F100K DC Family Specification

DC Characteristics: $V_{EE} = -4.5 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions4	
Vон	Output HIGH Voltage	-1025	-955	-880	mV	V _{IN} = V _{IH (max)}	
Vol	Output LOW Voltage	-1810	-1705	-1620	mV	or V _{IL} (min)	Loading with
Vонс	Output HIGH Voltage	-1035			mv	V _{IN} = V _{IH (min)}	50 () to −2.0 V
Volc	Output LOW Voltage			-1610	mV	or V _{IL (max)}	ı
ViH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs	
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs	
l _{IL}	Input LOW Current	0.50			μА	$V_{IN} = V_{IL (min)}$	

DC Characteristics: $V_{EE} = -4.2 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions4	
Vон	Output HIGH Voltage	-1020		-870	mV	V _{IN} = V _{IH (max)}	
VoL	Output LOW Voltage	-1810		-1605	mV	or V _{IL} (min)	Loading with 50 () to −2.0 V
Vонс	Output HIGH Voltage	-1030		^	mv	V _{IN} = V _{IH (min)} or V _{IL (max)}	
Volc	Output LOW Voltage			-1595	mV		
ViH	Input HIGH Voltage	-1150		-880	mV	Guaranteed HIGH Signal for All Inputs	
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs	
1 ₁ L	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(min)}$	

DC Characteristics: $V_{EE} = -4.8 \text{ V}$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$, Note 3

Symbol	Characteristic Output HIGH Voltage	Min	Тур	Max -880	Unit mV	Conditions4	
Vон		-1035				V _{IN} = V _{IH (max)}	
VoL	Output LOW Voltage	-1830		-1620	mV	or V _{IL} (min)	Loading with 50 Ω to -2.0 V
Vонс	Output HIGH Voltage	-1045			mv	V _{IN} = V _{IH} (min) or V _{IL} (max)	
Volc	Output LOW Voltage			-1610	mV		
VıH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs	
ViL	Input LOW Voltage	-1810		-1490	mV	Guaranteed LOW Signal for All Inputs	
l _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(min)}$	

- 1. Unless specified otherwise on individual data sheet.
- 2. Parametric values specified at -4.2 V to -4.8 V.
- 3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.



Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260, other patents pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied.