

#M11.1

IC MEMORY DATA BOOK



When using this document, keep the following in mind:

- This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

Section INTRODUCTION MOS Static RAM Cache Static RAM and Fast SRAM Modules MOS Pseudo Static RAM Video Memory MOS Dynamic RAM MOS Dynamic RAM Module MOS Mask ROM **MOS PROM ECL RAM** HITACHI SALES OFFICES **SECTION 9, PAGE 1302**



TABLE OF CONTENTS

Introduction		Page
QUICK REFERENCE GUIDE		XIII
PACKAGE INFORMATION		1
RELIABILITY OF HITACHI I C. MEMORIES	S	13
QUALITY ASSURANCE OF I C MEMORY		28
OUTLINE OF TESTING METHOD \dots		34
APPLICATION		35
Section 1 MOS Static Ram		
 HM6116 SERIES HM6116P-2/3/4 HM6116LP-2/3/4 HM6116FP-2/3/4 HM6116LFP-2/3/4 	2,048-word × 8-bit High Speed CMOS Static RAM	64
 HM6116A SERIES HM6116AP-12/15/20 HM6116ALP-12/15/20 HM6116ASP-12/15/20 HM6116ALSP-12/15/20 	2,048-word × 8-bit High Speed Static CMOS RAM	69
• HM6716 SERIES HM6716P-25/30	2,048-word \times 8-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}}$)	74
• HM6719 SERIES HM6719P-25/30	2,048-word \times 9-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}}$)	74
 HM6268 SERIES HM6268P-25/35/45 HM6268LP-25/35/45 	4,096-word × 4-bit High Speed CMOS Static RAM	80
 HM6267 SERIES HM6267P-35/45/55 HM6267LP-35/45/55 	16,384-word × 1-bit High Speed CMOS Static RAM	87
 HM6264A SERIES HM6264AP-10/12/15 HM6264ALP-10/12/15 HM6264ALP-10L/12L/15L HM6264ASP-10/12/15 HM6264ASP-10/12/15 HM6264ALSP-10L/12L/15L HM6264ALSP-10L/12L/15L HM6264ALFP-10/12/15 HM6264ALFP-10/12/15 HM6264ALFP-10L/12L/15L 	8,192-word × 8-bit High Speed CMOS Static RAM	94
 HM6288 SERIES HM6288P-25/35 HM6288LP-25/35 HM6288JP-25/35 HM6288LJP-25/35 	16,384-word × 4-bit High Speed CMOS Static RAM	103
• HM6788 SERIES HM6788P-25/30	16,384-word × 4-bit High Speed Hi-BiCMOS Static RAM	111
• HM6788H SERIES HM6788HP-15/20	16,384-word × 4-bit High Speed Hi-BiCMOS Static RAM	115
• HM6788HA SERIES HM6788HAP-12/15/20	16,384-word × 4-bit High Speed Static RAM	119
 HM6289 SERIES HM6289JP-25/35 HM6289LJP-25/35 	16,384-word \times 4-bit High Speed CMOS Static RAM (with $\overline{\text{OE}}$)	124



TABLE OF CONTENTS -

Section 1—MOS Static Ram (contin	ued)	Page
• HM6789 SERIES HM6789P-25/30 HM6789JP-25/30	16,384-word $ imes$ 4-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}})$	135
 HM6789H SERIES HM6789HP-15/20 HM6789HJP-15/20 	16,384-word \times 4-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}})$.	142
 HM6789HA SERIES HM6789HAP-12/15/20 HM6789HAJP-12/15/20 	16,384-word × 4-bit High Speed Static RAM (with $\overline{\text{OE}}$)	149
 HM6287 SERIES HM6287P-45/55/70 HM6287LP-45/55/70 	65,536-word × 1-bit High Speed CMOS Static RAM	157
 HM6287H SERIES HM6287HP-25/35 HM6287HLP-25/35 HM6287HJP-25/35 HM6287HJP-25/35 	65,536-word × 1-bit High Speed CMOS Static RAM	164
 HM6787 SERIES HM6787P-25/30 	65,536-word × 1-bit High Speed Hi-BiCMOS Static RAM	173
• HM6787H SERIES HM6787HP-15/20 HM6787HJP-15/20	65,536-word × 1-bit High Speed Hi-BiCMOS Static RAM	178
• HM6787HA SERIES HM6787HAP-12/15/20 HM6787HAJP-12/15/20	65,536-word × 1-bit High Speed Static RAM	183
 HM62256 SERIES HM62256P-8/10/12/15 HM62256LP-8/10/12/15 HM62256LP-10SL/12SL/15SL HM62256FP-8T/10T/12T/15T HM62256LFP-8T/10T/12T/15T HM62256LFP-8SLT/10SLT/12SLT/15SLT/1	32,768-word × 8-bit High Speed CMOS Static RAM	189
 HM62832/HM62832H HM62832P-35/45 HM62832LP-35/45 HM62832JP-35/45 HM62832LJP-35/45 HM62832HP-35/45 HM62832HP-35/45 	32,768-word × 8-bit High Speed CMOS Static RAM	197
 HM6208/HM6208H SERIES HM6208P-35/45 HM6208HP-25/35 HM6208HLP-25/35 HM6208HLJP-25/35 HM6208HLJP-25/35 	65,536-word × 4-bit High Speed CMOS Static RAM	203
• HM6708 SERIES HM6708P-20/25 HM6708JP-20/25	65,536-word × 4-bit High Speed Hi-BiCMOS Static RAM	211
 HM6708A SERIES HM6708AP-15/20/25 HM6708AJP-15/20/25 	65,536-word × 4-bit High Speed Static RAM	217
 HM6709 SERIES HM6709JP-20/25 	65,536-word × 4-bit High Speed Static RAM (with $\overline{\text{OE}}$)	222
• HM6709A SERIES HM6709AP-15/20/25 HM6709AJP-15/20/25	65,536-word × 4-bit High Speed Static RAM (with $\overline{\text{OE}}$)	229



- TABLE OF CONTENTS

Section 1—MOS Static Ram (contin	nued)	Page
 HM6207 SERIES HM6207P-35/45 HM6207LP-35/45 	262,144-word × 1-bit High Speed CMOS Static RAM	236
 HM6207H SERIES HM6207P-35/45 HM6207HP-25/35 HM6207HLP-25/35 HM6207HJP-25/35 HM6207HLJP-25/35 	262,144-word × 1-bit High Speed CMOS Static RAM	243
 HM6707 SERIES HM6707P-20/25 HM6707JP-20/25 	262,144-word × 1-bit High Speed Hi-BiCMOS Static RAM	250
 HM6707A SERIES HM6707AP-15/20/25 HM6707AJP-15/20/25 	262,144-word × 1-bit High Speed Static RAM	255
 HM628128 SERIES HM628128P-7/8/10/12 HM628128LP-7/8/10/12 HM628128LP-7/8/10/12 HM628128LFP-7/8/10/12 	131,072-word × 8-bit High Speed CMOS Static RAM	261
 HM624256 SERIES HM624256P-35/45 HM624256LP-35/45 HM624256JP-35/45 HM624256LJP-35/45 	262,144-word × 4-bit High Speed CMOS Static RAM	269
 HM624257 SERIES HM624257JP-35/45 HM624257LJP-35/45 	262,144-word × 4-bit High Speed CMOS Static RAM	275
 HM66204 SERIES HM66204-12/15 HM66204L-12/15 	131,072-word × 8-bit High Density CMOS Static RAM Module	283
• HM63921-20/25/35 HM63921P-20/25/35	2K × 9-bit CMOS Parallel In-Out FIFO Memory	289
• HM63941-25/35/45 HM63941P-25/35/45	4K × 9-bit CMOS Parallel In-Out FIFO Memory	301
Section 2 Cache Static RAM and Fast SRAM	Modules	
• HM62A168/HM62A188 SERIES HM62168CP-25/35/45 HM62188CP-25/35/45	Direct Mapped 8,192-word × 16/18-bit 2-way	311
• HM67C932 SERIES HM67C932CP-20/25	8,192-word × 9-bit × 4-row Static Cache RAM	319
• HB66B1616A-25/35 HB66B1616A-25/35	16,384-word × 16-bit High Speed Static RAM Module	333
• HB66A2568A-25/35 HB66A2568A-25/35	262,144-word × 8-bit High Speed Static RAM Module	343
• HM644332 HM644332G-25/30	2,048 Entry Tag Memory	351



TABLE OF CONTENTS -

Section 3 MOS Pseudo Static RAM		Page
 HM65256B SERIES HM65256BP-10/12/15/20 HM65256BLP-10/12/15/20 HM65256BSP-10/12/15/20 HM65256BLSP-10/12/15/20 HM65256BFP-10T/12T/15T/20T HM65256BLFP-10T/12T/15T/20T 	32,768-word × 8-bit High Speed Pseudo Static RAM	369
• HM658128 SERIES HM658128DP-10/12/15 HM658128LP-10/12/15 HM658128DFP-10/12/15 HM658128LFP-10/12/15	A STATE OF THE STA	376
Section 4	A Section of the second	, ,
Video Memory	And the second s	
• HM63021 SERIES HM63021P-28/34/45	2,048-word × 8-bit Line Memory	388
• HM53051P HM53051P-45/60	262,144-word × 4-bit Frame Memory	402
 HM53461 SERIES HM53461P-10/12/15 HM53461ZP-10/12/15 	65,536-word × 4-bit Multiport CMOS Video RAM	412
 HM53462 SERIES HM53462P-10/12/15 HM53462ZP-10/12/15 	65,536-word × 4-bit Multiport CMOS Video RAM (with Logic operation mode)	425
• HM538122 SERIES HM538122JP-10/12/15	131,072-word × 8-bit Multiport CMOS Video RAM	444
• HM538123 SERIES HM538123JP-10/12/15	131,072-word × 8-bit Multiport CMOS Video RAM	470
 HM534251 SERIES HM534251JP-10/11/12/15 HM534251ZP-10/11/12/15 	262,144-word × 4-bit Multiport CMOS Video RAM	469
 HM534252 SERIES HM534252JP-10/11/12/15 HM534252ZP-10/11/12/15 	262,144-word × 4-bit Multiport CMOS Video RAM	516
 HM534253 SERIES HM534253JP-10/12/15 HM534253ZP-10/12/15 	262,144-word × 4-bit Multiport CMOS Video RAM	542
• HM538121JP/ZP-10/12/15 HM538121JP-10/12/15	131,072 \times 8-bit Multiport CMOS Video Random Access Memory	569
Section 5 MOS Dynamic RAM		
 HM50464 SERIES HM50464P-12/15/20 HM50464CP-12/15/20 	65,536-word × 4-bit Dynamic Random Access Memory	590
 HM50256 SERIES HM50256P-12/15/20 HM50256ZP-12/15/20 HM50256CP-12/15/20 	262,144-word × 1-bit Dynamic Random Access Memory	598
 HM51256 SERIES HM51256P-8/10/12/15 HM51256CP-8/10/12/15 HM51256CP-8/10/12/15 HM51256CP-8/10/12/15 HM51256ZP-8/10/12/15 HM51256ZP-8/10/12/15 HM51256ZP-8/10/12/15 	262,144-word × 1-bit Dynamic Random Access Memory	606



TABLE OF CONTENTS

Section 5—MOS Dynamic RAM (cor	itinuea)	Page
• HM51258 SERIES HM51258P-8/10/12/15	262,144-word × 1-bit Static Column CMOS Dynamic RAM	614
 HM514256 SERIES HM514256P-8/10/12 HM514256JP-8/10/12 HM514256ZP-8/10/12 	262,144-word × 4-bit CMOS Dynamic RAM	623
 HM514256S/HM514256A SERIES HM514256P-8S/10S/12S HM514256JP-8S/10S/12S HM514256ZP-8S/10S/12S HM514256AP-8/10/12 HM514256AJP-8/10/12 HM514256AZP-8/10/12 	262,144-word × 4-bit CMOS Dynamic RAM	635
 HM514256API/AJPI/AZPI-6/7/8/10/12 (EXTENDED TEMPERATURE RANGE VERSION) HM514256API-6/7/8/10/12 HM514256AJPI-6/7/8/10/12 HM514256AZPI-6/7/8/10/12 	262,144-word × 4-bit Dynamic Random Access Memory	651
 HM514256ALP/ALJP/ALZP-8/10/12 HM514256ALP-8/10/12 HM514256ALJP-8/10/12 HM514256ALZP-8/10/12 	262,144-word × 4-bit Dynamic Random Access Memory	667
 HM514256H SERIES HM514256HP-6/7 HM514256HJP-6/7 HM514256HZP-6/7 	262,144-word × 4-bit CMOS Dynamic RAM	682
 HM514258S/HM514258A SERIES HM514258P-8S/10S/12S HM514258JP-8S/10S/12S HM514258ZP-8S/10S/12S HM514258AP-8/10/12 HM514258AP-8/10/12 HM514258AZP-8/10/12 HM514258AZP-8/10/12 	262,144-word × 4-bit CMOS Dynamic RAM	696
 HM514266AP/AJP/AZP-6/7/8/10/12 HM514266AP-6/7/8/10/12 HM514266AJP-6/7/8/10/12 HM514266AZP-6/7/8/10/12 	262,144-word × 4-bit Dynamic Random Access Memory	711
HM511000S/HM511000A SERIES HM511000P-8S/10S/12S HM511000JP-8S/10S/12S HM511000ZP-8S/10S/12S HM511000AP-8/10/12 HM511000AJP-8/10/12 HM511000AZP-8/10/12	1,048,576-word × 1-bit CMOS Dynamic RAM	725
 HM511000ALP/ALJP/ALZP-8/10/12 HM511000ALP-8/10/12 HM511000ALJP-8/10/12 HM511000ALZP-8/10/12 	1,048,576-word × 1-bit Dynamic Random Access Memory	737
 HM511000H SERIES HM511000HP-6/7 HM511000HJP-6/7 HM511000HZP-6/7 	1,048,576-word × 1-bit CMOS Dynamic RAM	751
HM511001S SERIES HM511001P-8S/10S/12S HM511001JP-8S/10S/12S HM511001JP-8S/10S/12S	1,048,576-word × 1-bit CMOS Dynamic RAM	762



TABLE OF CONTENTS -

Section 5—MOS Dynamic RAM (co	ntinued)	Page
 HM511001A SERIES HM511001AP-8/10/12 HM511001AJP-8/10/12 HM511001AJP-8/10/12 	1,048,576-word × 1-bit CMOS Dynamic RAM	773
 HM571000JP-35R/40/45 HM571000JP-35R/40/45 	1,048,576-word × 1-bit (BiCMOS) Memory	785
 HM574256JP-35R/40/45 HM574256JP-35R/40/45 	262,144-word × 4-bit (BiCMOS)	803
HM511002S/HM511002A HM511002P-8S/10S/12S HM511002JP-8S/10S/12S HM511002ZP-8S/10S/12S HM511002ZP-8/10/12 HM511002AJP-8/10/12 HM511002AZP-8/10/12	1,048,576-word × 1-bit CMOS Dynamic RAM	816
 HB56A18A/AT/B-6H/7H/8A/10A/12A HB56A18A-6H/7H/8A/10A/12A HB56A18AT-6H/7H/8A/10A/12A HB56A18B-6H/7H/8A/10A/12A 	1,048,576-word × 8-bit High Density Dynamic RAM Module	831
 HB56C18A/AT/B-8A/10A/12A HB56C18A-8A/10A/12A HB56C18AT-8A/10A/12A HB56C18B-8A/10A/12A 	1,048,576-word × 8-bit High Density Dynamic RAM Module	837
 HB56A19A/AT/B-6H/7H/8A/10A/12A HB56A19A-6H/7H/8A/10A/12A HB56A19AT-6H/7H/8A/10A/12A HB56A19B-6H/7H/8A/10A/12A 	1,048,576-word × 9-bit High Density Dynamic RAM Module	843
 HB56C19A/AT/B-8A/10A/12A HB56C19A-8A/10A/12A HB56C19AT-8A/10A/12A HB56C19B-8A/10A/12A 	1,048,576-word × 9-bit High Density Dynamic RAM Module	849
 HM514100JP/ZP-8/10/12 HM514100JP-8/10/12 HM514100ZP-8/10/12 	4,194,304-word × 1-bit Dynamic Random Access Memory	855
 HM514100JP/ZP-7 HM514100JP-7 HM514100ZP-7 	4,194,304-word × 1-bit Dynamic Random Access Memory	869
 HM514100LJP/LZP-8/10/12 HM514100LJP-8/10/12 HM514100LZP-8/10/12 	4,194,304-word × 1-bit Dynamic Random Access Memory	883
 HM514400JP/ZP-8/10/12 HM514400JP-8/10/12 HM514400ZP-8/10/12 	1,048,576-word × 4-bit Dynamic Random Access Memory	897
 HM514410JP/ZP-8/10/12 HM514410JP-8/10/12 HM514410ZP-8/10/12 	1,048,576-word × 4-bit Dynamic Random Access Memory	911
 HM514400LJP/LZP-8/10/12 HM514400LJP-8/10/12 HM514400LZP-8/10/12 	1,048,576-word × 4-bit Dynamic Random Access Memory	931
Section 6 MOS Dynamic RAM Module		
• HB561003 SERIES	262,144-word × 9-bit Dynamic Random Access Memory Module	954
HB561003AR/B-12/15 • HB561409 SERIES HB561409A-10/B-10	262,144-word × 9-bit Dynamic Random Access Memory Module	958



---- TABLE OF CONTENTS

Section 6—MOS Dynamic RAM Mo	odule (continued)	Page
 HB561008 SERIES HB561008AR/B-12/B-15 	262,144-word × 8-bit Dynamic Random Access Memory Module	963
 HB56D25608A/B-6H/7H/8A/10A/12A HB56D25608A-6H/7H/8A/10A/12A HB56D25608B-6H/7H/8A/10A/12A 	262,144-word × 8-bit High Density Dynamic RAM Module	967
• HB56D25609A/B-85A/10A/12A HB56D25609A-85A/10A/12A HB56D25609B-85A/10A/12A	262,144-word × 9-bit High Density Dynamic RAM Module .	979
• HB56D25636B-85/10/12	262,144-word × 36-bit High Density Dynamic RAM Module	991
• HB56D51236B-85/10/12	524,288-word × 36-bit High Density Dynamic RAM Module	1003
• HB56A48A/AT/B-8/10/12 HB56A48A-8/10/12 HB56A48AT-8/10/12 HB56A48B-8/10/12	4,194,304-word × 8-bit High Density Dynamic RAM Module	1015
 HB56A49A/AT/B-8/10/12 HB56A49A-8/10/12 HB56A49AT-8/10/12 HB56A49B-8/10/12 	4,194,304-word × 9-bit High Density Dynamic RAM Module	1027
• HB56D136B-8/10/12	1,048,576-word × 36-bit High Density Dynamic RAM Module	1039
• HB56D236B-8/10/12	2,097,152-word × 36-bit High Density Dynamic RAM Module .	1049
Section 7 MOS Mask ROM		
 HN623257P, HN623257F HN623257P HN623257F 	32,768-word × 8-bit CMOS Mask Programmable Read Only Memory	1060
 HN623258P, HN623258F HN623258P HN623258F 	32,768-word × 8-bit CMOS Mask Programmable ROM	1063
• HN62321/HN62331 SERIES HN62321P HN62321BP HN62331P HN62321F HN62321BF HN62321BF	131,072-word × 8-bit CMOS Mask Programmable ROM	1066
 HN62331AP/F HN62331AP HN62331AF 	131,072-word \times 8-bit CMOS Mask Programmable Read Only Memory	1069
• HN62331P/F HN62331P HN62331F	131,072-word × 8-bit CMOS Mask Programmable	1073
• HN62321E/HN62331E SERIES HN62321EP HN62332EP HN62321EF HN62331EF	131,072-word × 8-bit CMOS Mask Programmable ROM	1077
• HN62321A/HN62331A SERIES HN62321AP HN62331AP HN62321AF HN62331AF	131,072-word × 8-bit CMOS Mask Programmable ROM	1080
• HN62412/HN62422 SERIES HN62412P HN62422P HN62412FP HN62422FP	131,072-word × 16-bit/262,144-word × 8-bit CMOS	1083



TABLE OF CONTENTS -

Section 7—MOS Mask ROM (conti	nued)	Page
HN62404/HN62424 SERIES HN62404P HN62424P HN62404FP HN62424FP HN62424FP	262,144-word × 16-bit/524,288-word × 8-bit CMOS	1087
 HN62304B/HN62324B SERIES HN62304BP HN62324BP HN62304BF HN62324BF 	524,288-word × 8-bit CMOS	1091
 HN62444 SERIES HN62444P HN62444FP HN62444F 	262,144-word × 16-bit/524,288-word × 8-bit CMOS	1095
 HN62414 SERIES HN62414P-17/20 HN62414FP-17/20 HN62414F-17/20 	262,144-word × 16-bit/524,288-word × 8-bit CMOS	1101
 HN62314B SERIES HN62314BP-17/20 HN62314BF-17/20 	524,288-word × 8-bit CMOS Mask Programmable Read Only Memory	1107
 HN62344B SERIES HN62344BP HN62344BF 	524,288-word × 8-bit CMOS Mask Programmable Read Only Memory	1111
 HN62408 SERIES HN62408P HN62408FP 	524,288-word × 16-bit/1,048,576-word × 8-bit CMOS	1114
 HN62308B SERIES HN62308BP HN62308BF 	1,048,576-word $ imes$ 8-bit CMOS Mask Programmable Read Only Memory	1119
 HN66403P SERIES HN66403P 	524,288-word × 16-bit/1,048,576-word × 8-bit CMOS	1123
 HN624016 SERIES HN624016P HN624016F 	1,048,576-word × 16-bit/2,097,152-word × 8-bit CMOS	1127
Section 8 MOS PROM		
 HN58064 SERIES HN58064P-25/30 	8,192-word \times 8-bit Electrically Erasable and Programmable ROM	1132
 HN58C65 SERIES HN58C65P-25 HN58C65FP-25 	8,192-word × 8-bit Electrically Erasable and Programmable CMOS ROM	1138
 HN58C66 SERIES HN58C66P-25 HN58C66FP-25 	8,192-word × 8-bit CMOS Electrically Erasable and Programmable ROM	1147
 HN58C256 SERIES HN58C256P-15/20 HN58C256FP-15/20 	32,768-word × 8-bit Electrically Erasable and Programmable CMOS ROM	1156
 HN27C256AG SERIES HN27C256AG-10/12/15 	32,768-word × 8-bit UV Erasable and Programmable ROM	1158
 HN27C256HG SERIES HN27C256HG-70/85 	32,768-word × 8-bit CMOS UV Erasable and Programmable ROM	1166
 HN27512G SERIES HN27512G-25/30 	65,536-word × 8-bit UV Erasable and Programmable ROM	1176
 HN27C1024HG SERIES HN27C1024HG-85/10 	65,536-word × 16-bit CMOS UV Erasable and Programmable ROM.	1183



---- TABLE OF CONTENTS

Section 8—MOS PROM (continued)		Page
 HN27C101G SERIES HN27C101G-17/20/25 	131,072-word × 8-bit CMOS UV Erasable and Programmable ROM .	1192
 HN27C301G SERIES HN27C301G-17/20/25 	131,072-word × 8-bit CMOS UV Erasable and Programmable ROM	1200
HN27C256FP SERIES	32,768-word × 8-bit CMOS One Time Electrically	1209
• HN27512P SERIES HN27512P-25/30	65,536-word \times 8-bit One Time Electrically Programmable Read Only Memory	1215
 HN27C101P/FP SERIES HN27C101P-20/25 HN27C101FP-20/25 	131,072-word × 8-bit CMOS One Time	1222
 HN27C301P/FP SERIES HN27C301P-20/25 HN27C301FP-20/25 	131,072-word × 8-bit CMOS One Time	1229
HN27C101AG SERIES CMOS 1Mb EPROM	131,072-word × 8-bit CMOS UV Erasable and Programmable ROM .	1237
HN27C4096 SERIES HN27C4096G-10/12/15 HN27C4096CC-10/12/15	262,144-word × 16-bit CMOS UV Erasable and Programmable ROM	1247
Section 9 ECL RAM		
 HM10494 SERIES HM10494-10/12 HM10494F-10/12 	16,384-word × 4-bit Fully Decoded Random Access Memory	1258
• HM10490 SERIES HM10490-10/12	65,536-word × 1-bit Fully Decoded Random Access Memory	1263
• HM10504-10/12	65,536-word × 4-bit Fully Decoded Random Access Memory	1267
• HM10500-15	262,144-word × 1-bit Fully Decoded Random Access Memory	1268
 HM100494 SERIES HM100494-10/12 HM100494F-10/12 	16,384-word × 4-bit Fully Decoded Random Access Memory	1273
• HM100490-10/12	65,536-word × 1-bit Fully Decoded Random Access Memory	1277
• HM100504F-10/12	65,536-word × 4-bit Fully Decoded Random Access Memory	1281
 HM100500 SERIES HM100500-18 HM100500CG-18 HM100500F-18 	262,144-word × 1-bit Fully Decoded Random Access Memory	1282
 HM101494 SERIES HM101494-10/12 HM101494F-10/12 	16,384-word $ imes$ 4-bit Fully Decoded Random Access Memory \dots	1285
• HM101490-10/12	65,536-word × 1-bit Fully Decoded Random Access Memory	1289
• HM101504F-10/12	65,536-word \times 4-bit Fully Decoded Random Access Memory	1293
• HM101500F-15	262,144-word x 1-bit Fully Decoded Random Access Memory	1294
HITACHI SALES OFFICES		1302





INTRODUCTION

- Quick Reference to Hitachi I.C. Memories
- Package Information
- Reliability of Hitachi I.C. Memories
- Quality Assurance of I.C. Memory
- Outline of Testing Method
- Application



QUICK REFERENCE GUIDE TO HITACHI MEMORIES

MOS RAM

Mode	Total	Type No.	Process	Organization (word × bit)	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Power Dissipation				Pa	ackag	je *1					Page
				(Word X Dit)	Max	Max	(V)	(W)	Pın No	G	Р	FP	SP	ZP	CG	СР	JP	М	
***************************************		HM6116-2*2			120	120		0.1m/0.2	<u> </u>	<u> </u>	•	•							64
		HM6116-3 ²			200	150]	0.1m/0.175	7		•	•							64
	1	HM6116-4 ⁻²				200			ļ	<u> </u>	•	•	<u> </u>	<u> </u>		_		ļ	64
		HM6116L-2*2			120	120		10μ/0.175	-	<u> </u>	•	•	├-	<u> </u>	<u> </u>	-		<u> </u>	64
		HM6116L-3*2 HM6116L-4*2			150 200	150 200	ļ	10μ/0.15	Į	-	•	•	┝	-		H		-	64 64
		HM6116A-12*2	CMOS	2048 × 8	120	120			1	-	•	•	•	├	-	H	-	-	69
	1	HM6116L-15*2	İ		150	150	ĺ	0.1m/15m		一	•	┢	•	-	-				69
	j	HM6116A-20*2	1		200	200			24		•		•						69
	1	HM6116AL-12*2			120	120					•		•						69
	l	HM6116AL-15*2]		150	150		5μ/10m	ļ		•	_	•						69
		HM6116AL-20°2			200	200			4	<u> </u>	•	<u> </u>	•	<u> </u>				ļ	69
	ł	HM6716-25			25	25			İ	<u> </u>	├—	<u> </u>	•	-	<u> </u>	-			74
	16k-b	HM6716-30 HM6719-25	Bi-CMOS	2048 × 8 (with 0E)	30 25	30 25		0.28	Į	┝		 	•	-	-	-			74
	ĺ	HM6719-30		(With OL)	30	30			l	H	<u> </u>	-	•	-	-				74
		HM6268-25			25	25				┪	•	\vdash	Ť				_	Г	80
		HM6268-35	1		35	35		$0.1\mu/0.25$	[•								80
	Ì	HM6268-45		4096 × 4	45	45]		•								80
		HM6268L-25		4090 X 4	25	25			l		•		L_						80
	ł	HM6268L-35			35	35		$5\mu/0.25$	l	<u> </u>	•	_	_						80
		HM6268L-45	CMOS		45	45			20	<u> </u>	•	-	├	<u> </u>	<u> </u>	-		<u> </u>	80
		HM6267-35 HM6267-45			35 45	35 45		0.1m/0.2	ļ	-	•	-	┢	-	-	-		 	87
		HM6267-55		16384 × 1	55	55		0.111//0.2		<u> </u>	•	┝	┢	-	-	-		-	87
		HM6267L-35	1		35	35			1	H	•	-	 	<u> </u>	<u> </u>				87
	}	HM6267L-45			45	45 45		5μ/0.2	l		•		\vdash						87
Static	ļ	HM6267L-55			55	55	+5				•								87
	18k-b	HM6710.25 25 25		0.28	24				•						74				
	IOK-D	HM6719-30	DI-ONIOO	2040 X 9	30	30		0.20	24	<u> </u>	<u> </u>	_	•						74
	ĺ	HM6264-10*2			100	100		0.1m/0.2	1	<u> </u>	•	•	├	<u> </u>	<u> </u>	_		<u> </u>	94
	1	HM6264-12*2			120 100	120			-	-	•	•	•	-		-			94
	ļ	HM6264A-10 HM6264A-12			120	120		0.1m/15m	1m/15m	┢	•	•	-	-	-	-	_	-	94
	1	HM6264A-15			150	150		0.111710111	}	一	•	•	•	┢	\vdash			\vdash	94
		HM6264AL-10	1		100	100			28		•	•	•						94
		HM6264AL-12		8192 × 8	120	120		10μ/15m	İ		•	•	•						94
	!	HM6264AL-15	CMOS		150	150	1				•	•	•						94
		HM6264AL-10L			100	100			ļ	L	•	•	•	<u></u>	<u> </u>			L	94
)	HM6264AL-12L	ļ		120	120		10μ/15m	1	<u> </u>	•	•	•	<u> </u>	<u></u>	_		<u> </u>	94
	401. 5	HM6264AL-15L			150	150			├	 	•	•	•	<u> </u>	<u> </u>	_	_	├—	103
	16k-b	HM6288-25			25 35	25 35			22	├-	-	-	•	├	-	-	•		103
		HM6288-35 HM6288L-25			25	25		0.1m/0.3	24	┢	-	-	•	-	-	-	•		103
	1	HM6288L-35			35	35			(SOJ)	H	-	-	•	-	-		•	<u> </u>	103
		HM6788-25			25	25		40 10 00	<u> </u>	t	-	-	•	 			Ť	I	11
	1	HM6788-35		16384 × 4	35	35		10m/0.23		E			•						111
		HM6788H-20	Bi-CMOS		20	20		0.28	22				•						115
		HM6788HA-12	DI-PINIO9		12	12			1 22				•						119
		HM6788HA-15			15	15		.3		<u> </u>	<u> </u>	<u> </u>	•	_	<u> </u>			_	119
		HM6788HA-20			20	20			 	1	<u> </u>		•	<u> </u>	<u> </u>	_	Ļ	<u> </u>	119
	1	HM6289-25		40004 .	25	25				<u> </u>	-	-	-	<u> </u>	├	_	•	⊢-	124
	64k-b	HM6289-35	CMOS	1638 <u>4 × 4</u> (with OE)	35 25	35 25		0.1m/0.3	24	<u>-</u>	-	├	-	-	├-	\vdash	•	├—	124
	J	HM6289L-25	1	(WILLI OL)	35	35	- °.'		1			_		Ь—	ـــ		_		124



MOS RAM

Mode	Total	Type No	Process	Organization	Access Time	Cycle Time	Supply Voltage	Power Dissipation				Pac	kage	*1					Page																																								
				(word × bit)	(ns) Max	(ns) Max	(V)	(W)	Pin No	G	Р	FP	SP 2	P	CG (СР	JP	М																																									
		HM6789-25			25	25		10μ/0.23				1	•		ユ	二	•		135																																								
	1	HM6789-30 HM6789H-15	:		30 15	30 15			ł	\vdash	-	-	•	+	+	\dashv	•	_	135																																								
		HM6789H-20	Bi-CMOS	1638 <u>4 × 4</u> (with OE	1638 <u>4 × 4</u>	1638 <u>4 × 4</u>	1638 <u>4 × 4</u> (with OF	1638 <u>4 × 4</u> (with OF	1638 <u>4 × 4</u>	1638 <u>4 × 4</u>	1638 <u>4 × 4</u>	1638 <u>4 × 4</u> (with OF	1638 <u>4 × 4</u> (with OF	1638 <u>4 × 4</u>	1638 <u>4 × 4</u>	1638 <u>4 × 4</u> (with OF	20	20			24			7	•	\dagger	+	\dashv	•		142																												
		HM6789HA-12			12	2 12		0.28				\Box	•	1	\bot	\Box	•		149																																								
		HM6789HA-15 HM6789HA-20			15	15			1	\vdash	-	-	•	+	+	\dashv	•	-	149																																								
		HM6287-45			20 20 45 45 55 55				 	\vdash	\neg	7	•	†	+	\dashv	•		157																																								
		HM6287-55					0.1m/0.3			\Box	4	•		\bot	\Box			157																																									
		HM6287-70 HM6287L-45			70 45	70 45	1		22	\vdash	\dashv	\dashv	•	+	+	\dashv		-	157 157																																								
		HM6287L-55	CMOS		55	55	1	$10\mu/0.3$	1				•		İ				157																																								
		HM6287L-70	OWIGO		70	70			<u> </u>		_	4	•	4	4	\dashv	Ļ		157																																								
		HM6287H-25 HM6287H-35			25 35	25 35		0.1m/0.3		\vdash		\dashv	•	+	+	\dashv	• •	-	164 164																																								
	l	HM6287HL-25		65536 × 1	25	25		10μ/0.3					•		二	コ	•		164																																								
		HM6287HL-35 HM6787-25			35 25	35 25		10,010.0		\vdash		\dashv	•	+	+	-	•	_	164																																								
		HM6787-35			35	35	1	38m/0.18	22 24	\vdash	\dashv	\dashv	•	+	+	+	-		173																																								
		HM6787H-15			15	15	1	0.21	(SOJ)				•		ユ		•		178																																								
		HM6787H-20 HM6787HAJP-12	Bi-CMOS		20 12	20 12				\vdash	-+	-	•	+	+	4	•	<u> </u>	178 178																																								
		HM6787HAJP-15			15	15	1	.3		\vdash	\dashv	\dashv	•	+	+	\dashv	•	-	183																																								
		HM6787HAJP-20			20	20			<u> </u>			_	•	1	コ		•		183																																								
		HM62256-8 HM62256-10			100	85 100				\vdash	•	•	+	+	+	\dashv		-	189 189																																								
		HM62256-12			120	120		0.2m/40m			•	•	$^{+}$	+	十	ᅥ			189																																								
		HM62256-15		32768 × 8	150	150					•	•	\Box	1	I	\Box			189																																								
		HM62256L-8 HM62256L-10				85 100				\vdash	•	•	+	+	+	\dashv		-	189 189																																								
		HM62256L-12				120		10μ/40m			•	•	1	1	\top	_	_		189																																								
Static	256k-b	HM62256L-15			32768 × 8	32768 × 8	32768 × 8	32768 × 8	32768×8	32768 × 8	32768 × 8	32768×8	32768×8	32768×8	32768×8	32768×8	32768×8	32768×8	32768 × 8	32768×8	32768 × 8	32768 × 8	32768×8	32768×8	32768×8	32768×8	32768×8	32768×8	32768×8	32768 × 8	32768×8	32768×8	32768×8	32768×8	32768×8	32768×8	32768 × 8	32768 × 8	32768×8	32768×8	32768×8	32768×8	32768 × 8	32768 × 8	150	150	+5		1		•	•	\perp	1	I	\Box			189
		HM62256L-10SL HM62256L-12SL																																											100	100 120	1	10μ/40m	28	\vdash	•	•	+	+	+	\dashv	-	-	189 189
		HM62256L-15SL																					150	150	1] -		•	•		T	士				189																						
		HM62832-35			35	35		75m/.3			4	4	•	4	4	_	•		197																																								
		HM62832-45 HM62832L-35			45 35	45 35				Н	\dashv	\dashv	•	+	+	\dashv	•	-	197 197																																								
		HM62832L-45	CMOS		45	45		10m/ 3					•	I	I		•		197																																								
		HM62832H-25			25	25		1m/2	1		_	4	•	+	+	\dashv	•	_	197																																								
		HM62832H-35 HM62832H-45			35 45 25	35 45		1m/.3		\vdash	-	\dashv	•	+	+	-	•	-	197 197																																								
		HM62832HL-25				25			1				•	1	士		•		197																																								
		HM62832HL-35			35	35		30m/ 3		\vdash		+	•	+	+	\dashv	•	_	197																																								
		HM62832HL-45 HM6208-35			45 35	45 35	1	04 100	\vdash	\vdash	•	\dashv	-	+	+	\dashv	•	-	197 203																																								
		HM6208-45			45	45	1	0.1m/0.3			•			I	<u>コ</u>				203																																								
		HM6208L-35			35	35		10μ/0.3		\vdash	:	4	-+	+	+	\dashv	_	_	203																																								
		HM6208L-45 HM6208H-25			45 25	45 25		0.4.10.0	1	\vdash	•	-	•	+	+	\dashv	•	-	203																																								
		HM6208H-35							1											35	35	1	0.1m/0 3					•				•		203																									
		HM6208HL-25			25	25	ł	10μ/0.3	24	Ш	-	-	•	4	4	4	•	<u> </u>	203																																								
		HM6208HL-35 HM6708-20*3		05505	20	35 20			1	Н	\dashv	+	•	+	+	\dashv	•	-	203																																								
		HM6708-25 ³		65536 × 4	25	25	1	0 35	1		口		•	ユ	ユ		•		211																																								
		HM6708A-15			15	15	4	4	1	Ы	\Box	•	4	Ŧ	-	•			217																																								
]	HM6708A-20 HM6708A-25	B: 07:		20	20 25	1	.4		\vdash		:	+	+	_	:	-	-	217																																								
		HM6709-20	Bi-CMOS		20	20	1	.35	1			Ì			士		•		222																																								
		HM6709-25			25	25	4	.30				\exists	\Box	7	7	\Box	•		222																																								
		HM6709A-15 HM6709A-20											15 20	15 15	1	4	28	\vdash	\dashv	-	•	+	+	4	•	-	229																																
	l	HM6709A-25			25	25	1	.4	1		\vdash	7	•	十	+	\dashv	•	-	229																																								



Mode	Total	Type No	Process	Organization (word × bit)	Access Time (ns)	Cycle Time (ns)	Supply Voltage	Power Dissipation			Package *1							Page
				(Word × Dit)	Max	Max	(V)	(Ŵ)	Pin No	G	Р	P S	P ZF	CG	CP	JP	М	
		HM6207-35			35	35		0 1m/0 3			1	•	-					236
		HM6207-45			45	45			4	\perp	_	4	-	_	1_	<u> </u>		236
		HM6207L-35	{		35	35	1	10μ/0 3		$\vdash \vdash$	4	4	-	_	╄-	<u> </u>		236
	ł	HM6207L-45	CMOS		45	45	1	<u> </u>	1	\vdash	+	4	-	+	┼-	<u> </u>		236
		HM6207H-25 HM6207H-35			25 35	25 35	-	0.1m/0.3		\vdash	+	-18	-	+	┼	•		243
	256k-b	HM6207HL-25		262144 × 1	25	25	1		24	╁	+		-	+-	+-	•	-	243
	LOOK D	HM6207HL-35	1		35	35	ł	$10\mu/0.3$		\vdash	+	1	-	+-	†	•	-	243
		HM6707-20*3			20	20	1	0.25	1		十		1	1	\vdash	•		250
		HM6707-25*3	Bi-CMOS		25	25		0.35					•			•		250
		HM6707A-15			15	15	1					1		I		•		255
	l	HM6707A-20			20	_20		4	1	\sqcup	_		-	_	-	•		255
		HM6707A-25			25	25			ļ		_	4	<u> </u>	+	_	•	<u></u>	255
Static		HM628128-7*3			70	70	1		l	-	-+-	•	+	+	+-	⊢	<u> </u>	261
Static		HM628128-8 ³	1		85 100	85 100	ł	0 1m/75m	1	J	-	•	+-	+-	+-	╁	├-	261 261
		HM628128-12'3			120	120	1			-	-+-	•	+	+	\vdash	\vdash	-	261
		HM628128L-7*7		131072 × 8	70	70			32		_	•	\top	+	1	\vdash	\vdash	261
		HM628128L-8*7			85	85	1	10 /7Em		\Box	•	•	7	\top				261
		HM628128L-10 ⁻⁷			100	100		10μ/75m			•	•						261
		HM628128L-12*7			120	120					•	•						261
		HM624256-35 ³			35	_35		0 1m/0.35		$\sqcup \bot$	_	1	-	_	_	•	L	269
	1M-b	HM624256-45*3 HM624256L-35*3			45 35	45 35			28	\vdash	4	+3		+		•	<u> </u>	269
		HM624256L-45*3	}		45	45	1	.1m/ 35		$\vdash \vdash$	+	+	_	+-	+-	•	┢	269 269
		HM624257-35*4		131072 × 8 (with decoder)	35	35			\vdash	\vdash	+	+	+	+-	+	•	\vdash	275
		HM624257-45*4	CMOS		45	45		0.4/0.05			\dashv	+	+	+	1	•	1	275
		HM624257L-35*4				35	+5	0 1m/0.35								•		275
		HM624257L-45*4			45	45]		32 0.8m/50m		\Box					•		275
Static		HM66204-12*4			120	120	1	0.8m/50m		\perp	4	_	_	_	_	L	•	283
RAM		HM66204-15*4			150	150				\vdash	+	4	4	4_		<u> </u>	•	283
Module		HM66204L-12*4			120	120		40μ/50m			+	-	+	+	+-	├-	•	283
		HM66204L-15 ^{*4} HM63921-20			150 20	150 30	1		├	\vdash	•	+	+	+	-	┼-	-	283 289
	18k-bit	HM63921-25	1	2k×9	25	35	ł		Ì			+	+	+	+	┢	┢	289
	10.0 2.0	HM63921-35	1	LINA	35	45		1 0W			•	+	+	+	+	t	\vdash	289
FIF0		HM63941-25			25	35	1	max.	28	H	•	\top	1	1-		1		289
	36k-bit	HM63941-35		4k×9	35	45	1	ĺ			•							289
		HM63941-45			45	60					•							289
		HM62A168-25		8k×16	25	25				\vdash	4	4	_	_	•	<u> </u>	<u> </u>	311
	120k-b	HM62A168-35		(2 way)	35	35				\vdash	4	4	4	4-	•	ــ	<u> </u>	311
		HM62A168-45			45 25	45 25	ł	11 (max)	52	\vdash	+	+	+	+-	•	-	-	311
Cache	128k-b	HM62A188-25 HM62A188-35	-	8k × 18	35	35	1	(IIIax)	ļ	\vdash	+	+	+-	+-	-	├-	├	311
Static	120K-D	HM62A188-45		(2 way)	45	45	1		1	\vdash	+	+	+	+-	-	╁	├	311
RAMs		HM67C932-20			20	20	1		†		\dashv	\dashv	+	+	•	1	T	319
		HM67C932-25	D: CMACC	32k×9	25	25	1	TOD	1 44	\Box	\neg	十	1	\top	•			319
	256k-b	HM67B932-20	Bi-CMOS	(4 way)	20	20		TBD	44				I	I	•			†
n	ZOUK-D	HM67B932-25			25	25					\perp	I			•			t
Fast		HB66B1616A-25		16k × 16	25	25	1	4m/1.2	36		4	\perp	1	1	1	1	•	333
SRAM		HB66B1616A-35		(module)	35	35	Į		ļ.,	\vdash	4	+	4	+	╀		•	333
Module	2M-b	HB66A2568A-25 HB66A2568A-35	CMOS	256k × 8 (module)	25 35	25 35		.8m/2 4	60	$\vdash +$	+	+	+	+-	+-	+	•	343
TAG		HM644332-25	1	2k×20	25	25	ł	10	+	+	+	+	+	+	+	+	╚	351
	32k-b		1	L L L L L L L	30	30	4	max	64	-		-			-	+	+	351

†Data sheet not included in this manual. Request data sheet for HM67B932.



Mode	Total	Type No	Process	Organization (word × bit)	Access Time	Cycle Time	Supply Voltage	Power Dissipation				Pa	ackaç	je *1					Page
		,.		(WOIG X DIL)	(ns) Max	(ns) Max	(v)	(Ŵ)	Pın No	G	Р	FP	SP	ZP	CG	СР	JP	М	
		HM65256B-10			100	100					•	•	•						369
	1	HM65256B-12			120	190			l	Ш	•	•	•	L	<u>_</u>		<u> </u>		369
		HM65256B-15 HM65256B-20			150 200	235 310				\vdash	•	•	•	├	-	-	-	-	369
		HM65256BL-10		32768 × 8	100	180	1	2m/0 175	28		•	•	•	<u> </u>	_	-	-	-	369 369
		HM65256BL-12			120	190	1			H	•	•	•	\vdash	-	-	-	-	369
Pseudo	256k-b	HM65256BL-15			150	235	1 1				•	•	•						369
Static	200K-D	HM65256BL-20			200	310					•	•	•						369
		HM658128D-10			100	180					•	•			_				376
		HM658128D-12			120	210		5m/0.2		\vdash	•	•	-	├-	<u> </u>	_	<u> </u>	ļ	376
	1	HM658128D-15 HM658128L-10		131072 × 8	150	250 180			32	Н	•	•	-	├	├		-	-	376 376
	ł	HM658128L-12			120	210		0 5m/0.2		\vdash	•	•	╁	┢	-	┢	-		376
		HM658128L-15			150	250	1 1	0 01111 0.2	1	Н	•	•	\vdash	\vdash	-	\vdash	\vdash	\vdash	376
		HM63021-28			20	28	1			П				1					388
	16k-b	HM63021-34		2048 × 8	24	34	1	0 25	18										388
		HM63021-45			30	45						_	_		_				388
	1M-b	HM53051-45		262144 × 4	35	45		02	28	Ш	•	<u> </u>	┡-	├_		_	┞	-	402
	 	HM63021-60 HM53461-10		ļ	100	60 190	1		┼		•	-	-	•	-	-	-	-	402 412
	1	HM53461-12			120	220	1				÷	-	-	-	├	-	╁	╁	412
	0501.1	HM53461-15		65536 × 4	150	260	1			Н	•	\vdash	\vdash	•	-			\vdash	412
	256k-b	HM53462-10	CMOS	Multi-port	100	190	1		24		•		T-	•	 			П	425
	Ì	HM53462-12			120	220					•			•					425
		HM53462-15			150	260					•	_		•	_	<u></u>	$oxed{oxed}$		425
		HM538121-10*3		131072×8	100	190			1	_		<u> </u>	-	├	<u> </u>	-	•		569
		HM538121-12*3 HM538121-15*3			120	220			1		-	-	├	├	├-	├	•	-	569 569
		HM538122-10 ⁻³			100	190					-		H	┢	-	╁	-	\vdash	444
Video Memory		HM538122-12*3			120	220	+5		40			-	†	\vdash	\vdash	t^-	•		444
werrory		HM538122-15*3			150	260											•		444
		HM538123-10 ^{*3}			100	190							L				•		470
	ĺ	HM538123-12*3			120	220				Ш	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	-	•		470
		HM538123-15*3			150	260	1		-		┝-	-	⊨	•	-	-	•	-	470 469
	1M-b	HM534251-10*3 HM534251-11*3			100	190 190	1	35m/0 55		-	-	-	╁	•	-	-	•	\vdash	469
		HM534251-12*3			120	220	1						 	•	\vdash	┢	•		469
	1	HM534251-15*3			150	260			1				1	•			•		469
	l	HM534252-10 ⁺³		262144 × 4	100	190								•			•		516
		HM534252-11*3		Multi-port	100	190			28				L	•	_	_	•		516
]	HM534252-12*3		i '	120	220						_	-	•	<u> </u>	-	•		516
		HM534252-15*3 HM534253-10*3			150	260 190	1			\vdash	-	-	╁	-	-	-	-	\vdash	516 542
	l	HM534253-12*3			120	220	1			\vdash	-	_	┢	•		-	•		542
	İ	HM534253-15*3			150	260	1 1		Į.	П		_	T	•			•		542
		HM50464-12			120	220	1				•					•			590
		HM50464-15		65536 × 4	150	260			18		•		<u> </u>	_		•	<u> </u>		590
	ļ	HM50464-20	NMOS		200	330		20m/0.35		Н	•	_	┞	<u> </u>	_	•	L		590
		HM50256-12			120	220 260				Н	•	\vdash	├-	•		•	├-	-	598
	Ì	HM50256-15 HM50256-20			200	330	1			Н	•	 	┢	-	┢	•	┢	-	598 598
	0501.1	HM51256-8			85	155	1		1		•		-	•	-	•	<u> </u>	H	606
Dynamic	256k-b	HM51256-10			100	180			16		•			•		•			606
		HM51256-12		262144×1	1205	210]		18		•			•		•			606
		HM51256-15	CMOS		150	250		10m/0.35	(PLCC		•		\perp	•		•	匚		606
		HM51256L-8	000		85	155	4	7011,70.00			•	_	1	•	_	•	_	<u> </u>	606
		HM51256L-10			100	185	1		1	<u> </u>	•	_	-	•	<u> </u>	•	-		606
		HM51256L-12 HM51256L-15			120	210 250	4			\vdash	•	-	\vdash	•	⊢	•	+-	-	606
	i	1111/01200E-10			100	200				1	_	<u> </u>	1		1	1	1	1	1 000



Mode	Total	Type No	Process	Organization (word × bit)	Access Time (ns)	Cycle Time (ns)	Supply Voltage (V)	Power Dissipation				Pa	ackaç	je *1					Page												
				(Word X bit)	Max	Max	(V)	(W)	Pin No	G	Р	FP	SP	ZP	CG	СР	JP	М													
		HM51258-8			85	150			1		•								614												
		HM51258-10 HM51258-12		262144 × 1	100	180	1	10m/0.35	16	<u> </u>	•	<u> </u>	-	<u> </u>	<u> </u>	<u> </u>	<u> </u>	Ш	614												
		HM51258-15			150	210 250	-		ĺ	\vdash	•	-	├	-	├	⊢	-	Н	614 614												
		HM514256-8			80	160	1		 	-	•	\vdash	\vdash	•		\vdash	•	\vdash	623												
		HM514256-10			100	190]		}		•			•			•		623												
		HM514256-12			120	220	4			_	•	_	L	•		<u> </u>	•	Ш	623												
		HM514256-8S HM514256-10S		Ĭ	100	160 190	ł	10m/0.33		_	•		├	•	├-	-	•	Н	635 635												
		HM514256-12S			120	220	1	1011/0.55	1	-	•	-	-	•	-	 	•	Н	635												
		HM514256A-8			80	160	1				•	\vdash		•	T	-	•	П	635												
		HM514256A-10			100	190					•			•			•		635												
		HM514256A-12			120	220		44.405	-	<u> </u>	•		<u> </u>	•	<u> </u>	ļ	•	Ш	635												
		HM514256API-6 HM514256API-7			60	60 120 70 130	1	11/495	1	-	•	├	⊢	•	-	-	•	Н	651 651												
		HM514256API-8			80	160	1	11/385	1	-	•	\vdash	\vdash	•	 - 	-	•	Н	651												
		HM514256API-10			100	190	20	11/330]		•			•			•		651												
		HM514256API-12		}	120	220		11/275			•			•	_		•		651												
		HM514256H-6 HM514256H-7			60 70	120 140	-	10m/0 45		<u> </u>	•	<u> </u>		•	├	├-	•	Н	667												
		HM514258-8S			80	160	1		1	-	•	┢	┢	-	⊢	├-	•	Н	667 696												
	ĺ	HM514258-10S		1	100	190 220 160					•			•			•		696												
		HM514258-12S		1048576×1	120			10m/0 375	}		•			•			•		696												
		HM514258A-8	CMOS		80		1				•	_	_	•	<u> </u>	<u> </u>	•	-	696												
		HM514258A-10 HM514258A-12			100 120	190 220	1			-	•	-	├-	•	├	├	•	\vdash	696 696												
		HM514266A-6			60	120	1	11/495		<u> </u>	•	-		•	H	 	•	\vdash	711												
		HM514266A-7			70	130	1	11/440]		•			•			•		711												
Dynamic	1M-b	HM514266A-8			1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	80	160	+5	11/363	18	<u></u>	•		_	•	<u> </u>		•		711			
		HM514266A-10 HM514266A-12												1048576 × 1	1048576 × 1	1048576 × 1	1048576 × 1	100	190 220	1	11/303 11/259	ł	-	•	-	-	•	├	-	•	\vdash
		HM514256-8														80	160	1	11/363	1	<u> </u>	•	┢	H	•	\vdash	 - 	•	H	711	
		HM514256-10													10	190]	11/303	1		•			•			•		711		
		HM514256-12			12	220		11/259]		•			•			•		711												
		HM511000-8S]		100	160		10m/0.35			•	-	<u> </u>	•	-		•	\vdash	725												
		HM511000-10S HM511000-12S			120	190 220	1	10111/0.33		-	•	-	├	•	-	-	•	Н	725 725												
		HM511000A-8			80	160	i I		1		•	<u> </u>	 	•	<u> </u>	1	•	\Box	725												
		HM511000A-10			100	190]	10m/0 375			•			•			•		725												
		HM511000A-12			120	220	1	4.7/005	4	_	•	ļ	<u> </u>	•	<u> </u>	<u> </u>	•	Ш	725												
		HM511000ALP-8 HM511000ALP-10			100	160 190		1.7/385 1.7/330	-	-	•	<u> </u>	-	•	-	-	•	\vdash	737 737												
		HM511000ALP-12			120	220	1	1.7/275	1	\vdash	•	\vdash	-	•	 	 	•	H	737												
		HM511000ALJP-8			80	160	1	1 7/385	1	Г	•		<u> </u>	•		_	•		737												
		HM511000ALJP-10			100	190		1 7/330]		•			•			•		737												
		HM511000ALJP-12			120	220		1.7/275		<u></u>	•	<u> </u>	_	•		_	•		737												
		HM511000H-6 HM511000H-7			60 70	125 140		10m/0.45		-	•		-	•		├	•	\vdash	751 751												
		HM511001-8S		1	80	160	1		1	\vdash	•		-	•	-		•	\vdash	762												
		HM511001-10S		1	100	190]				•			•			•		762												
		HM511001-12S			120	220]				•			•			•		762												
		HM511001A-8			100	160	-	10m/0.2F	1	\vdash	•	-	_	•		<u> </u>	•	Н	773												
		HM511001A-10 HM511001A-12			100	190 160	1	10m/0.35		Н	•	-		•	⊢	H	•	Н	773 773												
		HM511002-8S			80	160	1		1	\vdash	•	\vdash	-	•	\vdash		•	\vdash	816												
		HM511002-10S			100	190			1		•			•			•		816												
	l	HM511002-12S		1	120	220	1		1	1	•			•			•	ιĪ	816												



Mode	Total	Type No	Process	Organization (word × bit)	Access Time	Cycle Time (ns)	Supply Voltage (V)	Power Dissipation				Pa	ackaç	je * 1					Page
				(word x bit)	(ns) Max	Max	(V)	(Ŵ)	Pin No	G	Р	FP	SP	ZP	CG	СР	JP	М	
		HM511002A-8			80	160					•			•			•		816
		HM511002A-10 HM511002A-12	CMOS	1,048,576 × 1	100	190 220	Į	10m/0.45	1	\vdash	•	<u> </u>	-	•	_		•	\vdash	816
		HM57100JP-35R			35	70	1		├	-	•	-	┢	•	┢		•	-	816 803
	1M-b	HM57100JP-40R			40	80	1			Н		T	t	<u> </u>	T	 	•		803
		HM57100JP-45R	Bi-CMOS	1M×1	45	85	5V	1W	28								•		803
		HM574256JP-35R	Di Ollioo	"""	35	70	} "		-	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	_	<u> </u>	•	\vdash	816
		HM574256JP-40R HM574256JP-45R			40	80 85	1		1	\vdash	-	├	┢	-	\vdash		•	\vdash	816 816
		HM514100-8			80	150	İ	11m/ 495	1			-	H	•	<u> </u>	<u> </u>	•	T	855
		HM514100-10		4,194,304 × 1	100	180		11m/.44]					•			•		855
D	}	HM514100-12		1,101,001 X 1	120	210		11m/.385	1	<u> </u>	<u> </u>	_	<u> </u>	•	<u> </u>	<u> </u>	•	Ш	855
Dynamic	1	HM514100-7 HM514400-8			70 80	140 150	5v-5	11m/.55 11m/ 495	ł	-	-	-	├	•	 	-	•	-	869 883
	}	HM514400-10		1,048,576 × 4	100	180	1	11m/ 44	1	_	-	-	╁	•	-	 	•		883
		HM514400-12			120	210]	11m/.385	1					•			•		883
	4M-b	HM514101-8	CMOS		80	150	1	11m/.495	1	-	_	_	1	•	_	_	•	-	883
		HM514101-10 HM514101-12			100	180 210	1	11m/.44 11m/.385	1		-	-	┝	•	-	-	•	-	883 883
		HM514102-8		4,194,304 × 1	80	150	1	11m/.495	1	-	 	-	 	•	-	-	•	-	883
		HM514102-10			100	180]	11m/.44	1					•			•		883
	l	HM514102-12			120	210		11m/.385	4	Ш	_	_	<u> </u>	•	_	<u> </u>	•	\vdash	883
	ĺ	HM514410-8 HM514410-10		1.048,576 × 4	100	150 180	1	11m/ 495 11m/.44		-	_	_		•	<u> </u>	-	•	⊢	883 883
		HM514410-12		1,040,370 X 4	120	210	1	11m/.385	1		-	H	\vdash	•	┢	\vdash	•	\vdash	883
		HB561008-12		262144 × 8	120	210	1	0.12/2.42	1								Ė	•	963
		HB561008-15	NMOS	202144 X 0	150	260		0 12/2.42					L					•	963
		HB561003-12		262144×9	120	210		0.135/2 55	-	<u> </u>	_		<u> </u>	_	_	<u> </u>	<u> </u>	•	854
		HB561003-15 HB561409-10			150	260 180		0.135/2.16 60m/1 8		-	-	-	╁	<u> </u>	├	⊢	┢	•	854 958
		HB56A18-10S		1048576 × 8	100	180	1	00111/10	1		_	\vdash	t^-		\vdash		t^-	•	831
		HB56A18-12S			120	210	1	20m/t /										•	831
		HB56A18-10A			100	180		20m/1 4 20	20				_	L	_			•	831
		HB56A18-12A HB56A19-10S			120	210	ł		-	<u> </u>	-	<u> </u>	├	<u> </u>	<u> </u>	<u> </u>	├	•	831
		HB56A19-12S			120	180 210	5V		Ì	<u> </u>	-	┝	┢	\vdash	 	-	┢	-	843
		HB56A19-10A		1048576 × 9	100	180	1	20m/1.6	ĺ	-	<u> </u>	-	T		<u> </u>	T	t	•	843
	}	HB56A19-12A			120	210]											•	843
		HB56C18-10		1048576 × 8	100	190	1	20m/1.8)	_		1_	_	<u> </u>	_	_	_	•	843
DRAM		HB56C18-12 HB56C18AT-8A			120 80	220 560	1	88/3.08	-	-	ļ	-	<u> </u>	_	├	<u> </u>	├-	•	843
Module		HB56C18AT-10A	CMOS		100	A80	1	88/2.6A	1	-	-	\vdash	┢	H	┢	-	-	╁	837
		HB56C18AT-12A			120	400	1	88/2.20	1			┢			T		T	T	837
		HB56C19-8			80	630		99/3465											849
	İ	HB56C19-10		1048576 × 9	100	190	-	22m/2.0		<u></u>	<u> </u>	<u> </u>	┞	ــ		┞	-	•	849
	į	HB56C19-12 HB56C19AT-8A			120 80	220 630	-	99/3465	-	-	_	-	├	├-	├-	┢	╀	•	849
		HB56C19AT-10A		-	100	540	1	99/2970	1	<u> </u>	 	┢	$^{+}$	\vdash	\vdash	-	╁	•	849
		HB56C19AT-12A			120	450	1	99/2475	1									•	849
		HB56D25608A-6H			60	180	1	22/990	1			L		L	L	L	L	•	967
		HB56D25608A-7H		262,144 × 8	70	160	-	22/880	4	-	-	-	-	\vdash	\vdash	\vdash	+	•	967
		HB56D25608A-8A HB56D25608A-10A		202,144 X 8	100	132	1	22/726 22/605	1	-	\vdash	+	+	\vdash	\vdash	\vdash	\vdash	•	967
		HB56D25608A-12A			120	94	1	22/517	1	\vdash	T	T	t^-	T	T	T	T	•	967
		HB56D25609A-85A			85	202]	33/1.11]				\Box					•	979
)	HB56D25609A-10A		262,144 × 9	100	170	1	33/ 94	1	<u></u>	<u> </u>	L	1	1	1	_	\vdash	•	979
		HB56D25609A-12A		L	120	144	L	33/.79			<u> </u>	L	L	L		L		•	979



Mode	Total	Type No	Process	Organization (word × bit)	Access Time (ns)	Cycle Time (ns)	Supply Voltage (V)	Power Dissipation		3.000		Pa	ackag	je *1					Page
				(Max	Max	(")	(W)	Pin No	G	Р	FP	SP	ZP	CG	CP	JP	М	Ì
		HB56D25609B-85A			85	202		33/1.11										•	979
		HB56D25609B-10A		$262,144 \times 9$	100	176		33/.94	30									•	979
		HB56D25609B-12A			120	144		33/.79										•	979
		HB56D25636B-85		1	85	160												•	991
		HB56D25636B-10		$262,144 \times 36$	100	190		126/4.24										•	991
		HB56D25636B-12			120	220			72									•	991
		HB56D51236B-85		1	85	160		252/4.58	'-						<u>_</u>			•	1003
		HB56D51236B-10		524,288 × 36		190	1	252/3.91]				_	L	<u> </u>			•	1003
		HB56D51236B-12			120	220		252/3. 36					L		<u></u>		L	•	1003
DRAM		HB56A49-8			80	160		99m/4 455	}				_	_			_	•	1027
Module		HB56A49-10	CMOS	$ 4,194,304 \times 9 $		190	50	99m/3.96							_		_	•	1027
Modulo		HB56A49-12			120 22	220		99m/4 405	30					L		L		•	1027
		HB56A48-8			80	160		88m/3 96] 50						L_			•	1015
		HB56A48-10		$ 4,194,304 \times 8 $		190	l i	88m/3.52						L		<u></u>		•	1015
	4M-b	HB56A48-12			120	220		88m/3.08	L							L		•	1015
		HB56D136-8		1,045,576	80	160	1	126m/5.25										•	1039
		HB56D136-10		36	100	190		126m/4.62	72								_	•	1039
		HB56D136-12			120	220	5V ±5%	126m/3.99										•	1039
		HB56D236-8		2.007152	80	160		252m/5.57										•	1049
İ		HB56D236-10		2,097,152 ×36	100	190		252m/4.94										•	1049
		HB56D236-12			120	220		252m/4.31										•	1049

MOS ROM

Program	Total Bit	Type No.	Process	Organization (word × bit)	Access Time (ns)	Supply Voltage	Power Dissipation	Pa	ackage	e *1		Page								
				(,	Max	(V)	(Ŵ)	Pin No	G	Р	FP									
	256k-b	HN623257		32768 × 8	150					•	•	1060								
	250K-D	HN623258		32700 X 0	200					•	•	1063								
		HN62331*3	CMOS		120					•	•	1069								
		HN62321			150			28		•	•	1066								
		HN62321B		131072×8	200					•	•	1077								
	1M-b	HN62331E*3			120					•	•	1077								
		HN62321E			200					•	•	1077								
		HN62331A*3			120			32		•	•	1069								
		HN62321A			150			JZ.		•	•	1080								
	2M-b	HN62422*3		131072 × 16	150			40/44		•	•	1083								
Mask	ZIVI-D	HN62412 CMC		or 262144 × 8	200	5+	5μ/01	40/44		•	•	1083								
Mask		HN62424 ³		CIVIOS	OMICO	ONIOS	OWIGG	262144 × 16	150	J 5 +	<i>3μ</i> /0 1	40/44	Ш	•	•	1087				
	1	HN62404										or 524288 × 8	200			70/77		•	•	1087
		HN62324B*3					524288 × 8	150			32		•	•	1091					
		HN62304B									324200 X 0	200			JZ		•	•	1091	
	4M-b	HN62414		262144 × 16	200/170			40		•		1101								
				or 524288 × 8	200/170			44/48		•	•	1101								
	1	HN62314						1 [[]	512K × 8	200/170			32		•	•	1107
		HN62444							512K × 8	100			40		•	•	1095			
		INVETT						256 × 16	100			44/48			•	1095				
	8M-b	HN62408*3		524288 × 16 or 1048576 × 8	200			42/44		•	•	1114								



■ MOS ROM

Program	Total Bit	Type No.	Process	Organization (word × bit)	Access Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Pin No	ackaç	је *1	FP	Page
		HN62308B	 	1M×8	200			32	\vdash	•	•	1119
-	16M-b	HN66403P		1M × 8 512K × 16	250		5μ/0.1	42		•		1123
Electrically Erasable & Programmable		HN624016*3		1048576 × 16 or 20978152 × 8	200			42		•		1127
riogrammable	64k-b	HN58C65-25		8192 × 8	250	}	2m/20m			•	•	1138
	046-0	HN58C66-25	1	0192 X 0	250		211/2011			•	•	1147
	256k-b	HN58C256-20 ⁻⁴	}		200]		1		•	•	1156
		HN27C256A-10*3	CMOS		100	}		ì	•			1158
	1	HN27C256A-12*3	CIVIOS	32768×8	120		$0.5\mu/0.1$	28	•			1158
	256k-b	HN27C256A-15 ⁺³]	32700 X 0	150	}			•			1158
		HN27C256H-70			70		0 15	1	•			1166
		HN27C256H-85			85	1	0 13		•			1166
	512k-b	HN27512-25	NMOS	65536 × 8	250	}	50m/0 2		•			1176
UV Erasable	O1ZK D	HN27512-30	INNOC	00000 × 0	300		3011/0 2		•			1176
& Electrically		HN27C1024H-85	- CMOS	65536 × 16	85		02	40	•			1183
Programmable		HN27C1024H-10		00000 × 10	100		0.2	40	•			1183
		HN27C101-17			170	+5			•			1192
	1M-b	HN27C101-20			200	}			•			1192
	INFD	HN27C101-25		131072×8	250		$0.5\mu/0.1$	32	•			1192
		HN27C301-17		131072.00	170		υ σμιυ.1	1 32	•			1200
		HN27C301-20		1	200			1	•			1200
		HN27C301-25	}		250	}			•			1200
	256k-b	HN27C256-25T		32768 × 8	250	1 1	0 5μ/50m				•	1209
	230K-D	HN27C256-30T		32700 X 0	300		υ σμισοιτί				•	1209
	512k-b	HN27512-25	NMOS	65536 × 8	250	}	50m/0 2	7		•		1215
	312K-0	HN27512-30	INIVIOS	00000 X 0	300]	3011/0 2			•		1215
One Time Electrically Programmable		HN27C101-20			200	1				•	•	1222
		HN27C101-25	}	131072 × 8	250			1		•	•	1222
		HN27C301-20		1010/2 × 0	200			32		•	•	1229
	1M-b	HN27C301-25	CMOS		250		0 5μ/0 1	32		•	•	1229
	I IVI-U	HN27C101-AG	CIVIUS	128k × 8	15/12/10]	υ 5μ/0 1		•			1237
		1111/2/ 0101-AG]	120K X 0	15/12]		L	•	•	•	1237
		HN27C4096	7 F	256k×16 12	12/12/10]		40	•			1247
		1111/2/04090	ь	230K X 10	12/15			44				1247

■ ECL RAM

Level	Total Bit	Type No	Organization (word × bit)	Output	Access Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Pin No	Pacl	kage		jρ	Page
		11040404 40						PIN NO	6	↓	CG	JP	4050
		HM10494-10	16384 × 4		10		0.8	28	•	•	├	<u> </u>	1258
	64k-b	HM10494-12		1	12				•	•	-	-	1258
EO1 401/	1	HM10490-10	65536-1	Open	10		57	22	•	•	-		1263
ECL 10K		HM10490-12			12	-52			•	•	-	_	1263
	256k-b	HM10504-10	65536 × 4	1	10		50	28	<u> </u>	•	├		1267
	256k-b	HM10504-12			12				_	•	_	_	1267
		HM10500-15*3	262144 × 1	1	15		0 52	24	•	_	<u>L</u>		1269
		HM100494-10 ⁻⁴	65536 × 1		10	-45	0 65	28	•	•	_	•	1273
		HM100494-12*4			12				•	•	<u>L</u>	•	1273
	64k-b	HM100490-10			15		1		•	•		•	1277
		HM100490-12			20		0 57	22	•	•		•	1277
		HM100490-15							•	•		•	1277
		HM100504F-10			10		50	28		•			1281
	256k-b	HM100504F-12	00000 X 4	Franklas	12		30	20		•			1281
ECL100K		HM100500-18*3	262144 × 1	Emitter	18		0.5	24/28	•	•	•		1282
		HM101494-10	16384 × 4	1	10		75	28	•	•			1285
		HM101494-12	10304 X 4		12		/5	20	•	•			1285
		HM101490-10		1	10		E7	22	•	•			1289
	64k-b	HM101490-12		1	12	-52	.57	22	•	•	Γ		1289
		HM101504-10	65536 × 1		10	0				•			1293
	1	HM101504-12			12					•			1293
		HM101500-15*3					.50	24		•			1294

Notes) *1 The package codes of G, F and CG and applied to the package material as follows

G, cerdip, F, Flat Package, CG, Ceramic Leadless Chip Carrier

*2 Maintenance Only This device is not available for new application

^{*3} Preliminary
*4 Under Development




Package Information




1

■ PACKAGE INFORMATION


Dual-in-line Plastic



Dual-in-line Plastic




Dual-in-line Plastic



Dual-in-line Plastic







Applicable ICs

Applica	Die 103
DP-16B	HM50256P Series, HM50257P Series, HM51256P Series, HM51256LP Series, HM51258P Series
DP-18B	HM50464P Series, HM50465P Series
DD 100	HM53051P, HM511000AP Series, HM511000SP Series, HM511000HP Series, HM511001AP Series, HM511001SP Series,
DP-18C	HM511002AP Series, HM511002SP Series
typ coyl	HM6168HP Series, HM6168HLP Series, HM6268P Series, HM6268LP Series HM6167P Series, HM6167LP Series,
DP-20N	HM6167HP Series, HM6167HLP Series, HM6267P Series, HM6267LP Series
DD conta	HM514256P Series, HM514256AP Series, HM514256SP Series, HM514256HP Series, HM514258HLP Series,
DP-20NA	HM514258SP Series
DP-22N	HM6287P Series, HM6287LP Series
DP-22NB	HM6288P Series, HM6288LP Series, HM6788P Series, HM6788HP Series, HM6287HP Series, HM6287HLP Series,
DP-22NB	HM6787P Series, HM6787HP Series
DP-24	HM6116P Series, HM6116LP Series, HM6116AP Series, HM6116ALP Series
DP-24A	HM53461P Series, HM53462P Series
DP-24N	HM6116ASP Series, HM6116ALSP Series
DP-24NC	HM6716P Series, HM6719P Series, HM6789P Series, HM6789HP Series, HM6208P Series, HM6208LP Series, HM6208HP Series,
DP-24NC	HM6208HLP Series, HM6708P Series, HM6207P Series, HM6207LP Series, HM6207HP Series, HM6207HLP Series, HM6707P Series
	HM6264P Series, HM6264LP Series, HM6264LP-L Series, HM6264AP Series, HM6264ALP Series, HM6264ALP-L Series,
DD 00	HM62256P Series, HM62256LP Series, HM62256LP-L Series, HM65256AP Series, HM65256BP Series, HM65256BLP Series,
DP-28	HN623257P, HN623258P, HN62321P, HN62321BP, HN62331P, HN62321EP, HN62331EP, HN62321AP, HN62331AP, HN58064P,
	HN58C66P, HN58C256P, HN27128AP, HN27256P, HN27512P
DP-28N	HM6264ASP Series, HM6264ALSP Series, HM6264ALSP-L Series, HM65256ASP Series, HM65256BSP Series,
DP-28N	HM65256BLSP Series, HM63021P Series
DP-32	HM628128P Series, HM628128LP Series, HM658128DP Series, HM65256ASP Series, HM65256BSP Series,
DP-32	HN27C101P Series, HN27C301P Series
DP-40	HN62412P, HN62422P, HN62404P, HN62424P
DP-42	HN62408P, HN624016P

CERDIP



CERDIP Unit: mm (inch) Scale 1/1




Applicable ICs

DG-20N	HM10480-15, HM100480-15
DG-22N	HM10490-15, HM100490 Series
DG-24V	HM10500-15
DG-28	HN27128AG Series, HN27256G Series, HN27C256G Series, HN27C256AG Series, HN27C256HG Series,
DG-28	HN27512G Series
DG-28N	HM10494 Series, HM100494 Series
DG-32	HN27C101G Series, HN27C301G Series
DG-40A	HN27C1024HG Series

● Zigzag-in-line Plastic


Unit: mm (inch) Scale 1/1




Applicable ICs

ZP-16	HM50256ZP Series, HM50257ZP Series, HM51256ZP Series, HM51256LZP Series
	HM514256ZP Series, HM514256AZP Series, HM514256SZP Series, HM514256HZP Series, HM514258AZP Series
ZP-20	HM514258SZP Series, HM511000AZP Series, HM511000SZP Series, HM511000HZP Series, HM511001AZP Series,
	HM511001SZP Series, HM511002AZP Series, HM511002SZP Series
ZP-24	HM53461ZP Series, HM53462ZP Series
ZP-28	HM534251ZP Series, HM534252ZP Series, HM534253ZP Series

● Flat Package




• Flat Packages (continued)




Applicable ICs

FP-24D	HM6116FP Series, HM6116LFP Series
FP-28D	HM6264FP Series, HM6264LFP Series, HM6264LFP-L Series, HM6264AFP Series, HM6264ALFP Series
F P-28D	HM6264ALFP-L Series, HN58C65FP Series, HN58C66FP Series, HN58C256FP Series
	HM6264FP Series, HM6264LFP Series, HM6264LFP-L Series, HM6264AFP Series, HM6264ALFP Series
DD OOD A	HM6264ALFP-L Series, HM62256FP Series, HM62256LFP Series, HM62256SLFP Series, HM65256BFP Series,
FP-28DA	HM65256BLFP Series, HN623257F, HN623258F, HN62321F, HN62321BF, HN62331F, HN62321EF, HN62331EF, HN58C65FP,
	HN58C66FP, HN58C256FP, HN27C256FP
ED and	HM628128FP Series, HM628128LFP Series, HM658128DFP Series, HM658128LFP Series, HM62321AF,
FP-32D	HN62331AF, HN62304BF HN62324BF, HN27C101FP, HN27C301FP
FP-44A	HN62412FP, HN62422FP, HN62404FP, HN62424FP, HN62408FP
FG-20D	HM101500F-15
FG-24A	HM1015WF-15
FG-28D	HM 10049F Series


TSOP Packages



Leadless Chip Carrier




Flat Package (J-bend Leads)



• Flat Packages (J-Bend Leads) (continued)

Unit: mm (inch) Scale 11/2



Applicable ICs

CG-22A	HM6787CG Series, HM100490CG Series
CG-28	HM10490CG-15
CG-28A	HM2144CG Series, HM10480CG-13 HM10I5WCG-15
CG-28B	HM100500CG-18
CP-18	HM50464CP Series, HM50256CP Series, HM50257CP Series, HM51256CP Series, HM51256LCP Series
	HM514256JP Series, HM514256AJP, HM514256SJP Series, HM514256HJP Series, HM514258AJP Series, HM514258SJP Series,
CP-20D	HM511000AJP Series, HM511000SJP Series, HM511000HJP Series, HM511001AJP Series, HM511001SJP Series,
	HM511002AJP Series, HM511002SJP Series
	HM6288JP Series, HM6288LJP Series, HM6289JP Series, HM6289LJP Series, HM6789JP Series, HM6789HJP Series, HM6287HJP
CP-24D	Series, HM6287HLJP Series, HM6787HJP Series, HM6208HJP Series, HM6208HLJP Series, HM6708JP Series, HM6207HJP Series,
	HM6207HLJP Series, HM6707JP Series,
CP-28D	HM624256JP Series, HM534251JP Series, HM534252JP Series, IM534253JP Series
CP-32D	HM624257JP Series, HM624257LJP Series
CP-40D	HM538121JP Series, HM538122JP Series, IIM538123JP Series
CP-44	HM67C932 Series
CP-52	HM62A168 Series, HM62A188 Series

RELIABILITY OF HITACHI IC MEMORIES

1. STRUCTURE

IC memories are basically classified into bipolar type and MOS type and utilized effectively by their characteristics. The characteristic of bipolar memories is high speed but small capacity, instead, MOS memories have large capacity. There are also differences in circuit design, layout pattern, degree of integration, and manufacturing process. These memories have been produced with the standardized concept of design and inspection all through the

processes of designing, manufacturing and inspection.

IC memories are constituted by the unit patterns called cells, which are integrated in high density. The knowhows based on our experience have been applied in every production stage. In addition, reliability has been ensured using TEG (Test Element Group) evaluation. Examples of cell circuits of bipolar and MOS memories are shown in Table 1.


Table 1 Basic Cell Circuit of IC Memories

Classification	Bipolar memory (RAM)	Bipolar memory (PROM)	NMOS memory (Dynamic RAM)	NMOS, CMOS memories (Static RAM)	NMOS memory (PROM)
Application	Buffer memory, control memory of high-speed computer	Microcomputer control use	Main memor microcompu	y of computer, ter memory	For microcomputer control
Example of basic cell circuit		5			

Dies of IC memories are produced in various packages. In this process of packaging, Hitachi has also innovated new techniques and ensured to high level. As packages for IC memories, cerdip (glass-sealed) packages and plastic packages are currently used. Also such packages as LCC (Leadless Chip Carrier) or SOP (Small Outline Package) have been developed for high density packaging. Cerdip packages sealed hermetically are suitable for equipment requiring high reliability. Plastic packages are widely applied to many kinds of equipment. Hitachi plastic packages have been improved the reliability

level as highly as that of the hermetically sealed packages. Table 2 shows the outlines of the Hitachi packages.


• Table 2 IC Memory Package Outline



■ Cerdip (continued)







■ Plastic DIP



• 18 Pin



• 24 Pin









• 24 Pin

• 28 Pin

• 28 Pin







■ Leadless Chip Carrier

• 20 Pin

• 22 Pin

• 24 Pin







■ SOP

• 24 Pin

• 28/32 Pin

■ PLCC

■ SOJ

• 18 Pin

• 20/26/28/32 Pin









2. RELIABILITY

Results of reliability tests are listed below.

2.1 Reliability Test Data on Bipolar Memories

The reliability test data on the bipolar memories are shown in Table 3 and 4. Since they are manufactured under the standardized design rules and quali-

ty control, there is no difference in reliability among the various types. And the larger the capacity is, the higher the reliability per bit becomes.

• Table 3 Results on Bipolar Memory Reliability Test (1)

		HN	110480-15		HM2144CG						
Test item	Test condition	Sam- ples	Total component hours	Fail- ures	Failure rate* (1/hr)	Test condition	Sam- ples	Total component hours	Fail- ures	Failure rate* (1/hr)	
High- temperature (Operating)	<i>Ta</i> =125°C <i>VEE</i> =-5.2V	340	C.H. 3.4×10 ⁵	0	1/h 2.7×10 ⁻⁶	Ta=125°C VEE=-5.2V	120	C.H. 1.2×10 ⁵	0	1/h 7.7×10 ⁻⁶	
High-temp storage	<i>Ta</i> =200°C	351	3.51×10 ⁵	0	2.6×10 ⁻⁵	<i>Ta</i> =200°C	120	1.2×10 ⁵	0	7.7×10 ⁻⁶	

^{*} Confidence level 60%

• Table 4 Results on Bipolar Memory Reliability Test (2)

Test item	Test condition	HM104	480-15	HM2144CG		
rest item	l est condition	Samples	Failure	Samples	Failures	
Temperature cycling	-55°C to +150°C, 10 cycle	160	0	180	0	
Soldering heat	260°C, 10 seconds	35	0	22	0	
Thermal shock	0°C to +100°C, 10 cycles	50	0	50	0	
Mechanical shock	1500G, 0.5ms, Three times each for X, Y and Z	30	0	22	0	
Variable frequency	100 to 200 Hz, 20G, Three times each for X, Y and Z	40	0	22	0	
Constant-acceleration	20000G, 1 minute, each for X, Y and Z	40	0	22	0	

2.2 Reliability test data on Hi-BiCMOS memory

Hi-BiCMOS memory is newly designed based on the latest fine machining technologies ($2m \sim 1m$), which features low electric consumption / high integrity by CMOS and high speed / high drivability by bipolar. This device also attains high speed close to ECL and low electric consumption as CMOS. Input and output level supports both ECL and TTL. Reliability test data of HM100490-15 (64k-words x 1-bit) and HM6788P-25 (16k-words x 4-bits) are

listed in table 5 and table 6.

The above shows the sufficient reliability of high speed Hi-BiCMOS in the normal use with some limitations considered from its own circuit composition. For further information, see each data sheet. Besides the caution points with CMOS and bipolar device, avoid abnormal use as in deformed or slow wave form which causes malfunction and latch up.

Table 5 Results on Hi-BiCMOS Memory Reliability Test (1)

		HM1004	190-15 (Ce	rdip)				HM6788	P-25 (Plas	tic)		
Test item	Test condition	Samples	Total test time	Failures	Failure rate	Test item	Test condition	Samples	Test test time	Failures	Failure rate	Remarks
High- tempera- ture pulse	Ta = 125°C VEE=-4.5V	380	C.H. 3.8×10 ⁵	0	1/h 2.4×10 ⁻⁶	High- tempera- ture pulse opera- tion	Ta = 125°C VCC = 5.0V	420	C.H. 4.2×10 ⁵	1*1	1/h 4.8×10 ⁻⁶	*1 foreign matter
opera- tion	FEE -4.5 V		3.0210		2.1210	Moisture endur- ance	85°C 85%RH 5V	210	2.1×10 ⁵	0	4.8×10 ⁻⁶	
High- temp. storage	Ta=200°C	330	3.3×10 ⁵	0	3.0×10 ⁻⁶	Pressure cooker	121°C100%RH	80	0.16×10 ⁵	0	6.3×10 ⁻⁵	

Table 6 Results on Hi-BiCMOS Memory Reliability Test (2)

T4 !4	Test condition	HM100490-	-15 (Cerdip)	HM6788P-	25 (Plastic)
Test item	Test condition	Samples	Failure	Samples	Failure
Temperature cycling	-55°C ~ -150°C 100 cycles	180	0	180	0
Soldering heat	250°C 10 seconds	22	0	22	0
Thermal shock	0°C ~ 100°C 10 cycles	50	0	50	0
Mechanical shock	1500G, 0.5ms Three times each for X, Y and Z	22	0	_	_
Variable frequency	100 ~ 200Hz, 20G Three times each for X, Y and Z	22	0		-
Constant acceleration	20000G, 1 minute, each for X, Y and Z	22	0	_	_

2.3 Reliability test data on MOS memories 2.3.1 Reliability test data on MOS DRAM and SRAM

Table 7 and table 8 shows the reliability test data on the representative types of 1M DRAM (HM511000/HM514256), 256k SRAM (HM62256) 1M SRAM (HM628128FP).

The life test is performed at high temperature and high voltage to evaluate the reliability of products using fewer samples. All failures are caused in manufacturing process, so we feedback the data into manufacturing process to improve the quality and reliability.

• Table 7 Reliability Data on 1M DRAM

_	Test	HM511000P/HM514256P Series (DIP)				Н	M511000JP/ Series	.		
Test item	condition	Sam- ples	Total test time	Fail- ures	Failure rate* (1/hr)	Sam- ples	Total total time	Fail- ures	Failure rate* (1/hr)	Remarks
High-	125°C/5.5V	300	6.00×10 ⁵	0	1.53×10 ⁻⁶	200	4.00×10 ⁵	0	2.30×10 ⁻⁶	
temperature	125°C/7V	1252	4.50×10 ⁵	1*	4.48×10 ⁻⁶	3186	9.34×10 ⁵	0	9.85×10 ⁻⁷	
pulse operation	150°C/7V	200	4.00×10 ⁵	0	2.30×10 ⁻⁶	200	4.00×10 ⁵	0	2.30×10 ⁻⁶	*1 Oxide film
Moisture endurance	85°C 85% RH 5.5V	420	8.40×10 ⁵	0	1.10×10 ⁻⁶	682	1.36×10 ⁶	0	6.74×10 ⁻⁷	Failure x1
ressure ooker	121°C/100% RH	150	4.50×10 ⁴	0	2.04×10 ⁻⁵	200	6.00×10 ⁴	0	1.53×10 ⁻⁵	

^{*} Confidence level 60%

• Table 8. Reliability Data on 256K and 1M SRAM

			HM62256	FP (S	OP)		HM62812	8FP (S	OP)	
Test item	Test condition	Sam- ples	Total test time	Fail- ures	Failure rate* (1/hr)	Sam- ples	Total total time	Fail- ures	Failure rate* (1/hr)	Remarks
TTimb	125°C/5.5V	3088	3.11×10 ⁶	0	8.88×10 ⁻⁷	1038	1.04×10 ⁶	0	8.86×10 ⁻⁷	
High- temperature	125°C/7V	455	4.55×10 ⁵	0	2.02×10 ⁻⁶	951	5.33×10 ⁵	1*1	3.79×10 ⁻⁶	*1 Foreign x 2
pulse operation	150°C/7V	103	1.00×10 ⁵	1*1	2.02×10 ⁻⁵	80	1.60×10 ⁵	0	5.75×10 ⁻⁶	
Moisture endurance	85°C/85% RH 7V	680	6.80×10 ⁵	0	1.35×10 ⁻⁶	127	2.54×10 ⁵	0	3.62×10 ⁻⁶	*2 Leak × 1
Pressure cooker	121°C/100% RH	320	6.40×10 ⁴	1*2	3.16×10⁻⁵	90	2.70×10 ⁴	0	3.41×10 ⁻⁵	

^{*} Confidence level 60%

2.3.2 Reliability Test Data on EPROM EPROM has two types; conventional EPROM with transparent window and one time programmable ROM (OTPROM) packaged in plastic package. Table

9 shows reliability test data on the representative EPROM types 512k EPROM (HN27512, HN27512P), 1M EPROM (HN27C101, HN27C301).

Table 9. Reliability Data on 512K and 1M EPROM

	_	ŀ	IN27512 (C	erdip/l	Plastic)		HN27C101	/HN27	C301	
Test item	Test condition	Sam- ples			Failure rate* (1/hr)	Sam- ples	Total total time	Fail- ures	Failure rate* (1/hr)	Remarks
High-	125°C/5.5V	200	3.72×10 ⁵	0	2.47×10 ⁻⁶	180	3.24×10 ⁵	0	2.84×10 ⁻⁶	
temperature operation	125°C/7V	530	7.95×10 ⁵	0	1.16×10 ⁻⁶	327	6.54×10 ⁵	0	1.41×10 ⁻⁶	*1 Data
High-	175°C	260	4.91×10 ⁵	0	1.87×10 ⁻⁶	150	7.5×10 ⁵	0	1.23×10 ⁻⁶	dissipation x 49
temperature	200°C	240	3.72×10 ⁵	1*1	5.43×10 ⁻⁶	130	6.49×10 ⁵	1*1	3.11×10 ⁻⁶	
bake	250°C	180	1.89×10 ⁵	7*1	4.44×10 ⁻⁵	110	3.07×10 ⁵	40*1	1.30x40 ⁻⁴	
Moisture endurance	85°C/85% RH 5.5V	290	5.22×10 ⁵	0	1.76×10 ⁻⁶	_	_	-	_	Data of 512K OTPROM
Pressure cooker	121°C/100% RH	50	0.10×10 ⁵	0	9.20×10 ⁻⁵	_	-	-	_	

^{*} Confidence level 60%.

The failure shown in table 9 is due to the data dissipation in memory cells. Getting thermal energy, electrons in memory cells are activated and go through the floating gate. In actual usage, however, it has no problem because this phenomenon dependes on temperature (about 1.0eV of activated energy) greatly. The moisture resistance of OTPROM is also satisfactory.

Table 10 shows the example of PROM derating. When derating, the parameter is generally only the temperature because other operating conditions are specified. Especially to lower the junction temperature during mounting is important for stabilizing the operation relative to access time, refresh time and other characteristics.

• Table 10 Example of HN27C101/HN27C301 Derating

Factor	Temperature		10°		т-			$\overline{}$		l	
Failure criteria	Electrical Characteristics, Function Test		107			A					
Failure mechanism	Increase of leak current and others	(hr)	106								
Results: The result from high te is shown in the right fig	mperature baking of PROM ure.	MITF (10 ⁴	111	2002	7 150 t	ī	30	25C - 25C	5	

Note: Decreasing junction temperature shown in the figure will promise the higher reliability. The junction temperature can be calculated by a formula: $T_j = T_a + \theta_{ja} \cdot P_d$ θ_{ja} in about 100°C/W with no air flow and about 60 to 70°C/W with 2.5 m/s air flow.

2.3.3 Reliability Data on MASK ROM
Table 9 shows the reliability test data on 2M and
4M bit MASK ROM. MASK ROM is patterned ac-

cording to ROM information in manufacturing process, so data dissipation isn't occurred in high temperature like EPROM and EEPROM.

• Table 11. Reliability Data on 2M and 4M MASK ROM

			HN62412	2P (Plas	stic)		HN6240	4P (Pla	stic)	
Test item	Test condition	Sam- ples	Total test time	Fail- ures	Failure rate* (1/hr)	Sam- ples	Total test time	Fail- ures	Failure rate* (1/hr)	Remarks
High-temp.	125°C/5.5V	_	_		-	200	4.0×10 ⁵	0	2.3×10-6	
pulse operaton	125°C/7V	120	1.2×10 ⁵	0	7.67×10 ⁻⁶	300	3.0×10 ⁵	0	3.0×10 ⁻⁶	
Moisture endurance	85°C/85% RH 5.5V	120	1.2×10 ⁵	0	7.67×10 ⁻⁶	120	1.20×10 ⁵	0	7.67×10 ⁻⁶	
Pressure cooker	121°C/ 100% RH	45	2.3×10 ⁴	0	4.1×10 ⁻⁵	45	2.3×10 ⁴	0	4.1×10 ⁻⁵	

^{*} Confidence level 60%.

2.3.4 Reliability Data on MOS Memory (The result of environment test)

Table 12 shows examples of each environment test data. They show good results without any failure even in severe environment.

V_{TH} of MOS transistor is one of the basic process

parameters in MOS memory, which has almost no change using surface stabilization technology and clean process. Figure 4 shows the examples of time changes for 1M DRAM; V_{DD} min. (V_{min}) and access time (t_{BAC}) in high temperature pulse test.

• Table 12 Reliability Data on MOS Memories

Test item	Test condition	HM511000P (DIP)		HM511000JP (SOJ)		HM62256FP (SOP)		HM628128FP (SOP)		EPROM (Cerdip)		
	Test condition	Sam- ples	Fail- ure	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Remarks
Temperature cycling	-55°C to 150°C 10 cycle	3755	0	2786	0	3328	0	710	0	2790	0	
Temperature cycling	-55°C to 150°C 500 cycle	150	0	200	0	482	0	105	0	450	0	
Thermal shock	-65°C to 150°C 15 cycle	77	0	100	0	76	0	77	0	80	0	
Soldering heat	260°C, 10 seconds	22	0	22	0	22	0	22	0	22	0	
Mechanical shock	1,500G, 0.5ms	_	_				-	_	_	38	0	
Variable frequency	100 to 2,000Hz 20G	_	_	_	-	_	_	_	-	38	0	
Constant-acceleration	6000G	_		-		_	-	-	-	38	0	*6,000G

2.4 Change of Electrical Characteristics on IC Memory

The degradation of I_{CBO} and h_{FE} are the main factors of degradation in inner cell transistor of bipolar memory. In actual element designing, how-

ever, it is designed to operate in the range at which no degradation happen. Therefore no change of characteristics including access time are observed. Time dependence in access time for HM10470 are shown in Fig. 1.

Figure 1 Time change in access time for bipolar memory




Figure 2 Time change in access time for Hi-BiCMOS memory

	Example	Example of time change in access time for Hi-Bi CMOS memo
Device name	HM100490	
Test condition	$Ta = 125$ °C, $V_{EE} = -4.5$ V all bit scanning	
Failure criteria	t_{AA} = 15ns	Test Condition 20 V.c. = -4.5V
Failure mechanism	Surface degradation	$70 V_{EE} = -4.5V$ $7a = 25 70$ $7 4_{Verage}$
Results: Access time is stabilize	d.	15 10 10 1,000 1,000 1,000 1,000 1,000 Time thr

Figure 3 Time change in V_{CC} min and t_{AA} for Hi-BiCMOS memory





Figure 4 Time change in V_{DD} min and t_{RAC} for MOS memory




process. Hitachi has improved the process and

performed 100% burn in screening under high tem-

2.5 Failure Mode Rate

Figure 5 and 6 show examples of failure mode happened in users' application. Since IC memories require the finest pattern process technology, the percentage of failures, such as pinholes, defects on photoresist and foreign materials, tends to increase. To eliminate the defects in the manufacturing






Figure 5 Failure Mode Rate of Bipolar Memory




Figure 6 Failure Mode Rate of MOS Memory

3. Reliability of Semiconductor Devices

3.1. Reliability Characteristics for Semiconductor Devices

Hitachi semiconductor devices are designed, manufactured and inspected so as to achieve a high level of reliability. Accordingly, system reliability can be improved by combining highly reliable components along proper environmental conditions. This section describes reliability characteristics, failure types and their mechanisms in terms of devices. First, semiconductor device characteristics are examined in light of their reliability.

- Semiconductor devices are essentially structure sensitive as seen in surface phenomenon. Fabricating the device requires precise control of a large number of process steps.
- (2) Device reliability is partly governed by electrode materials and package materials, as well as by the coordination of these materials with the device materials.
- (3) Devices employ thin-film and fine-processing techniques for metallization and bonding. Fine materials and thin film surfaces sometimes exhibit physically different characteristics from the bulks.

- (4) Semiconductor device technology advances drastically: Many new devices have been developed using new processes over a short period of time. Thus, conventional device reliability data cannot be used in some cases.
- (5) Semiconductor devices are characterized by volume production. Therefore, variations should be an important consideration.
- (6) Initial and accidental failures are only considered to be semiconductor device failures based on the fact that semiconductor devices are essentially operable semipermanently. However, wear failures caused by worn materials and migration should be also reviewed when electrode and package materials are not suited for particular environmental conditions.
- (7) Component reliability may depend on device mounting, conditions for use, and environment. Device reliability is affected by such factors as voltage, electric field strength, current density, temperature, humidity, gas, dust, mechanical stress, vibration, mechanical shock, and radiation magnetic field strength.




Figure 7 Typical failure rate curve

Device reliability is generally represented by the failure rate. 'Failure' means that a device loses its function, including intermittent degradation as well as complete destruction.

Generally, the failure rate of electric components and equipment is represented by the bathtub curve shown in Fig. 7. For semiconductor devices, the configuration parameter of the Weibull distribution is smaller than 1, which means an initial failure type. Such devices ensure a long lifetime unless extreme environmental stress is applied. Therefore, initial and accidental failures can become a problem for semiconductor devices. Semiconductor device reliability can be physically represented as well as statistically. Both aspects of failures have been thoroughly analyzed to establish a high level of reliability.

3.2 Failure Types and Their Mechanisms

3.2.1 Failure physics

Failure physics is, in a broad sense, a basic technology of "physics + engineering". It is used to examine the physical mechanism of failures in terms of atoms and molecules to improve device reliability. This physical approach was introduced to the reliability field with the demand for minimized development cost and period, as technology rapidly developed and system performance increased, requiring more complex and higher levels of reliability. These conditions derived from the development of solid state physics (semiconductor physics) after World War II and associated device development.

Failure physics have been employed to:

- 1) Detect failed devices as soon as possible
- 2) Establish models and equation used for failure prediction
- Evaluate reliability in short periods by accelerated life test

The purpose of the failure physics approach is to

contribute to reliability related fields such as product design, prediction, test, storage and usage by adding physics as a basic technology to conventional experimental and statistical approaches.

3.2.2 Failure types and their mechanism

Device failures are physically discussed in this section. Semiconductor device failures are basically categorized as disconnection, short-circuit, deterioration and miscellaneous failures. These failures and their causes are summarized in Table 11. Typical failure mechanisms are reviewed next.

(1) Surface Deterioration

The pn junction has a charge density of $10^{14} - 10^{20}$ /cm³. If charges exceeding the above density are accumulated on the pn junction surface, particularly adjacent to a depletion layer, electric characteristics of the junction tend to be easily varied. Although the surface of such devices as planar transistors is generally covered with a SiO₂ film and is in an inactive state, the possibility of deterioration caused by surface channels still exists. Surface deterioration depends heavily on applied temperature and voltage and is often handled by the reaction model.

One example of recent failures is surface deterioration caused by hot carriers. Hot carriers are generated when such devices as MOS dynamic RAMs are operated at a voltage near the minimum breakdown voltage BV_{DS} by raising internal voltage and when a strong electric field is established near the MOS device's drain resulting from reduced device geometry from 2 μm to 0.8 μm. Generated hot carriers may affect surface boundary characteristics on a part of the gate oxide film, resulting in degradation of threshold voltage (V_{TH}) and counter conductance (gm). Hitachi devices have employed improved design and process techniques to prevent these problems. However, as process becomes finer, surface deterioration may possibly become a serious problem.

(2) Electrode-related Failures

Electrode-related failures have become increasingly important as multi-layer wiring has become more complicated. Noticeable failures include electromigration and Al wiring corrosion in plastic sealed packages.

(1) Electromigration

This is a phenomenon in which metal atoms are moved by a large current of about 10⁶ A/cm² supplied to the metal. When ionized atoms collide with current of about scattering electrons, an 'electron wind' is produced. This wind moves the



metal atoms in the opposite direction from the current flow, which generates voids at a negative electrode, and hillock and whiskers at an opposite one. The generated voids increase wiring resistance and cause excessive currents to flow in some areas, leading to disconnection. The generated whiskers may cause shortcircuits in multi-metal line.

2 Multi-metal line related failures

Major failures associated with multi-metal line include increased leak currents, shortcircuits caused by a failed dielectric interlayer, and increased contact metal resistance and disconnection between metal wirings.

3 Al line corrosion and disconnection

When Plastic encapsulated devices are subjected to high-temperatures, high-humidity or a bias-applied condition, Al electrodes in devices can cause corrosion or disconnection (Fig. 8). Under high-temperature and high-humidity, corrosions are randomly




Figure 8 Categorized Al corrosion mode

generated over the element surface. However, after an extended period of time, the corrosions have not significantly increased. Accordingly, this failure is possibly due to an initial failure associated with manufacturing. It is also verified that this type of failure can be generated when the adhesion surface between an element and resin is separated or when foreign materials are attached to the element with human saliva. Under a bias-appllied, high-temperature, high-humidity condition, on the other hand, corrosions are generated in higher potential areas while in lower potential areas, grain corrosion occurs. Once this failure occurs in part of a device, the device can become worn out in a relatively short time. This failure proves to depend on the hydro-

scopic volume resistivity of sealed resin. The Al line corrosion mechanism described above is summarized in Fig. 9.




Figure 9 Plastic package cross section and Al corrosion mechanism




Figure 10 An Example of Moisture Resistance by High temp. and High humidity and bias




Figure 11 Relationship between temperature and Time to 1% failure (RH = 85%)

(3) Bonding related failures

① Degradation caused by intermetallic formation Bonding strength degradation and contact resistance increase are caused by compounds formed in connections between Au wire and Al film or between Au film and Al wire. These are the most serious problems in terms of reliability. The compounds are formed rapidly during bonding and are increased through thermal treatment. Consequently, Hitachi products are subjected to a lower-temperature, shorter-period bonding whenever possible.

2) Wire creep

Wire creep is wire neck destruction in an Au ball along an intergranular system occurring when a plastic sealed device is subjected to a long-term thermal cycling test. This failure results from increased crystal grains due to heat application when forming a ball at the top of an Au wire, or from an impurity introducing to the intergranular system. Bonding under usual conditions with no loop configuration failures does not cause this failure unless a severe long-term thermal cycling test is applied. Accordingly, wire creep is not a problem in actual usage.

3 Chip crack

With the increase in chip size associated with the increased number of incorporated functions, more problems have been occurring during assembly, such as chip cracks during bonding. Bonding methods

include Au-silicon eutectic, soldering and Ag-paste. Soldering and Ag-paste exhibit few chip crack problems. For Au-silicon eutectic, in contrast, large stress is applied to a pellet due to its strength and high temperature resistance for attachment, which may result in critical chip defects. Today, the chip destruction limit can be determined by finite-element analysis and by distortion measurement using a fine accuracy gauge. Ideally, Au-silicon eutectic should be evenly applied over the entire surface. However, this is difficult due to the existence of a silicon oxide film on the silicon back surface. Therefore, specifications for Au-silicon eutectic have been established based on stress analysis and thermal cycling test results.

4 Reduced maximum power dissipations

For power devices, heat fatigue due to thermal expansion coefficient mismatch among different materials deteriorates thermal resistance. This results in decreased maximum power dissipations.

(4) Sealing related failures

Hermetic sealing packages, including metal, glass, ceramic, and all other types, have the possibility of the following failures.

- Al line corrosion on the chip surface due to slight moisture and reaction between the different ionized materials.
- 2. Intermittent moving foreign metals short
- Al line corrosion due to extraneous H₂O caused by hermetic failure

Moving foreign matter, even if it is a non-active solid, can be charged up within a cavity during movement, thereby inducing parastic effects and metal shorts. The foreign matter detection method is specified by MIL-STD-883C, PIND (Particle Impact Noise Detection) Test. The PIND test consists of filtering a particle impact waveform (ultrasonic waveform), detecting it with a microphone, and then amplifying.


(5) Disturbance

(1) Electrostatic discharge destruction

Destruction caused by electrostatic discharge is a problem common to semiconductor devices. A recent report introduced three modes of this failure; the human body model, charged device model and field induced model.

The human body is easily charged. A person just walking across a carpet can be charged up to 15000 V. This voltage is high enough to destroy a device. An equivalent circuit of the human body model is shown in Fig. 10. The human body's capacitance Cb and resistance Rb are 100 to 200 pF and 1000 to 2000Ω , respectively. Assuming a body is charged

with 2000V, the dissipated energy is obtained as follows: With a time constant of 10⁻⁷ sec, the dissipated energy is 2 KW, which is enough to destroy a small area of a chip.



 $E = \frac{1}{2} \text{ CbV}^2 = 0.2 \times 10^{-3} \text{ J}$

Figure 12 Equivalent circuit of human body model

In the charged device model, charges are accumulated in a device, not a human body, and discharged through contact resistance during a short time. The equivalent circuit of this model is shown in Fig. 13. Device size and device position relative to GND are important parameters in this model since the model depends on device capacity.

In the field induced model a device is left under a strong electric field or is affected by neighboring high voltage material. Since the capacitor of device or lead of device acts like an antenna, the following cases will possibly cause destruction. 1) a device is incorporated into a high electric field such as a CRT, 2) a device is left under a high-frequency electric field and 3) a device is moved with a container charged at high voltage, such as a tube.




Figure 13 Equivalent circuit of charging model

2 Latch up

Latch up is a problem unique to CMOS devices. This problem is a thyristor phenomenon caused by a parasitic PNP or NPN transistor formed in the CMOS configuration. Latch up occurs when an accidental surge voltage exceeding a maximum rating, a power supply ripple, an unregulated power supply and noise is applied, or when a device is operated from two sources having different set-up voltages. These cases can cause input or output current to flow in the opposite direction from usual flow, which triggers parasitic thyristors. This results in excessive current flowing between a power supply

and ground. This phenomenon continues until the power is off or the flowing current is forced to be reduced to a certain level. Once latch up occurs in an operating device, the device will be destroyed.

Much effort should be made in designing circuits to prevent latch up. Latch up triggering input or output currents start to flow under the following conditions.

Vin < Vcc or Vin < GND for input level

 $\label{eq:Vout} \mbox{Vout} > \mbox{Vcc or Vout} < \mbox{GND for input level} \\ \mbox{Therefore, circuits should be designed so that no} \\$

Therefore, circuits should be designed so that no forward current flows through the input protection diodes or output parasitic diodes.

3 Soft errors

When α particles are generated from uranium or thorium in a package the silicon surface of an LSI chip, electron-hole pairs are formed which act as noise to data lines and other floating nodes, causing temporary soft errors. This phenomenon is shown in Fig. 14. Only electrons from among the electron-hole pairs are only collected to a memory cell. As a result, the cell changes from a state of 1 to 0, which is a soft error.

Hitachi devices have been subjected to simulation and irradiation tests to prevent soft errors. In some cases, organic material, PIQ, is applied to the surface of the device.




Figure 14 Soft error caused by α particles in dynamic memory

Table 13. Failure causes and mechanism

Failure related causes		Failure mechanisms	Failure modes	
Passivation	Surface oxide film, Insulating film between wires	Pin hole, Crack, Uneven thickness, Contamination, Surface inversion, Hot carrier injected	Withstanding voltage reduced, Short, Leak current increased, hFE degraded, Threshold voltage variation, Noise	
Metallization	Interconnection, Contact, Through hole	Flaw, Void, Mechanical damage, Break due to uneven surface, Non-ohmic contact, Insufficient adhesion strength, Improper thickness, Electromigration, Corrosion	Open, Short, Resistance increased	
Connection	Wire bonding, Ball bonding	Bonding runout, Compounds between metals, Bonding position mismatch, Bonding damaged	Open, Short Resistance increased	
Wire lead	Internal connection	Disconnection, Sagging, Short	Open, Short	
Diffusion, Junction	Junction diffusion, Isolation	Crystal defect, Crystallized impurity, Photo resist mismatching	Withstanding voltage reduced, Short	
Die bonding	Connection between die and package	Peeling chip, Crack	Open, Short, Unstable operation, Thermal resistance increased	
Package sealing	Packaging, Hermetic Seal, Lead plating, Hermetic pakage & plastic package, Filler gas	Integrity, moisture ingress, Impurity gas, High temperature, Surface contamination, Lead rust, Lead bend, break	Short, Leak current Increased, Open, Corrosion disconnection, Soldering failure	
Foreign matter	Foreign matter in package	Dirt, Conducting foreign matter, Organic carbide	Short, Leak current increased	
Input/output pin	Electrostatistics, Excessive Voltage, Surge	Electron destroyed	Short, Open, Fusing	
Disturbance	α particle	Electron hole generated	Soft error	
-	High electric field	Surface inversion	Leak current increased	



(6) Fine geometry related problems In response to higher integration requirements for memories and microcomputers, LSI geometry has been reduced in the way of $3 \, \mu \text{m} \rightarrow 2 \, \mu \text{m} \rightarrow 1.3 \, \mu \text{m} \rightarrow 0.8 \, \mu \text{m}$.

However power supply has not been scaled down used for 5V, only line dimensions have been fined increasingly. Problems associated with finer geometry are shown in Table 14.

Table 14. Finer geometry related problems

Item	Problems	Countermeasure		
5V single supply voltage	 Breakdown voltage of gate oxide films SiO₂ defects 	Oxide film formation process improved Cleaning Gettering Screening		
Horizontal dimension reduction	Soft errors by α particles Al reliability reduced CMOS latch up Mask alignment margin reduced Hot carriers	Surface passivation film improved • Metallization improved • Design/layout improved • Process improved		
Vertical & horizontal dimension reduction	Higher breakdown voltage not permitted Electrostatic discharge resistance reduced	Use of low voltage examined • Configuration improved • Protection circuits enhanced		

QUALITY ASSURANCE OF IC MEMORY

1. VIEWS ON QUALITY AND RELIABILITY

Hitachi basic views on quality are to meet individual users' purpose and their required quality level and also to maintain the satisfied level for general application. Hitachi has made efforts to assure the standardized reliability of our IC memories in actual usage. To meet users' requests and to cover expanding application, Hitachi performs the followings;

- Establish the reliability in design at the stage of new product development.
- (2) Establish the quality at all steps in manufacturing process.
- (3) Intensify the inspection and the assurance of reliability of products.
- (4) Improve the product quality based on marketing data.

Furthermore, to get higher quality and reliability, we cooperate with our research laboratories.

With the views and methods mentioned above, Hitachi makes the best efforts to meet the users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Target

Establishment of reliability target is important in manufacturing and marketing as well as function and price. It is not practical to determine the reliability target based on the failure rate under single common test condition. So, the reliability target is determined based on many factors such as each characteristics of equipment, reliability target of system, derating applied in design, operating condition and maintenance.

2.2 Reliability Design

Timely study and execution are essential to achieve the reliability based on reliability targets. The main items are the design standardization, device design including process and structural design, design review and reliability test.

(1) Design Standardization

Design standardization needs establishing design rules and standardizing parts, material, and process. When design rules are established on circuit, cell, and layout design, critical items about quality and reliability should be examined. Therefore, in using standardized

process or material, even newly developed products would have high reliability, with the exception of special requirement on function.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in case of applying new process or new material, we study the technology prior to development of the device in detail.

(3) Reliability Test by Test Site

Test site is sometimes called Test Pattern. It is useful method for evaluating reliability of designing and processing ICs with complicated functions.

- 1. Purposes of Test Site are as follows:
 - Making clear about fundamental failure mode;
 - Analysis of relation between failure mode and manufacturing process condition.
 - · Analysis of failure mechanism.
 - Establishment of QC point in manufacturing.
- 2. Effects of evaluation by Test Site are as follows;
 - Common fundamental failure mode and failure mechanism in devices can be evaluated.
 - Factors dominating failure mode can be picked up, and compared with the process having been experienced in field.
 - Able to analyze relation between failure causes and manufacturing factors,
 - Easy to run tests.

2.3 Design Review

Design review is a method to confirm systematically whether or not design satisfies the performance required including by users, follows the specified ways, and whether or not the technical items accumulated in test data and application data are effectively applied.

In addition, from the standpoint of competition with other products, the major purpose of design review is to insure quality and reliability of the product. In Hitachi, design review is performed in designing new products and also in changing products.

The followings are the items to consider at design review.

- Describe the products based on specified design documents.
- (2) Considering the documents from the standpoint of each participant, plan and execute the subprogram such as calculation, experiments and



- investigation if unclear matter is found.
- (3) Determine the contents and methods of reliability test based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Arrange the preparation for production.
- (6) Plan and execute the sub-programs of design changes proposed by individual specialists, for tests, experiments and calculation to confirm the design change.
- (7) Refer to the past failure experiences with similar devices, confirm the prevention against them, and plan and execute the test program for confirmation of them.

In Hitachi, these study and decision at design review are made using the individual check lists according to its objects.


3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

3.1 Activity of Quality Assurance

The following items are the general views of overall quality assurance in Hitachi;

- Problems is solved in each process so that even the potential failure factors will be removed at final stage of production.
- (2) Feedback of information is made to insure satisfied level of process ability.

As the result, we assure the reliability.



3.2 Qualification

To assure the quality and reliability, the qualification tests are done at each stage of trial production and mass production based on the reliability design described in section 2.


The followings are the views on qualification in Hitachi:

- From the standpoint of customers, qualify the products objectively by a third party.
- (2) Consider the failure experiences and data from

customers.

- (3) Qualify every change in design and work.
- (4) Qualify intensively on parts and materials and process.
- (5) Considering the process ability and factor of manufacturing fluctuation, establish the control points in mass production.

Considering the views mentioned above, qualification shown in Fig. 1 is done.



3.3 Quality and Reliability Control in Mass Production

To assure quality in mass production, quality is controlled functionally by each department, mainly by manufacturing department and quality assurance department. The total function flow is shown in Fig. 2.

3.3.1 Quality Control on Parts and Materials

With the tendency toward higher performance and higher reliability of devices, quality control of parts and materials becomes more important. The items such as crystal, lead frame, fine wire for wire bonding, package and materials required in manufacturing process like mask pattern and chemicals, are all subject to inspection and control.

Besides qualification of parts and materials stated in 3.2, quality control of parts and materials is defined in incoming inspection. Incoming inspection is performed based on its purchase specification, drawing and mainly sampling test based on MIL-STD-105D. The other activities for quality assurance are as follows.

Table 1. Quality Control Check Points of Parts and Material (example)

Material, Parts	Important Control Items	Point for Check
	Appearance	Damage and Contamina- tion on Surface
Wafer	Dimension Sheet Resistance Defect Density Crystal Axis	Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine	Appearance	Contamination, Scratch,
Wire for Wire Bonding	Dimension Purity Elongation Ratio	Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Characteristics Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance Mechanical Strength
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics

- (1) Technology Meeting with Vendors
- (2) Approval and Guidance of Vendors
- (3) Analysis and tests of physical chemistry.

The typical check points of parts and materials are shown in Table 1.

3.3.2 Inner Process Quality Control

To control inner process quality is very significant for quality assurance of devices. The quality control of products in every stage of production is explained below. Fig. 3 shows inner process quality control.

(1) Quality Control of Products in Every Stage of Production

Potential failure factors of devices should be removed in manufacturing process. Therefore, check points are set up in each process so as not to move the products with failure factors to the next process. Especially, for high reliability devices, manufacturing lines are rigidly selected in order to control the quality in process. Additionally we perform rigid check per process or per lot, 100% inspection in proper processes so as to remove failure factors caused by manufacturing fluctuation, and screenings depending on high temperature aging or temperature cycling. Contents of controlling quality under processing are as follows:

- Control of conditions of equipment and workers and sampling test of uncompleted produsts.
- Proposal and execution of working improvement.
- Education of workers
- · Maintenance and improvement of yield
- Picking up of quality problems and execution of countermeasures toward them.
- · Communication of quality information.
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing facilities have been developed with the need of higher devices in performance and the automated production. It is also important to determine quality and reliability.

In Hitachi, automated manufacturing is promoted to avoid manufacturing fluctuation, and the operation of high performance equipment is controlled to function properly.


As for maintenance inspection for quality control, daily and periodically inspections are performed based on specification on every check point.

As for adjustment and maintenance of measuring equipment, the past data and specifications are clearly checked to keep and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-material.

Quality and reliability of devices are affected especially by manufacturing process. Therefore, we thoroughly control the manufacturing circumstances such as temperature, humidity, dust, and the sub-materials like gas or pure water used in manufacturing process.

Dust control is essential to realize higher integration and higher reliability of devices. To maintain and improve the clearness of manufacturing site, we take care buildings, facilities, air-conditioning system, materials, clothes and works. Moreover, we periodically check on floating dust in the air, fallen dust or dirtiness on floor.



Quality Assurance of IC Memory

3.3.3 Final Tests and Reliability Assurance


(1) Final Tests

Lot inspection is done by quality assurance department for the product passed in 100% test in final manufacturing process. Though 100% of passed products is expected, sampling inspection is subjected to prevent mixture of failed products by mistake.

The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Our lot inspection is based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability, the reliability tests are performed periodically, and performed on each manufacturing lot if user requires.



1. INSPECTION METHOD

Compared to conventional core memories, IC memories contain all peripheral circuits, such as the decoder circuit, write circuit and read circuit. As a result, assembly and electrical inspection of ICs are all performed by IC manufacturers. Consequently, as the electrical inspection of IC memories are becoming more systematic, conventional IC inspection facilities are becoming useless. This has led to the development and introduction of a memory tester with pattern generator to generate the inspection pattern of the memory IC at high speed. A function test for such as TTL gates can be performed even by a simple DC parameter facility. However, when the address input becomes multiplexed as in 16K, 64K and 256K memory, even the generation of the function test pattern becomes a serious problem.

In the memory IC inspection, its quality cannot be judged by DC test on external pins only, because the number of the element such as transistor which can be judged in the DC test is only 1/1000 of all elements. The followings are the address patterns proposed to inspect whether the internal circuits are functioning correctly.

- (1) All "Low", All "High"
- (2) Checker Flag
- (3) Stripe Pattern
- (4) Marching Pattern
- (5) Galloping
- (6) Waling
- (7) Ping-Pong

Those are not all, but only representative ones. There are the pattern to check the mutual interference of bits and the pattern for the maximum power dissipation. Among the above mentioned patterns, those of (1) to (4) are called N pattern, which can check one sequence of N bit IC memory with the several times of N patterns at most. Those of (5) to (7) are called N² pattern, which need several times of N² patterns to check one sequence of N bit IC memory. Serious problem arises in using N² pattern in a large-capacity memory. For example, inspection of 16K memory with galloping pattern takes a lot of time - about 30 minutes. (1), (2) and (3) are rather simple and good methods, however, they are not perfect to find any failure in decoder circuits. Marching is the most simple and necessary pattern to check the function of IC memories.

2. MARCHING PATTERN

The marching pattern, as its name indicates, is a pattern in which "1"s march into all bits of "0"s. For example, a simple addressing of 16 bit memory is described below.

- (1) Clear all bits See Fig. 1 (a)
- (2) Read "0" from 0th address and check that the read data is "0". Hereafter, "Read" means "checking and judging data"
- (3) Write "1" on 0th address. See Fig. 1(b)
- (4) Read "0" from 1st address.
- (5) Write "1" on 1st address.
- (6) Read "0" from nth address.
- (7) Write "1" on nth address See Fig. 1(c)
- (8) Repeat (6) to (7) to the last address. Finally, all data will be "1".
- (9) After all data become "1", repeat from (2) to (8) replacing "0" and "1".

In this method, 5N address patterns are necessary for the N-bit memory.




Figure 1 Addressing method of for 16 bit memory in the Marching pattern

APPLICATION

1. Static RAM

1.1. Static RAM Memory Cell

The static RAM memory cell consists of flip-flops organized as 4 NMOS transistors and 2 load resistors as shown in figure 1-1. The data in the cell can be retained as long as power is supplied, and read out without being destroyed.




Figure 1-1. Static RAM Memory Cell

1.2. Data Retention Mode and Battery Back-up System

The data in RAM is destroyed at power off. However, CMOS static RAM has a data retention mode. In this mode, power consumption at standby is extremely low and supply voltage can be reduced to 2 V. So, it enables a battery back-up system to retain data during power failure.

Data Retention Mode: The important point in designing a battery back-up system is the timing relation between the memory power supply during the change (ordinal source → battery) and the chip select signal. If the timing for the change is missed, the data in memory might be destroyed.

Figure 1-2, shows the timing for switching the power supply. The following explains the technical terms related to the data retention mode.




Figure 1-2. Timing for Battery Back-up Application

Data retention mode: The period that the power supply voltage is lower than the specified operation voltage. During this period, memory must be kept in non-select condition (e.g. $\overline{CS} = V_{DR} - 0.2V$).

 t_{CDR} (time for chip select to data retention): The minimum time needed to change from operating mode to data retention mode. Normally 0 ns.

 t_R (Operation recovery time): The minimum time needed to change from data retention mode to operating mode. Normally, it is the same as the cycle time of the memory.

 V_{DR} (data retention voltage): The voltage applied in data retention mode. Normally, the minimum supply voltage needed to retain memory data is 2 V. I_{CCDR} (data retention current): The current consumption in data retention mode. It depends on memory power supply voltage and ambient temperature. It is specified at supply voltage (V_{DR}) = 3.0 V

Battery Back-up System: battery back-up sequence is described in the following:

- External circuit detects failure of system power supply.
- 2. External circuit changes RAM to standby mode.
- External circuit separates RAM from system power supply.
- External circuit switches to Back-up power supply.




Figure 1-3. Example of Battery Back-up System

The control circuit detects the power failure and cuts off the power after switching memories to standby mode. On recovery, it confirms power supply and after some delay, returns memories to operating mode. The memory control signals depend on the types of memories used in the system.

- * Using memory with only one \overline{CS} . NAND signal between the control signal and chip select signal should be connected to \overline{CS} . As the level of \overline{CS} in data retention mode must be higher than $V_{DR} = 0.2V$, the power supply for this NAND gate must either be shared with the memory power supply, or be pulled up to the memory power supply.
- * Using memory with two CS. Basically, the signals are the same as mentioned above. In general use, two pins should be used for the control signal and the chip select signal respec-

- tively. \overline{CS} , which can intercept current path of other pins in the input buffers, is for control signal input of data retention mode.
- * Using memory with \overline{CS} and CS. As CS selects the chips at high level, it is better to use CS than \overline{CS} as control signal input for data retention mode. As soon as power down is detected, signals should be brought to low level. So a pull-

up to the memory power supply level is not needed and circuit organization is simplified.

Figure 1-4 shows an example of a battery back-up system circuit. Hitachi recommends using CMOS logic for gate G_1 in control circuit and memory V_{CC} . The low V_{CE} transistor Q_1 is required to switch regulating circuit from system power supply to back-up power supply.




Figure 1-4. Example of Battery Back-up System Circuit

2. Pseudo-Static RAM

2.1 Pseudo-Static RAM Features

A new type of memory, pseudo-static RAM has been developed providing the advantages of dynamic RAM (low cost, high density), and static RAM (easy usage). IC memory consists of memory cells for data storage, and input/output circuits for interfacing to the external circuits. PSRAM provides the memory cell and peripheral circuits of DRAM and the external control circuits, which includes a part of the refresh control circuits not provided by dynamic RAM, and interface circuits similar to that of static RAM, on a chip, as shown in table 2-1. Address input is not multiplexed and data input/output is byte-wide like standard static RAM. With PSRAM x 8 organization, medium density memory system can be designed easily. PSRAM provides address refresh, automatic refresh and self refresh.

Figure 2-1 shows examples of system design using PSRAM and DRAM. Using PSRAM, the circuits

Table 2-1. PSRAM Features


SRAM	PSRAM	DRAM
4 Tr + 2 R	1 Tr	+ 1 C
x1, x4, x8	x8	x1, x4
Single Address		Multiplexed Address
Nor Necessary Necessary		essary
Simple Complexed		
	4 Tr + 2 R x1, x4, x8 Single A Nor Necessary	4 Tr + 2 R 1 Tr x1, x4, x8 x8 Single Address Nor Necessary Necessary

interfacing CPU to DRAM can be drastically reduced.

Figure 2-2 shows block diagram of pseudo static RAM.

2.2. 1 Mbit Pseudo-Static RAM Function

Read/Write Cycle: Figure 2-3 and figure 2-4 show the timing chart for the read/write cycle of 1 Mbit pseudo-static RAM HM658128. The HM658128






Figure 2-1. System Organization




Figure 2-2. Block Diagram (PSRAM)

can perform 2 types of access in a read cycle, $\overline{\text{CE}}$ access (Figure 2-3 (a)) and $\overline{\text{OE}}$ access figure 2-3 (b)). It writes the data at the rising edge of $\overline{\text{WE}}$ (figure 2-4 (a)) or at the rising edge of $\overline{\text{CE}}$ (figure 2-4 (b)). The $\overline{\text{CS}}$ pin should be brought high when the address is latched at the falling edge of $\overline{\text{CE}}$ in the read/write cycle. The HM658128 has no $\overline{\text{OE}}$ specification at the falling edge of $\overline{\text{CE}}$ as it provides both $\overline{\text{OE}}$ pin and $\overline{\text{RFSH}}$ pin.





Figure 2-3. Read Cycle



CS Standby Mode: The HM658128 enters CS standby mode for one cycle if CS turns to low at the falling edge of \overline{CE} (figure 2-5).



CE Standby

Figure 2-5. CS Standby Mode

Figure 2-4. Write Cycle

Address Refresh: Address refresh mode performs refresh by access to row address $(A0-A8)\ 0-511$ sequentially within 8 ms, as shown in figure 2-6 (in

distributed mode). In this mode, CS should be high at falling edge of $\overline{\text{CE}}$.




Figure 2-6. Address Refresh

Automatic Refresh: The HM658128 goes to automatic refresh mode if $\overline{\text{RFSH}}$ falls while $\overline{\text{CE}}$ is high and it is kept low for more than 180 ns.

It is not required to input the refresh address from

address pins A0 - A8, as it is generated internally. Figure 2-7 shows the timing chart for distributed refresh. In automatic refresh mode, the timing for only \overline{CE} and \overline{RFSH} are specified.




Figure 2-7. Automatic Refresh

Self Refresh: Self refresh mode performs refresh at the internally determined interval. The HM658128 enters the mode when the internal refresh timer is enabled by keeping \overline{CE} high and \overline{RFSH} low for more than 8 μ s (figure 2-8).






Figure 2-8. Self Refresh

Considerations on Using HM658128: The following should be considered when using the HM658128.

- Data retention. The HM658128 can retain the data with a battery (but not for long time). The HM658128L, low power version, offers typical self-refresh or standby current of 100μA.
 - A 1-Mbyte system (using eight HM658128Ls) can retain the data for about 1.5 months with battery of 100 mAh current. V_{CC} = 5 V \pm 10% must be maintained for data retention.
- Power on. Start HM658128 operation by executing more than eight initial cycles (dummy cycles) more than 100 μs after power voltage reaches 4.5 V — 5.5 V after power on.
- Bypass capacitor. Hitachi recommends inserting 1 bypass capacitor per RAM.

2.3 Pseudo-Static RAM Data Retention

PSRAM with self refresh retains data $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are fixed for more than defined period. The following explains considerations for PSRAM data retention.

First, PSRAM cannot retain the data at low supply voltage.

They employ 1 MOS type memory cell as shown in figure 2-9. The charge is stored on the capacitor C as memory data. The data 1, written at low supply




Figure 2-9. Memory Cell of PSRAM

voltage, cannot be read as 1 at high supply voltage. Figure 2-10 indicates the operation voltage for self refresh and subsequent read of PSRAM. If the data is read out at more than 5 V of V_{CC} , for example, after self refresh is performed at $V_{CC} = 3.7$ V, it is destroyed.

PSRAM must be used at supply voltage from 4.5V to 5.5V.

Second self refresh current increases at low supply voltage.




Figure 2-10. PSRAM Operating Voltage

PSRAM provides the voltage level detector circuit to reduce self refresh current. However, it should be noted that the circuit increases the current with low supply voltage in self refresh (figure 2-11). Self refresh current also increases at low temperature (figure 2-12).




Figure 2-11. Self Refresh Current vs. Voltage




Figure 2-12. Self-Refresh Current vs Temperature

Please use PSRAM within the recommended operation range (V_{CC} more than 4.5 V, temperature more than 0°C) for data retention, especially using a battery.

3. Video RAM

3.1. Multiport Video RAM

Figure 3-1 shows general idea of video RAM. Multiport video RAM provides an internal data register (SAM) with the memory (RAM). Both of them can be accessed asynchronously. Effective graphic display memory is realized by using the random port of the RAM part for graphic processor drawing and the serial port of the SAM part for CRT display.




Figure 3-1. General Idea of Multi-port Video RAM

Figure 3-2 shows the block diagram of the 256-kbit multiport video RAM HM53461, and table 3-1

shows the operation modes of the HM53461.




Figure 3-2. Block Diagram of HM53461

The operation modes shown in table 3-1 are described as follows.

Table 3-1. Operation Modes of HM53461

A	At the falling edge of RAS		S	DAM mada	SAM modes		
CAS	DT/OE	WE	SOE	RAM modes	SI/O direction	Notes	
Н	Н	Н	Х	Read/write	Sin/Sout	1, 2, 3	
Н	Н	L	X	Temporary write mask data program	Sin/Sout	1, 2, 3	
Н	L	Н	Х	Read transfer	Sout	2	
Н	L	L	L	Write transfer	Sin		
H	L	L	Н	Pseudo transfer	Sin		
L	X	X	X	CBR refresh	Sin/Sout	1,2	

H: High

L: Low

X: Don't Care

Notes: 1. Transfer cycle executed previously defines SI/O direction.

SI/O is in high impedance state with SOE high, even if the direction is Sout.

 The HM53461 starts write operation if WE is low at the falling edge of CAS or become low between the falling edge of CAS and the rising edge of RAS.



Read/Write Operation: Read/write is performed on the random port in the same sequence as for a dynamic RAM (figure 3-3). The HM53461 starts the read operation with $\overline{\text{WE}}$ high and the write operation at the falling edge of $\overline{\text{WE}}$.




Figure 3-3. Read/Write Operation

Temporary Write Mask Set and Temporary Masked Write Operation: The HM53461 provides temporary masked write operation which inhibits to write data bit-by-bit (write mask) during one RAS cycle. Temporary write mask set function defines the bits to be inhibited (figure 3-4). This operation puts the data on I/O1 — I/O4 into the internal temporary write mask register. When 0 is programmed to the register, writing to the corresponding bit is inhibited.

The temporary write mask register is reset at the rising edge of \overline{RAS} .




Figure 3-4. Temporary Masked Write Operation

Read Transfer Operation: In this cycle, the HM53461 transfers the data of one row in RAM (1024 bits), which address is specified at the falling edge of RAS, to SAM (figure 3-5). The start address in SAM can be programmed at the falling edge of CAS in this cycle. After data transfer, the serial port turns to serial read mode at the rising edge of DT/OE.




Figure 3-5. Read Transfer Operation

Write Transfer Operation: In this cycle, the HM53461 transfers the data in the SAM data register (1024 bits) to one row in RAM, which address is specified at the falling edge of RAS (figure 3-6). The start address in SAM can be programmed in this cycle. After data transfer, serial port turns to serial write mode.




Figure 3-6. Write Transfer Operation

Pseudo Transfer Operation: This operation switches the serial port to serial write mode (figure 3-7). It does not perform data transfer between RAM and SAM. SAM start address can be programmed in this cycle.




Figure 3-7. Pseudo Transfer Operation

CAS-Before-RAS Refresh Operation: The HM53461 performs refresh by using the internal address counter in this operation (figure 3-8).




Figure 3-8. CAS-Before-RAS Refresh

Serial Read/Write Operation: The HM53461 reads/ writes the contents of the SAM data register in serial at the rising edge of SC (serial clock input) (figure 3-9). The address for serial access is generated by the internal address pointer, independently of random port operation. It should be considered that serial access is restricted in transfer cycles. The SAM, employing static-type data registers, requires no refresh.




Figure 3-9. Serial Read/Write Operation

The HM53462 is a multiport video RAM, adding logic operation capability to the advantages of HM53461.

Figure 3-10 shows the block diagram. Table 3-2 describes the operation modes.




Figure 3-10. Block Diagram of HM53462

Table 3-2. Operation Modes of HM53462

A	At the falling edge of RAS		DAM made.	SAM m	SAM modes		
CAS	DT/OE	WE	SOE	RAM modes	SI/O direction	Notes	
Н	Н	Н	x	Read/write	Sin/Sout	1, 2, 3	
Н	Н	L	х	Temporary masked write	Sin/Sout	1, 2, 3	
Н	L	Н	Х	Read transfer	Sout	2	
Н	L	L	L	Write transfer	Sin		
Н	L	L	Н	Pseudo transfer	Sin		
L	X	X	X	CAS-before-RAS refresh	Sin/Sout	1,2	
L	х	L	х	Logic operation program (CBR Refresh)	Sin/Sout	1,2	

H: High

L: Low

X: Don't Care

Notes: 1. Transfer cycle previously executed defines SI/O direction.

2. SI/O is in high impedance with SOE high, even if SI/O direction is Sout.

HM53462 writes if WE is low at the falling edge of CAS or becomes low between the falling edge of CAS and the
rising edge of RAS.

Logic Operation Programming: This function programs a logic operation (figure 3-11). The logic operation is available until re-programmed or reset. In logic operation mode, HM53462 performs readmodify-write internally when data is written into random port. The result of the logic operation between memory data and written data is put into the address from which the memory data is transferred.

In the logic operation programming cycle, the mask register, which differs from the temporary mask register, is also programmed. It is available until reprogrammed.




Figure 3-11. Logic Operation Programming

Notes: Notes on using HM53461/HM53462 are as follows.

- Dummy RAS cycle. Devices should be initialized by 8 dummy RAS cycles (minimum) before access to random port. Refresh cycle can be inserted for initialization. It is recommended that the system be initialized by dummy RAS cycle in the automatic reset time of the processor.
- Bypass capacitor. One bypass capacitor should be inserted between V_{CC} and V_{SS} to each device.
 The V_{CC} pin should be connected to the capacitor by the shortest path. A capacitor of several µF is suitable.
- Negative voltage input. Negative polarity input level to input pin or I/O pin should be under -1
 V. In this range, it has no effect on device characteristics or RAM/SAM data retention.
- Initialization of logic operation mode (HM53462). The logic operation programming cycle should be executed before access to the random port to initialize logic operation mode after power on. At this time, the operation codes (0101) and all 1 write mask data are recommended.

3.2. Line Memory

Hitachi has produced a line memory for line buffers with simple circuits, providing specific functions as described below.

The line buffer can improve picture quality by storing 1 horizontal line data. It has following features.

- Capacity to store 1 horizontal line data
- High-speed operation matching the sampling speed of PAL TV signal (4 fsc/8 fsc) or NTSC TV signal (4 fsc/8 fsc).

 Separate data inputs/outputs and capability of serial data inputs and outputs.

The conventional line buffer composed of high speed static RAMs requires separate input/output for double buffer organization. It also requires interleaving for high speed operation, matching 4 fsc/8 fsc, where fsc is the subcarrier frequency. In addition, external circuits are needed for serial address scan.

The line memory provides all of these functions. Figure 3-12 shows the standard organization of a conventional memory buffer and figure 3-13 shows the block diagram of line memory.




Figure 3-12. Standard Organization of Conventional Line Buffer




Figure 3-13. Block Diagram of Line Memory

The Hitachi HM63021 is a 2048-word x 8-bit line memory storing 2 horizontal lines of data.

It has five different modes for various video graphic system applications. It realizes high speed operations for PAL and NTSC TV signals, and dissipates little power employing 1.3 μ m CMOS technology and static-type memory cells.

The features of the HM63021 are described as follows:

- Five modes for various video graphic system applications
 - Delay line mode
 - Alternate 1H/2H delay mode
 - TBC (Time-Base Corrector) mode
 - Double speed conversion mode
 - Time-base compression/expansion mode
- High speed cycle time
 - HM63021-34: 34 ns min (corresponds to 8 fsc of NTSC TV signal)
 - HM63021-28: 28 ns min (corresponds to 8 fsc of PAL TV signal).

Line memory in the system using digital signal processing technologies offers following applications:

- 1. comb filter
- 2. double-speed conversion (non-interlace)
- 3. compression/expansion of graphics (picture-in-picture)
- 4. dropout canceller
- 5. time-base corrector
- 6. noise reducer

4. Dynamic RAM

4.1. Dynamic RAM Memory Cell

The dynamic RAM memory cell consists of 1 MOS transistor and 1 capacitor, as shown in figure 4-1. It detects the data in the cell (1 or 0) by the charge stored in capacitor. Dynamic RAM offers higher density than that of static RAM because of fewer components per chip.

However, Dynamic RAM must rewrite data, called refresh, in a defined cycle because the charge stored in the capacitor leaks.



Figure 4-1. Memory Cell of Dynamic RAM


4.2. Power On Procedure

After turning on power, to set the internal memory circuitry, hold for more than 100 μ s, then apply eight or more dummy cycles before operation. The dummy cycle may be either a normal read/write cycle or a refresh cycle. When using an internal refresh counter, eight or more CAS before RAS refresh cycles are required as dummy cycles.


4.3 Address Multiplexing


Dynamic RAMs are used to increase capacity because of their smaller cell area. In using dynamic RAMs in systems, however, it is desirable to increase the memory density by using smaller packages. To reduce the number of pins and the package size, address multiplexing is used.

Using a 1-Mbit dynamic RAM, 20-address signals are necessary to select one of 1.048.576 memory cells. Address multiplexing allows address signals to be applied to each address pin. Thus only 10-address input pins are required to select one of 1048,576 addresses. Multiplexed address inputs are latched as follows: RAS (Row Address Strobe) selects one of word lines according to the row address signal, and one of column decoders is selected by CAS (column address strobe) following column address signal. Although two extra signals, RAS and CAS, are required, the number of address pins is reduced to half. Figure 4-2 shows the pin arrangement, address latch waveform, and the block diagram of address-multiplexed 1-Mbit dynamic RAM. Systems need an address multiplexer in order to latch the multiplexed address signals into the device.









(c) Block diagram of Address Multiplexing

Figure 4-2 Address Multiplexing of Dynamic RAMs

4.4. Dynamic RAM Function

Figure 4-3 shows the normal function of Dynamic RAM




Figure 4-3 Normal Function of Dynamic RAM

Read Cycle: In the read cycle, a row address is latched at the falling edge of \overline{RAS} , and a column address is latched at the falling edge of \overline{CAS} after the \overline{RAS} falling edge. If \overline{WE} is high, the data is read out from Dout with the access time of t_{CAC} (Access time from \overline{RAS}).

The t_{RCD} maximum (\overline{RAS} to \overline{CAS} delay time) is specified only to guarantee the specified minimum values of other timings such as the cycle time, $\overline{RAS}/\overline{CAS}$ pulse width. Therefore, when using these

timings with more than the specified minimum value, there is no need to limit the t_{RCD} to the specified maximum value.

Write Cycle: Dynamic RAM provides two write cycle modes: early write cycle and delayed write cycle. In the early write cycle, when \overline{WE} is low, data is written into Din at the falling edge of \overline{CAS} . In delayed write cycle, when \overline{WE} is high, data is written into Din at the falling edge of \overline{WE} after \overline{CAS} falling.

Read-Modify-Write Cycle: The read-modify-write



cycle is initiated by taking \overline{WE} high. Data is read out from Dout at the falling edge of \overline{CAS} with \overline{WE} high. Then, when \overline{WE} goes low, data is written into the same address from Din in the same cycle.

The cycle time in the read-modify-write mode (t_{RWC}) is longer than the cycle time in read/write mode (t_{RC}) .

4.5 High Speed Access Mode

Dynamic RAM access time is typically longer than that of static RAMs. To realize higher speed operation, they have high speed access modes.

The read operation in dynamic RAM is performed as follows:

When a word line is selected by row address, all data in the memory cells connected to the selected word line is transferred to sense amplifiers. One of these sense amplifiers is selected by the column address, and its contents are output.

The output of data from other sense amplifiers is controlled only by the column address.

Access controlled only by column address with the row address fixed is called high speed access mode.

Table 4-1 compares each mode.

Page Mode: This is the most typical access mode in dynamic RAM. The column address is switched synchronized with CAS falling.

Nibble Mode: In a nibble mode dynamic RAM.




Table 4-1. Comparison of Dynamic RAM High Speed Access Modes

data from 4 sequential addresses is stored in the 4-bit output latch circuits. Output is provided by the $\overline{\text{CAS}}$ signal, which controls the latch circuits.

When 4 addresses are accessed sequentially, the row addresses on and after second bit need not be selected. Therefore, it facilitates the timing design. In nibble mode, the operation is limited to 4 addresses, however, it enables faster access (t_{NAC}) than that in page mode.

Static Column Mode: In static column mode, the column address is switched without the synchronized signal by high-speed static RAM technology in the peripheral circuits.

High Speed Page Mode: This mode is the advanced mode of static column mode, with $\overline{\text{CAS}}$ providing the address latch function.

4.6 Refresh

dynamic RAM.

Refresh operation is performed by accessing every word line within the specified time (refresh cycle). Table 4-2 compares the following refresh modes in

RAS Only Refresh: In RAS only refresh mode, refresh can be completed by selecting only row addresses synchronized with RAS.

CAS Before RAS Refresh: This mode refreshes by the CAS falling edge before RAS in the period defined by the internal refresh address generator. This mode simplifies the external address multiplexer.

Hidden Refresh: In hidden refresh, CAS before RAS refresh is performed while output data is valid.




Table 4-2. Comparison of Dynamic RAM Refresh Modes

5. EEPROM

5.1. EEPROM Memory Cell

EEPROM is electrically erasable and programmable ROM, which can be erased or written remotely while the system is in operation.

The Hitachi EEPROM memory cell is MNOS (Metal Nitride Oxide Semiconductor) type, as shown in figure 5-1.

An MNOS memory cell consists of two layers of oxide film and nitride film. The thickness of oxide film is about 20 Å and that of nitride film is 300 to 500 Å. There are traps in the boundary of the oxide and nitride films to catch electrons. Electrons move by the tunneling phenomenon between the substrate and traps.




Figure 5-1. MNOS Type Memory Transistor

5.2. 64-kbit CMOS EEPROM Function

Page Write Function: The 64-kbit HN58C65 can latch 32 bytes (max) and write them in one write cycle. Writer cycle time is specified as 10 ms (max.). The effective byte write speed of HN58C65 in page write mode is:

10 ms/32 bytes = 0.31 ms/byte

Thus it takes only 2.56 seconds to write the whole HN58C65. Figure 5.2 shows internal operation. The following describes operation sequence:

- 32-byte memory cell data at the row address selected by address pins A5 – A12 is latched.
- Latched data at the column address specified by address pins A0 — A4 is altered with write data, which is put into Din buffer from I/O pins I/O0 — I/O7.

The 32 bytes (max) of latched data are altered by repeating this operation 32 times.

- 32-bytes memory cell data in the selected row
 are erased (All 1).
- 4. Latched data is written into the selected row (3).
- CPU acknowledges the completion of write cycle by the internal timer. The HN58C65 provides RDY/BUSY and Data polling to indicate the write completion.




Figure 5-2. HN58C65 Page Write

Internal Timer: The HN58C65 indicates the completion of data write to the CPU by using the internal timer. The HN58C65 enters next cycle as soon as detecting the completion of write. This function offers high system throughput as the CPU can access other devices during write cycle. The HN58C65 has two functions, RDY/Busy and Data polling, to indicate the completion of data write.

The RDY/Busy approach indicates the completion of data write by using pin 1. It is low when the HN58C65 is in data write operation (Busy) and turns to high impedance state at the end of data write (RDY). RDY/Busy pin should be pulled up as it uses open drain output. The RDY/Busy pins can be wired-OR when using several HN58C65s.

The Data polling approach, implemented by software, indicates the completion of data write through pin 19 (I/O7). While the data write is not completed, I/O7 shows the inverted data of what was written in the last cycle. In using this approach, RDY/Busy pin should be opened or grounded. The Data polling approach can acknowledge the completion of data write in an individual HN58C65, even if several HN58C65s are used in the system.

Data Protection: EEPROM performs data write with a higher voltage (V_{PP}) than power supply voltage (V_{CC}). The HN58C65 internally generates V_{PP} by a high voltage generator with the combination of control pins (\overline{CE} , \overline{OE} , \overline{WE}). It supports the following functions to avoid accidental data write (data protection).

- Data protection against the noise on the control pins (CE, OE, WE) during operation.
- Data protection against the noise at power-on/ power-off.



6. EPROM/OTPROM

6.1. EPROM Programming

Figure 6-1 shows the sectional structure of an EPROM memory cell. The upper gate, one of the gates made of two-layered polycrystalline silicon, is called the control gate and is connected to a word line. The lower layer is called the floating gate and is not connected. This memory cell is programmed as follows: With substrate and source grounded. apply high voltage between drain and control gate. Then, an electric potential incline occurs between source and drain so that intensity of the electric field becomes high near the drain. Because of this electric field, electrons are accelerated and so-called hot electrons are generated, which jump over the energy barrier of SiO₂ film. Hot electrons are pulled by the electric potential of the control gate and pour into the floating gate. Electrons stored in the floating gate remain stable, as they fall into a well surrounded by an energy barrier of SiO₂ film. Therefore, it is evident that the quality of SiO₂ film surrounding the floating gate is essential for good data retention characteristics. To keep data retention in the 5- or 10-year range, high quality SiO₂ film is needed.

Figure 6-2. shows the fundamental characteristics of the EPROM transistor. While $I_{\rm D}$ in a non-programmed transistor begins to flow with ${\rm V_G}$ of about 1V, the current in a programmed transistor does not flow until ${\rm V_G}$ rises to 7 V - 10 V. Therefore, if the voltage of word line applied to the control gate is about 5 V in readout, the non-programmed memory transistor will be on, and the programmed one will be off. This means that the data can be read out by means of the same structure as NOR-type mask ROM.

6.2. Erasing EPROM

When shipped, all bits of the EPROM are at logic 1 with all electrons in the floating gate released (erase). Changing the logic 1 to logic 0 through the application of the specified waveform and voltage, programs the necessary information. The higher the V_{PP} voltage and the longer the program pulse width t_{pw}, the more electrons can be programmed in, as shown in Figure 6-3. If V_{PP} exceeds the rated value, such as by overshoot, the p-n junction of the memory may yield to permanent breakdown. To avoid this, check V_{PP} overshoot of the PROM programmer. Also, check negative-voltage-induced noise at other terminals, which can create a parasitic transistor effect and reduce the yield voltage.

Hitachi's EPROMs can usually be written and erased more than 100 times.





Figure 6-1. Cross Section of EPROM Memory Cell






Figure 6-2. Fundamental Characteristic of EPROM Memory Cell




Figure 6-3. Standard Programming Characteristics of EPROMs

EPROMs are erased by ultraviolet light exposure through a transparent window on the package. Electrons in the floating gate get energy from photons and become hot electrons again with enough energy to go over the energy barrier of SiO₂

film. The hot electrons go through to the control gate or the substrate and erasure is completed. Therefore, light with enough energy to get the electrons over the energy barrier of SiO_2 film is needed for erasure. Light energy is proportional to its frequency, and described as $E = h\nu$. E means the energy of light, h is Planck's constant, ν is light frequency. Erasure isn't caused by light over certain wavelengths, and under certain wavelengths, erasure does occur. However, erasure time depends upon the quantity of photons, therefore erasure time cannot be shortened by shorter wavelength. Figure 6-4 shows the relation between wavelength and erasure effectiveness. Erasure starts at about 4000 Å, and is saturated at about 3000Å.




Figure 6-4. Erasure Efficiency of EPROM

For erasure, the wavelength and minimum irradiation rate of ultraviolet light must be 2,537Å and 15 W·s/cm² respectively. These conditions can be met by placing the device 2-3 cm below a 12,000 W/cm² UV lamp for about 20 minutes.

The UV transmittance of the transparent lid materials is about 70%. However, it is influenced by contamination or foreign materials on the lid surface. Contamination or foreign materials should




Figure 6-5. Standard Erasure Characteristics

be removed with a solvent such as alcohol that does not damage the package.

Figure 6-5 shows EPROM standard erasure characteristics.

6.3. EPROM Data Retention Characteristic

About 2 to 20×10^{-14} coulomb of electrons are accumulated in the floating gate when programmed. However, these electrons dissipate with time. Then the data may be inverted. The mechanism of electron dissipation is generally explained as follows.

Data Dissipation by Heat: The electrons at the floating gate are in a non-equilibrium state, so the dissipation of electrons by thermal energy is unavoidable. Therefore, the data retention time depends on temperature. Figure 6-6 shows typical data retention characteristics. The data retention time is proportional to the reciprocal of absolute temperature.




Figure 6-6. EPROM's Data Rentention Characteristic

Data Dissipation by Ultraviolet Light: Ultraviolet rays at a wavelength of not greater than $3,000-4000\text{\AA}$ is capable of releasing the electric charge at




Figure 6-7. EPROM's Data Retention Time

floating gate of the EPROM with varying efficiencies. Fluorescent light and sunlight contain some ultraviolet light, and so prolonged exposure to these lights can cause data corruption as a result of electric charge dissipation. Figure 6-7 shows the standard, data retention time under an ultraviolet eraser, sunlight and fluorescent lighting.

6.4 Optimized High-Speed Programming

With the increase of EPROM density, the time for programming becomes more important. The method for high speed programming has been developed and put into practical use according to each EPROM generation.

Following explains three methods for High-Speed programming.

- (1) First generation ... conventional programming. This method is employed in the 3 μ m and 5 μ m process products. Programming is performed with a uniform pulse of 50 ms per byte. Although it is the advantage that it applies enough pulse to all bits, it takes much time to program high density devices.
- (2) Second generation ... High performance programming

This method is employed in 2 μ m process product. "High Performance programming (figure 6-8) is

performed with a base pulse of 1 ms width. It repeats programming and reading (verifying) until the data is programmed enough. There are two good points in this programming.

First, the programming itself is performed with optimum program time depending on the capability of each memory cell.

Second, after verification, the data is programmed using three times as long a pulse and assures high-reliability data retention.

(3) Third generation ... Fast High Reliability Programming

This method is employed in the 1.3 μ m process products. "Fast High-Reliability Programming" (figure 6-9) is performed with a base pulse of 0.2 ms. It also shortenes a supplement pulse width to one-third of that of "High Performance Programming". As a result, this method realizes short programming time, reduced to one-tenth theoretically.

1M bit EPROM series employ "Page Programming", which programs 32-bit at once (figure 6-10), reducing programming time to a quarter of "Fast High-Reliability Programming" for 128k x 8 organization and a half for 64k x 16 organization.

Figure 6-11 shows the programming time of above methods.




Figure 6-8. High-Speed Programming
(High Performance Programming)




Figure 6-9. 0.2ms High-Speed Programming (Fast High-Reliability Programming)






Figure 6-10. Page-Mode Programming (Page Programming)

6.5 Device Indentifier Code

EPROM programming conditions depend on EPROM manufacturers and device types, confusion may cause miss operation. As a countermeasure some EPROMs provide device identifier code including such information as manufacture and device type. Some newly developed commercial EPROM programmers can set write conditions automatically by recognizing this code.

Different programming conditions are as follows: (1) program voltage, (2) program timing, (3) high-performance programming algorithm, (4) pin configuration. The Hitachi EPROM has a device identifier code area besides the memory access area, as shown in figure 6-12.




Figure 6-12. Device Identifier Code

Table 6-1 describes how to use the device identifier code. Setting A9 at 12 V and A1 - A8, A10 - A13 at V $_{\rm IL}$ access the device identifier code area and I/O0 - I/O7 output the programming condition code with V $_{\rm IL}$ or V $_{\rm IH}$ of A0.

Tablel 6-1. Hitachi EPROM Device Identifier Code

		Ao	I/O8-I/O15	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex Data
Manufacturer Code	Hitachi	V_{IL}	-	0	0	0	0	0	1	1	1	07
	HN27128A		_	0	0	0	0	1	1	1	1	0D
	HN27256			0	0	0	1	0	0	0	0	10
ROM	HN27C256		_	1	0	1	1	0	0	0	0	В0
	HN27C256H	V_{IH}	_	0	0	1	1	0	0	0	1	31
code	HN27C256A		_	0	0	1	1	0	0	0	1	31
	HN27512		_	1	0	0	1	0	1	0	0	94
	HN27C1024H		_	1	0	1	1	1	0	1	0	BA

A9: 12V

A1 -A8, A10 -A13: V_{IL} A14, A15: Don't care

6.6 Shielding Label

When using an EPROM in an environment where it can be exposed to ultraviolet light, Hitachi recommends putting a shielding label on its transparent lid to absorb ultraviolet light. In choosing a shielding label, the following points should be carefully checked.

- ★ Adhesiveness (mechanical strength). Avoid repeated attaching or exposure to dust that may reduce the adhesive strength. Ultraviolet erasing and reprogramming are recommended after stripping off an attached label. (When the need arises to change a label, it is advisable to put a new one on over the old one since peeling may create a static charge.)
- ★ Allowable temperature range. Use the shielding label in an environment whose temperature falls within the specified allowable temperature range. Beyond the specified temperature range, the paste on the label may harden or stick too fast. When it hardens, the label may come off easily. When it sticks too fast, the paste may remain on the window glass after the label has been removed.
- Moisture resistance. Use the shielding label in an environment whose humidity falls within the specified allowable humidity range.

6.7 EPROM Programmer

The EPROM programmer stores the user's program in its internal RAM and writes the program in the EPROM. For this programming, 3 functions at least are necessary: blank check function prior to programming, programming function, and the verify function after programming. Figure 6-13 shows the programming flow chart. Some programmers check for pin contact failure or the reverse insertion before the blank check.

The outline of each block is as follows.

1. Pin contact check

In the ROM pin and socket connection test, checking is normally performed by detecting the forward current at each EPROM pin. Care is necessary as this forward biased resistance differs in products of each company.

2. Reverse insertion check

This check detects the reverse insertion of the device, places the equipment in reset mode and protects the device and equipment.

3. Blank check

This check is performed before programming. It checks whether the device is an erased EPROM, or it preventing EPROM reprogramming. Since the output data in the erased condition are 1 (high level), check whether or not data in EPROM are all 1. It will fail-stop even when one bit is 0 (low level). Normally, it is designed to provide warning with a lamp or buzzer.

4. Programming

The function of programming the data in the internal RAM of the programmer into EPROM will fail-stop when programming cannot be done. The normal flow is as shown in figure 6-14. The EPROM data will be read out prior to programming and compared with programming data. If they coincide, programming will be skipped and if they differ, programming will be performed. Then, the data will be read out again and compared with the programming data, and if they coincide, the programmer will progress to the next address.

5. Verify

This function checks after programming completion whether or not the programming is correct when comparing with the data in the internal RAM of the programmer. It performs fail-stop when they do not coincide. Normally, when it fails, it lights the fail lamp and displays






Figure 6-13. Programming Flow Chart of EPROM Programmer (1)

Figure 6-14. Programming Flow Chart of EPROM Programmer (2)

the address and data.

6. How to input the program

Table 6-2 shows several methods for inputting the program data to the internal RAM of the programmer. Normally, paper tape input and teletypewriter input are prefered options.

Table 6-2. EPROM Data Input

Method	Content Input by copying the master ROM.				
Copy input					
Manual input	Input by the keyswitch on the front panel. Used for correction or revision of program				
Paper tape input	Read the paper tape furnished from the host system with the tape reader				
Teletypewriter input	Input with the teletypewriter. Preparation, correction, and list preparation of the program can be made.				

6.8 Handling EPROMs

Touched with a charged human body or rubbed with plastics or dry cloth, the glass window of an EPROM generates static electricity which causes device malfunctions. Typical malfunctions are faulty blanking and write margin setting that give the false impression that information has been correctly written in. As already reported at the international conferences concerning the reliability of LSI chips, this is due to the prolonged retention of electric charge (resulting from the static electricity) on the

glass window. Such malfunctions can be eliminated by neutralizing the charges by irradiating with ultraviolet rays for a short time. The EPROM should be reprogrammed after this irradiation since it reduces the electric charges in the floating gate, too. The basic countermeasure is to prevent the charging of the window, which can be achieved by the following methods as in the prevention of common static breakdown of ICs.

- Ground operators who handle the EPROM. Avoid using things such as gloves that may generate static electricity.
- Refrain from rubbing the glass window with plastic or other materials that may generate static electricity.
- Avoid the use of coolant sprays which contain some ions.
- Use shielding labels (especially those containing conductive substances) that can evenly distribute established charge.

6.9 Ensuring OTPROM Reliability

One time electrically programmable ROM (OTPROM) has two kinds of packages: standard dual in-line package (DIP) and small outline package (SOP). It is one time only programmable because it has no window for ultraviolet light exposure; testing by programming and erasure cannot be performed after it is assembled.

So, Hitachi performs screening test for programming, access time, and data retention on wafers at proving test.

However, rare defects may occur in the assembly process cannot be completely removed in final test screening which is only a reading test.

Therefore, Hitachi recommends that users perform high temperature baking after programming devices to ensure high reliability.

Detailed conditions and procedures for screening are shown in figure 6-15. First, program and verify devices. Then, leave them without bias at 125 to 150°C for 24 to 48 hours.

After that, check read-out function and remove the chips with data retention failures.

From the results of devices in which the recommended screening test is properly performed, we confirm that the data retention characteristics of OTPROMs are equal to general EPROMs.






Figure 6-15. Screening Flow Chart of OTPROM

7. MASK ROM PROGRAMMING INSTRUCTION

The writing of the custom program code into mask ROMs is performed by the CAD system on a large-sized computer. ROM code data should conform to specifications given below, using either paper tape, EPROM, or magnetic tape. Additional instructions, such as chip select and customers' part number, should be given in the "ROM Specification Identification Sheet"

7.1 Specification of EPROM

- Submit the three sets of the EPROM-stored data.
 Specify the address of the EPROM in the case of two or four EPROMs.
- 2. The ROM code data is input from the start address to Final Address in the EPROM.
- 3. Type of EPROM

HN482764 (8-kword x 8-bit, 2764 Compatible)
HN4827128 (16-kword x 8-bit, 27128 Compatible)
HN27256 (32-kword x 8-bit, 27256 Compatible)

HN27C256 (32-kword x 8-bit, 27C256 Compatible)

7.2 Specification of Magnetic Tape

 Use the following type of magnetic tape which can be used by a magnetic tape device compatible with the IBM magnetic tape device.

Length 2,400 feet, 1,200 feet or 600 feet
Width
Channel 9 channels
Bit density 800 BPI or 1,600 BPI (Clearly
state which it is in the "ROM
Specification Indetification
Sheet".)

- 2. Use EBCDIC as the use code.
- Follow the format of the magnetic tape as described below

No leading tape mark

No label

Record size 80 byte/1 record Block size 10 records/1 block The end of the file should be indicated by 2 successive tape marks (TM) (figure 7-1).

 HMCS6800 load module data mode. This mode is the object mode output from the assembler HMCS6800.

Divide the 8-bit code into the upper and lower 4-bit codes, and convert each into hexadecimal notation.

Example: The code 1100 0110 is as follows under binary notation.

(Upper 4-bits) (Low 4-bits) Bit weight
D7 D6 D5 D4 D3 D2 D1 D0 (ROM output
1 1 0 0 0 1 1 0 equivalence)

The actual load module mode is shown in figure 7-2.




Figure 7-1. Magnetic Tape Format




Figure 7-2. HMCS68000 Load Module Data Format



S0 indicates the head of the file and S9 indicates the end of the file. The actual data starts following S1. This means that the data starts from the address (hexadecimal) indicated in the address size. The address of the address size of the data recorder is

compared with the next data recorder address by counting in increments of 1 byte of the data and checking whether it is sequential or not. The printed example of the HMCS6800 load module mode is as shown in figure 7-3.

Header Record → S 0 0 B 0 0 0 0 5 8 2 0 4 5 5 8 4 1 4 D 5 0 4 C B 5

Data Record → S 1 1 3 F 0 0 0 7 E F 5 5 8 7 E F 7 8 9 7 E F A A 7 7 E F 9 C 0 7 E F 9 C 4 7 E 2 4

Data Record → S 1 1 2 F 0 1 0 F A 6 5 7 E F A 8 B 7 E F A A 0 7 E F 9 D C 7 E F A 2 4 7 E 0 6

End of File Record → S 9 0 3 0 0 0 0 F C

Figure 7-3. HMCS6800 Load Module Example

If an address is skipped, enter the skipped address into the "ROM Specification Identification Sheet" and the data (00 or FF) entered into the skipped address.

5. BNPF mode

One word is symbolized by the word start mark B, the bit content represented by 8 characters of P and N, and the BNPF slice composed of successive 10 characters of the work end mark F.

The contents from F of one BNPF slice up to B of the next BNPF slice are ignored.

(Example) The code of AA (hexadecimal) is symbolized as shown in figure 7-4.

It is necessary to designate the bit pattern (BNPF slice) on all ROM addresses. Therefore, the term of the ROM head address of "ROM Specification Identification Sheet" always becomes 0.

 B Indicates start of 1 word.

 N Indicates 1 bit data.

 P Indicates 1 bit of 1 data.

 F Indicates end of 1 word.




Figure 7-4. BNPF Mode Example

7.3 Specification of Floppy Disk

Use the following type of floppy disk (figure 7-5):

Type 8 Inch Single Sided and Single Dens	ity
Number of Sectors	26
Number of Tracks	77




Figure 7-5. Floppy Disk Format

- 2. Use EBCDIC as the use code.
- Format the floppy disk as described below.
 Composition is described in table 7-1.
 Record size 80 byte/1 record.

Table 7-1. Floppy Disk Composition

No	No. Item	Location				
NO.	Hem	Track	Sector			
1	Standard Volume Label	00	07			
2	Standard Head Label	00	08 – 26			
3	Data Area	01 – 73	01 – 26			
4	Alternal Track	75, 76	01 – 26			
5	Spare Track	00 74	01 - 06 01 - 26			

Use the sectors as in figure 7-6. Use one sector for one record, that is, 80 bytes out of 128 bytes

used for one record.

4. Data Mode. See data mode for magnetic tape.




Figure 7-6. Floppy Disk Sector Format

unused




Figure 7-7. Mask ROM Development Flowchart



8. INSTRUCTIONS FOR USING MEMORY DEVICES

8.1 Prevention of Electrostatic Discharge

As semiconductor memory designs are based on a very fine pattern, they can be subject to malfunction or defects caused by static electricity. Though the built-in protection circuits assure unaffected reliability in normal use, devices should be handled according to the following instructions:

- In transporting and storing memory devices, put them in conductive magazine or put all pins of each device into a conductive mat so that they are kept at the same potential. Manufacturers should give enough consideration to packing when shipping their products.
- 2. When devices touch a human body in mounting or inspection, the handler must be grounded. Do not forget to insert a resistor (1M Ω approx is desirable) in series to protect the handles from electrical shock.
- Keep the relative ambient humidity at about 50% in process.
- For working clothes, cotton is preferrable to synthetic fabrics.
- Use a soldering iron operating at low voltage (12 V or 24 V, if possible) with its tip grounded.
- In transporting the board with memory devices mounted on it, cover it with conductive sheets.
- 7. Use conductive sheets of high resistance (about 10⁹ ohm/□) to protect devices from electrostatic discharge. For, if dropped onto conductive materials like a metal sheet, devices may deteriorate or even breakdown owing to sudden discharge of the charge stored on the surface.
- Never set the system to which memory devices are applied near anything that generates high voltage (e.g. CRT Anode electrode, etc.).

8.2 Using CMOS Memories

As shown in figure 8-1, the input of a CMOS memory is connected to the gate of an inverter consisting of PMOS and NMOS transistors. Figure 8-2 shows the relationship between the input voltage and current in this inverter. The top and bottom transistors turn ON and make current flown when the input voltage becomes intermediate level. Therefore, it is necessary to keep the input voltage below 0.2 V or above $V_{\rm CC} - 0.2$ V in order to minimize power consumption. The data sheet specifies the stand-by current for both the cases of input level with minimum $V_{\rm IH}$ and maximum $V_{\rm IL}$ and that with 0.2 V or $V_{\rm CC} - 0.2$ V, and the difference in value is remarkably great. Some memory devices

are designed to cut off such current flow in standby mode by the control of input signals, but it depends on device type. This should be confirmed in data sheets for each device type.



Figure 8-1. CMOS Inverter




Figure 8-2. Relationship between Input Voltage & Current In CMOS Inverter

Another problem particular to CMOS devices is latch-up. Figure 8-3 shows the cross section of a CMOS inverter and the structure of a parasitic bipolar transistor. The equivalent circuit of the parasitic thyristor is shown in figure 8-4. When positive DC current or pulse noise is applied (figure 8-4 (a)), TR3 is turned on owing to the bias voltage generated between base and emitter. And trigger current flows into GND through Rp, the base resistance of TR2. As a result, TR2 becomes conductive and current flows from power supply (V_{CC}) through the base resistance of TR1 (RN), which puts TR1 into conduction, too. Then, as the base of TR2 is rebiased by collector current from TR1, the closed loop consisting of TR1 and TR2 reacts. Thus current flows constantly between power supply (V_{CC}) and GND even without trigger current caused by outside noise.

Latch-up can be caused by a negative pulse, too (figure 8-4 (bb)). Most of semiconductor memory manufacturers are trying to improve latch-up immunity of their products. Hitachi provides enough guard band by applying diffusion layer around inputs and outputs, taking care not to connect input to p⁺ diffusion layer. Input voltage for 64 kbit

static RAM HM6264A, for example, is specified as follows:

V_{IH} max 6.0 V (not depending on V_{CC})
V_{IL} min 3.0 V (pulse width = 50 ns)
-0.3 V (DC level)

Thus almost no consideration for latch-up is required in system design.




Figure 8-3. Cross Section Structure of CMOS Inverter




Figure 8-4. Equivalent Circuit of Parasitic Thyristor

8.3 Noise Prevention

Noise in semiconductor memories is roughly classified into input signal noise and power supply noise.

8.3.1 Input Signal Noise

Input signal noise is caused by overshoot and undershoot. If either of them is out of recommended DC operating conditions, normal operation is hindered, and voltage over absolute maximum rating will break the device. In operating high speed systems, special care is required to prevent input signal noise.

The noise can be prevented by inserting a serial resistance of less than 50 ohm into each input or a terminating resistance into the input line. Actually, however, input signal noise can be simply reduced by a stable power supply line, because it is often caused by unstable reference voltage (GND level).

8.3.2 Power Supply Noise

The power source noise can be classed as low-frequency noise and high-frequency noise as shown in figure 8-5. To assure stable memory operation, the peak-to-peak power supply voltage in the presence of low-or high-frequency noise should be held below 10 percent of its standard level.





Figure 8-5. Power Source Noise

Devices like dynamic RAMs, which operate from clock signals, or high speed CMOS static RAMs, through which current flows during transition of signals, consume high peak current. When a power supply does not have enough capacity for the peak current, voltage drops. And if the recovery rate of the power supply synchronizes with its time constant, it may start oscillating. To reduce the influence of the peak current, a bypass capacitor of $0.1-0.01\,\mu\text{F}$ should be inserted near the device. The following points must be considered in designing pattern of the board:

★ For bypass capacitors, use titanium, ceramic, or tantalum capacitors which have better highfrequency characteristics.

- ★ Bypass capacitors must be applied as near to the power supply pin of memory devices as possible, and inductance in the path from V_{CC} pin to V_{SS} pin through the bypass capacitor must be as little as possible.
- ★ The line connected to the power supply on the board should be as wide as possible.
- ★ It is preferrable for the power supply line to be at right angles to devices selected at the same time, lest too much peak current should flow through one power supply line at a time.






Figure 8-6. Examples of Power Supply Board Pattern

8.4 Address Input Waveform of Hi-BiCMOS Memory

Data stored in memory might be destructed in case that Address Input of the HM6716, HM6719, HM6787, HM6788 and HM6789 series becomes floating and sticks at and around threshold voltage. (e.g. CPU does Address Bus to off state in Figure 1.) Consequently, the following three methods are recommended so as to preserve malfunction of memory device.

- A: Insert latch as shown in Figure 8-7 lest Address Input should become floating.
- B: Put CS into High while Address Input becomes floating.
 - (Dotted line in Figure 8-8)
- C: Insert Pull-up Resistor (R) to hold time constant of Rising Edge wave form of Address Input pin (tr = R x C) below 150 ns.

Stable operation can be assured if you have already adopted the above three method (A, B, C), while if you have any problem, please contact our sales offices.





Figure 8-7



Section 1 MOS Static RAM



HM6116 Series

2048-word x 8-bit High Speed CMOS Static RAM

FEATURES

Single 5V Supply

High speed: Fast Access Time
 120ns/150ns/200ns (max.)

• Low Power Standby and Low Power Operation

Standby: $100\mu W$ (typ.)

10μW (typ.) (L-version)

Operation: 200mW (typ.)

175mW (typ.) (L-version)

• Completely Static RAM: No clock or Timing Strobe Required

• Directly TTL Compatible: All Input and Output

• Pin Out Compatible with Standard 16K EPROM/MASK ROM


Equal Access and Cycle Time


• Capability of Battery Back Up Operation (L-version)

MORDERING INFORMATION


Type No.	Access Time	Package
HM6116P-2 HM6116P-3 HM6116P-4	120ns 150ns 200ns	600mil 24pın
HM6116LP-2 HM6116LP-3 HM6116LP-4	120 ns 150 ns 200 ns	Plastic DIP
HM6116FP-2 HM6116FP-3 HM6114FP-4	120 ns 150 ns 200 ns	24pin Plastic SOP
HM6116LFP-2 HM6116LFP-3 HM6116LFP-4	120 ns 150 ns 200 ns	24pm Flastic 301

BFUNCTIONAL BLOCK DIAGRAM





MPIN ARRANGEMENT



Note) This device is not available for new application.

MABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vτ	0.5*1 to +7 0	V
Operating Temperature	T.,.	0 to +70	,c
Storage Temperature	T.,,	-55 to +125	·c
Storage Temperature Under Bias	T	-10 to +85	•c
Power Dissipation	P_{τ}	1 0	W

Note) *1 3 5V for pulse width > 50ns

TRUTH TABLE

ζŚ	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	Isa, Isai	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	I _{c c}	Din	Write Cycle (1)
L	L	L	Write	Icc	Din	Write Cycle (2)

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Item	Symbol	mın	typ	max	Unit
Sl. V.la	V _{c c}	4.5	5.0	5.5	v
Supply Voltage	Vss	0	0	0	v
T . W 1	V_{IH}	2.2	3.5	6.0	V
Input Voltage	V _{IL}	-0.3*1	-	0.8	V

Note) *1 -3 0V for pulse width ≤50ns

IDC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_{CS} = 0$ to $+70^{\circ}$ C)

•		T		HM6116-2	2	Н	M6116-3/	-4	Unit
Item	Symbol	Test Conditions	mın	typ*1	max	mın	typ*1	max	Onit
		I	_	_	10	_	_	10	^
Input Leakage Current		$V_{CC} = 5.5 \text{V}, V_{IN} = V_{SS} \text{ to } V_{CC}$	_	_	2*3	_	_	2*3	μA
		$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH},$		-	10	_	-	10	
Output Leakage Current	ILO	$V_{I/O} = V_{SS}$ to V_{CC}	_	-	2*3	-	_	2*3	μA
	,	CC 1/ 1 0 A	_	40	80	-	35	70	mA
Operating Power Supply	Icc	$\overline{\text{CS}} = V_{IL}, I_{I/0} = 0 \text{mA}$	_	35*3	70*3	-	30*3	60*3	IIIA
Current		$V_{IH} = 3.5 \text{V}, \ V_{IL} = 0.6 \text{V},$	_	35		_	30	-	mA
	Icc1*2	$I_{I'O} = 0 \text{mA}$	_	30*3	_	_	25*3	-	mA
	,	Min. cycle, duty=100%	_	40	80		35	70	mA
Average Operating Current	Icc 2	$I_{I/O} = 0 \text{mA}$	_	35*3	70*3	-	30*3	60 * 3	IIIA
		GC 1/		5	15	_	5	15	mA
Standby Power Supply	IsB	$\overline{\text{CS}} = V_{IH}$	_	4*3	12*3	-	4*3	12*3	IIIA
Current	,	$\overline{\text{CS}} \ge V_{CC} - 0 \text{ 2V}, \ 0 \text{V} \le V_{IN} \le$	_	0.02	2	_	0.02	2	μA
	IsBi	$0.2V$ or $Vcc - 0.2V \le Vin$	_	2*3	50*3	_	2*3	50 * ³	μΑ
	17	IoL = 4mA	_	_	0 4	-	-	-	V
Output Voltage	Vol	IoL = 2.1mA	-	_	-	-	_	0.4	V
	Voн	<i>Iон</i> = −1.0mA	2 4		_	2.4		_	V

Notes) *1 $V_{CC} = 5V$, $Ta = 25^{\circ}C$

*2 Reference Only

*3 This characteristics are guaranteed only for L-version



EXAMPLE 10 (f = 1 MHz, $Ta = 25^{\circ}\text{C}$)

ltem	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C	<i>v.</i> ,-ov	3	5	pF
Input/Output Capacitance	Cvo	V ₁ ,∞ − 0 V	5	7	pF

Note) This parameter is sampled and not 100% tested

EAC CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L (100pF) (including scope and jig)

• READ CYCLE


1	6 1 1	HM6116-2		HM6116-3		HM6116-4		Unit
Item	Symbol	mın	max	min	max	mın	max	Unit
Read Cycle Time	t _{RC}	120	_	150		200	-	ns
Address Access Time	LAA		120	_	150	_	200	ns
Chip Select Access Time	tacs	_	120	_	150	_	200	ns
Chip Selection to Output in Low Z	tcLZ	10		15	_	15	_	ns
Output Enable to Output Valid	tos	_	80	_	100	_	120	ns
Output Enable to Output in Low Z	toLz	10	_	15	_	15	_	ns
Chip Deselection to Output in High Z	tcHz	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	tonz	0	40	0	50	0	60	ns
Output Hold from Address Change	t _{OH}	10	_	15	_	15	_	ns

• WRITE CYCLE


_		HM6	116-2	HM6	116-3	HM6	116-4	Unit
Item	Symbol	mın	max	mın	max	min	max	Unit
Write Cycle Time	twc	120	_	150	-	200	_	ns
Chip Selection to End of Write	tow	70		90	_	120	_	ns
Address Valid to End of Write	taw	105	-	120	_	140	_	ns
Address Set Up Time	tas	20	_	20	_	20	_	ns
Write Pulse Width	l wp	70	_	90	_	120	_	ns
Write Recovery Time	t w _R	5		10	_	10		ns
Output Disable to Output in High Z	tonz	0	40	0	50	0	60	ns
Write to Output in High Z	t w + z	0	50	0	60	0	60	ns
Data to Write Time Overlap	t _{DW}	35	_	40	_	60	_	ns
Data Hold from Write Time	t DH	5	_	10	T -	10	_	ns
Output Active from End of Write	tow	5	T -	10	T -	10	_	ns

TIMING WAVEFORM


● READ CYCLE (1)(1)



● READ CYCLE (2) (1)(2)(4)




• READ CYCLE (3)(1)(1)(4)




NOTES: 1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with \overline{CS} transition Low.
4. $\overline{OE} = V_{IL}$.

• WRITE CYCLE(1)



● WRITE CYCLE (2) (5)



- NOTES: 1. A write occurs during the overlap $(t_{\overline{WP}})$ of a low \overline{CS} and a low \overline{WE} . 2. $t_{\overline{WR}}$ is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
 - 6. Dout is the same phase of write data of this write cycle.

 - 7. Dout is the read data of next address.

 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■LOW VCC DATA RETENTION CHARACTERISTICS (Ta=0 to +70°C)


This characteristics are guaranteed only for L-version.

Item	Symbol	Test Conditions	mın	typ	max	Unit
Vcc for Data Retention	VDR	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, \ V_{} \ge V_{CC} - 0.2 \text{V} \text{ or } V_{} \le 0.2 \text{V}$	2.0	_	_	v
Data Retention Current	Iccor*1	$V_{CC} = 3 \text{ OV,} \overrightarrow{CS} \ge 2 \text{ 8V}, V_{IH} \ge 2.8 \text{V or } OV \le V_{IN} \le 0.2 \text{V}$	_		30	μA
Chip Deselect to Data Retention Time	tcon	e p w (0	_		ns
Operation Recovery Time	t n	See Retention Waveform	trc*2			ns

Notes) *1 10 μ A max at $Ta=0^{\circ}$ C to +40°C, V_{IL} min = -0.3V

*2 tRC = Read Cycle Time

●Low Vcc Data Retention Waveform



HM6116A Series

Maintenance Only

2048-word×8-bit High Speed Static CMOS RAM

FURTURES

High speed: Fast Access Time 120ns/150ns/200ns (max.)
 Low Power Standby and Standby: 100µW (typ.)

Low Power Operation

5μW (typ.) (L-version)

Operation: 15mW (typ.) (f = 1 MHz)


10 mW (typ.) (L-version)

- Single 5V Supply and High Density 24 Pin Package
- Completely Static RAM: No clock or Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time
- Capability of Battery Back Up Operation (L-version)


MORDERING INFORMATION

Type No	Access Time	Package
HM6116AP-12 HM6116AP-15 HM6116AP-20	120ns 150ns 200ns	600mil 24pin
HM6116ALP-12 HM6116ALP-15 HM6116ALP-20	120ns 150ns 200ns	Plastic DIP
HM6116ASP-12 HM6116ASP-15 HM6116ASP-20	120ns 150ns 200ns	300mıl 24pın
HM6116ALSP-12 HM6116ALSP-15 HM6116ALSP-20	120ns 150ns 200ns	Plastic DIP


EFUNCTIONAL BLOCK DIAGRAM



Note) This device is not available for new application.



MPIN ARRANGEMENT



MADSOLUTE MAXIMUM RATINGS

ltem	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{\rm SS}$	V 7	-0.5^{*1} to +7 0	V
Operating Temperature	Т.,.	0 to +70	° C
Storage Temperature	T,,,	-55 to +125	°C
Storage Temperature Under Bias	T	-10 to +85	°C
Power Dissipation	Pr	1 0	W

Note) *1 -35V for pulse width≤50ns

TRUTH TABLE

ζŚ	ŌĒ.	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	Isa, Isai	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	Icc	Din	Write Cycle (1)
L	L	L	Write	Icc	Din	Write Cycle (2)

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

ltem	Symbol	min	typ	max	Unit
Surah Vahan	V _{c c}	4.5	5.0	5 5	v
Supply Voltage	$V_{\rm SS}$	0	0	0	v
Land William	V, H	2.2	3.5	6.0	V
Input Voltage	V, L	-03*1		0.8	v

Note) *1 -30V for pulse width≤50ns

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^{\circ}$ C)

Trans	Cumbal	Test Condition	HM	16116A	-12	HM	16116A	-15	HM	I6116A	-20	Unit
Item	Symbol	Test Condition	min	typ*1	max	min	typ*1	max	min	typ*1	max	Omi
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{in} = V_{SS} to V_{CC}	-	-	2	-	_	2	-	-	2	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	_		2		_	2	_	_	2	μА
	7	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0 \text{mA}$	_	5	15	-	5	15	_	5	15	
Operating Power	I _{CC}	$V_{in} = V_{IH}$ or V_{IL}	_	4*2	12*2	_	4*2	12*2	_	4*2	12*2	mA
Supply Current	I _{CC1}	$\frac{V_{IH}=V_{CC}, V_{IL}=0V,}{\overline{CS}=V_{IL}},$	_	3	6	_	3	6	_	3	6	mA
		$I_{I/O}$ =0mA, f =1MHz	-	2*2	5*2	_	2*2	5*2	-	2*2	5*2	
Average Operating	7	min. cycle, I _{I/O} =0mA	_	35	60	_	25	45	_	20	35	mA
Current	I _{CC2}	duty = 100 %	_	30*2	50*2	_	20*2	40*2	_	15*2	30*2	IIIA
	7,	- W	_	1	4	_	1	4	_	1	4	mA
Standby Power	I_{SB}	$\overline{\text{CS}} = V_{IH}$	-	0.5*2	3*2	_	0.5*2	3*2	_	0.5*2	3*2	mA
Supply Current	7	$CS \ge V_{CC} - 0.2V$	_	0.02	2	_	0.02	2	_	0.02	2	mA
	I_{SB1}	$0V \le Vin$	_	1*2	50*2	_	1*2	50*2		1*2	50*2	μA
Output Voltage	v_{OL}	<i>I_{OL}</i> = 4mA	_	_	0.4	_	_	0.4	-	_	0.4	v
	V _{OH}	<i>I_{OH}</i> = -1.0mA	2.4		_	2.4	_	_	2.4		_	V

Notes) *1. V_{CC} =5V, T_a =25°C

^{*2.} This characteristics is guaranteed only for L-version.

ECAPACITANCE $(f-1MHz, Ta-25^{\circ}C)$

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	С.,	V., - 0V	3	5	pF
Input/Output Capacitance	Cvo	V _{1.0} = 0 V	5	7	pF

Note) This parameter is sampled and not 100% tested

EAC CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels. 1.5V

Output Load. 1TTL Gate and $C_L = 100pF$ (including scope and jig)

READ CYCLE


Item	Symbol	HM61	16A-12	HM61	16A-15	HM6116A-20		Unit
	-,	min	max	min	max	min	max	0
Read Cycle Time	tRC	120	_	150	_	200	_	ns
Address Access Time	t _{AA}	_	120	_	150	_	200	ns
Chip Select Access Time	tACS	_	120	_	150	-	200	ns
Chip Selection to Output in Low Z	tCLZ	10	_	10	_	10	_	ns
Output Enable to Output Valid	t _{OE}	_	55	_	60	-	70	ns
Output Enable to Output in Low Z	tolz	10	_	10	_	10	_	ns
Chip Deselection to Output in High Z	^t CHZ	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	toHZ	0	40	0	50	0	60	ns
Output Hold from Address Change	^t OH	10	_	15	_	20	-	ns

WRITE CYCLE


Item	Symbol	HM61	16A-12	HM61	16A-15	HM61	16A-20	Unit
	2,	min	max	min	max	min	max	
Write Cycle Time	twc	120	-	150	-	200	-	ns
Chip Selection to End of Write	t _{CW}	70	_	90	_	120	_	ns
Address Valid to End of Write	t _{AW}	105	_	120	_	140	_	ns
Address Set Up Time	t _{AS}	0	_	0	-	0	_	ns
Write Pulse Width	twp	70	_	80	_	100	-	ns
Write Recovery Time	twR	0	_	0	_	0	-	ns
Output Disable to Output in High Z	toHZ	0	40	0	50	0	60	ns
Write to Output in High Z	twHZ	0	35	0	40	0	50	ns
Data to Write Time Overlap	t _{DW}	35	-	40	_	50	_	ns
Data Hold from Write Time	t _{DH}	0	_	0	_	0	-	ns
Output Active from End of Write	tow	10	_	10		10	_	ns

TIMING WAVEFORM


• READ CYCLE (1)(1)



• READ CYCLE (2)(1)(2)(4)



• READ CYCLE (3)(1)(1)(4)




NOTES: 1. WE is High for Read Cycle.

2. Device is continuously selected, $\overline{CS} = V_{IL}$.


3. Address Valid prior to or coincident with \overline{CS} transition Low.

4. $\overline{OE} = V_{IL}$.

●WRITE CYCLE(1)



• WRITE CYCLE (2)"



- NOTES: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} . 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
 - 6. Dout is the same phase of write data of this write cycle.

 - 7. Dout is the read data of next address.

 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■LOW VCC DATA RETENTION CHARACTERISTICS (Ta=0 to +70°C)


This characteristics is guaranteed only for L-version.

l tem	Symbol	Test Conditions	mın	typ	max	Unit
Vcc for Data Retention	Von	<u>CS</u> ≥ Vcc -0.2V	2.0	-	_	V
Data Retention Current	Iccon*1	V_{cc} = 3.0V, $\overline{CS} \ge 2.8$ V, 0 V $\le V_{IN}$	-	-	30	μA
Chip Deselect to Data Retention Time	lcon	S D	0	-	_	ns
Operation Recovery Time	t a	See Retention Waveform	tac *2	_	_	ns

Notes) *1 10μ A max at $Ta = 0^{\circ}$ C to $+40^{\circ}$ C, $V_{IL} \min - -0.3$ V

*2 trc = Read Cycle Time

●Low Vcc Data Retention Waveform



HM6716 Series HM6719 Series


2048-word \times 8-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}}$) 2048-word \times 9-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}}$)

- Features
- Fast Access Time: 25/30ns (max)
- Low Power Dissipation (DC): 280mW (typ.)
- +5V Single Supply
- Completely Static Memory No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6716P-25 HM6716P-30	25ns 30ns	300 mil 24 Pin
HM6719P-25 HM6719P-30	25ns 30ns	Plastic DIP

Block Diagram



■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to VSS Pin	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C



■ PIN ARRANGEMENT

HM6716

	•	LINIO /	10	
A7 [ı	U	24	bv_{cc}
A ₆	2		23	□ A ₈
A ₅ C	3		22	□ A ₉
A4 [4		21	□ WE
A ₃ [5		20	□ OE
A ₂	6		19	A10
$A_1 \sqsubset$	7		18	□ cs
$A_0 \square$	8		17	1/08
1/O1 [9		16	1/07
I/O ₂	10		15	1/0
I/O ₃ [11		14	D 1/O⁵
$V_{SS} \square$	12		13	1/04
	(T	op Vie	w)	•

HM6719

	_					
A7 (Ⅎ	1	\cup	24	þ	v_{cc}
A ₆ l	╛	2		23	þ	A ₈
A ₅ [d.	3		22	þ	Αg
A4 l	╛	4		21	þ	WE
A3 (₫	5		20	þ	CS
A ₂	╛	6		19	þ	A ₁₀
A ₁	Ⅎ	7		18	Ь	1/09
A ₀ l	╛	8		17	b	I/O ₈
1/O ₁	╛	9		16	þ	1/07
1/O ₂	╛	10		15	þ	1/06
1/O ₃ (╛	11		14	þ	I/O ₅
SS	┫	12		13	þ	I/O ₄
		(Top	Vie	w)	•	

Truth Table

HM6716

CS	ŌĒ	WE	Mode	V _{CC} Current	Pin	Ref. Cycle
Н	H or L	H or L	Not selected	I_{SB}, I_{SB1}	High Z	_
L	L	Н	Read	I_{CC}, I_{CC1}	Dout	Read Cycle (1) (2) (3)
L	Н	L	Write	I_{CC}, I_{CC1}	Din	Write Cycle (1)
L	L	L	Write	I_{CC}, I_{CC1}	Din	Write Cycle (2)
L	Н	Н	Output Disabled	I_{CC}, I_{CC1}	High Z	

●HM6719

CS	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	H or L	Not selected	I_{SB}, I_{SB1}	High Z	_
L	Н	Read	I_{CC}, I_{CC1}	Dout	Read Cycle (2) (3)
L	L	Write	I_{CC}, I_{CC1}	Din	Write Cycle (2)

■ Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	v
	V_{SS}	0.0	0.0	0.0	v
Input High Voltage	V_{IH}	2.2	-	6.0	v
Input Low Voltage	V _{IL} *)	-3.0	_	0.8	V

*) Pulse Width: 20ns, DC: -0.5V

■ DC and Operating Characteristics $(V_{CC} = 5\text{V} \pm 10\%, T_a = 0 \text{ to } +70^{\circ}\text{C})$


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{IN} = V_{SS} to V_{CC}	_	_	2	μА
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}=V_{IH}, V_{I/O}=V_{SS} \text{ to } V_{CC}$	_	-	2	μA
Operating Power Supply Current	Icc	$\overline{\text{CS}}=V_{IL},I_{I/O}=0\text{mA}$	-	_	120	mA
Average Operating Current	I _{CC1}	Min. Cycle, Duty: 100% I _{I/O} =0mA	-	_	130	mA
	I_{SB}	$\overline{\text{CS}}=V_{IH}$		_	30	mA
Standby Power Supply Current	I _{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}$ $V_{IN} \le 0.2\text{V or } V_{IN} \ge V_{CC} - 0.2\text{V}$	-	_	10	mA
Output Low Voltage	VOL	I _{OL} =4mA	_	-	0.4	v
Output High Voltage	v_{OH}	I_{OH} =-1mA	2.4	_	_	V

■ AC Test Conditions

Input pulse levels: VSS to 3.0V

Input and Output reference levels: 1.5V

Input rise and fall time: 4ns Output Load: See Figure



(t_{CHZ}, t_{WHZ}, t_{CLZ}, t_{OW}, t_{OLZ}, t_{OHZ})



■ Capacitance $(T_a = 25^{\circ}\text{C}, f = 1.0 \text{ MHz})$

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	C_{IN}	<i>V_{IN}</i> =0V	_	_	6	pF
I/O Capacitance	$C_{I/O}$	V _{I/O} =0V	_	_	8	pF

Note) This parameter is sampled and not 100%, tested.

AC Characteristics (V_{CC} 5V ± 10%, T_a = 0 to +70°C, unless otherwise noted.)

• Read Cycle

Item	Symbol	HM6716-25 HM6719-25		HM6716-30 HM6719-30		Unit	Notes
	3,	min	max	min	max		
Read Cycle Time	t _{RC}	25	_	30	-	ns	-
Address Access Time	t _{AA}	_	25	_	30	ns	_
Chip Select Access Time	t _{ACS}	-	25		30	ns	T -
Chip Selection to Output in Low Z	t _{CLZ}	0	_	0	_	ns	*2
Output Enable to Output Valid	t _{OE}	0	20	0	20	ns	*1
Output Enable to Output in Low Z	tolz	0	-	0	-	ns	*1,*2
Chip Deselection to Output in High Z	t _{CHZ}	0	10	0	12	ns	*2
Chip Disable to Output in High Z	t _{OHZ}	0	10	0	10	ns	*1,*2
Output Hold from Address Change	t _{OH}	5	T -	5	-	ns	
Input Voltage Rise/Fall Time	t_T	_	150	† –	150	ns	*3

Write Cycle


Item	Symbol	Symbol HM6716-25 HM6719-25		HM6716-30 HM6719-30		Unit	Notes
	2,	min	max	min	max]	
Write Cycle Time	twc	25	_	30	_	ns	_
Chip Selection to End of Write	t _{CW}	20	_	25	_	ns	_
Address Setup Time	t _{AS}	0	_	0		ns	_
Address Valid to End of Write	t _{AW}	20	_	25	_	ns	-
Write Pulse Width	t _{WP}	20	_	25	_	ns	_
Write Recovery Time	t_{WR}	0	_	0	_	ns	_
Output Disable to Output in High Z	t _{OHZ}	0	10	0	10	ns	*1, *2
Write to Output in High Z	t _{WHZ}	0	10	0	12	ns	*2
Data Valid to End of Write	t _{DW}	15	_	15	_	ns	—
Data Hold Time	t _{DH}	5	-	5	_	ns	_
Output Active from End of Write	tow.	0	_	0		ns	*2

Notes) *1. These parameters are for HM6716.


*2. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.

*3. If t_T becomes more than 150ns, there is possibility of function fail. Please contact your nearest Hitachi's Sale Dept. regarding specification.


- **Timing Waveforms**
- Read Cycle (1)*1



• Read Cycle (2)*1,*2,*4



• Read Cycle (3)*1,*3,*4




Notes) *1. WE is High for Read Cycle.

*2. Device is continuously selected, $\overline{CS}=V_{IL}$.


*3. Address Valid prior to or coincident with \overline{CS} transition Low.

*4. OE=VIL.

• Write Cycle (1)



Write Cycle (2) *5



- *1. A write occurs during the overlap (twp) of a low CS and low WE.
- *2. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- *3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- *4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance *5. OE is continuously low. (OE=V_{IL}).
- *6. Dout is the same phase of write data of this write cycle.
- *7. Dout is the read data of next address.
- *8. If \overline{CS} is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.




HM6268 Series

4096-word x 4-bit High Speed CMOS Static RAM

FEATURES


- Single 5V Supply and High Density 20 Pin Package.
- High Speed: Fast Access Time 25/35/45ns (max.)
- Low Power Standby: 100μW typ, 5μW typ (L-version)
 Active: 250mW typ.
- Completely Static Memory: No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible All Inputs and Outputs
- Capability of Battery Back Up Operation (L-version)



MORDERING INFORMATION

Type No.	Access Time	Package
HM6268P-25 HM6268P-35 HM6268P-45	25ns 35ns 45ns	300mıl 20pın
HM6268LP-25 HM6268LP-35 HM6268LP-45	25ns 35ns 45ns	Plastic DIP

BLOCK DIAGRAM




MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VT	-0.5*1 to +7.0	v
Power Dissipation	Pr	1.0	w
Operating Temperature	T.,.	0 to +70	°C
Storage Temperature	Tere	-55 to +125	°C
Temperature under Bias	T	-10 to +85	°C

Note) *1 -35V for pulse width≤10ns

PIN ARRANGEMENT



TRUTH TABLE

CS	WE	Mode	Vcc Current	I/O Pın	Ref Cycle
Н	×	Not Selected	IsB, IsB1	High Z	
L	Н	Read	Icc	Dout	Read Cycle
L	L	Write	Icc	Dın	Write Cycle

TRECOMMENDED OPERATING CONDITIONS ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	mın	typ	max	Unit
Complex Walterna	Vcc	4 5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	v
Input High (logic 1) Voltage	ViH	2.2	_	6.0	v
Input Low (logic 0) Voltage	VIL	-0.5*1	_	0.8	v

Note) *1 -30V for pulse width≤10ns

\blacksquare DC AND OPERATING CHARACTERISTICS (V $_{CC}$ = 5V \pm 10%, V $_{SS}$ = 0V, T_a = 0 to +70°C

Parameter	Symbol	Test Condition	Min.	Typ.*1	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{in} = V_{SS}$ to V_{CC}	_		2.0	μΑ
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH}, V_{I/O} = V_{SS} \text{ to } V_{CC}$			2.0	μΑ
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0\text{mA}, \text{min. cycle}$		50*3	90	mA
Standby Power Supply Current	I _{SB}	$\overline{\text{CS}} = V_{\text{IH}}$, min. cycle	_	15	25	mA
Standby Dayor Supply Current (1)	I _{SB1}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$	_	0.02	2.0	mA
Standby Power Supply Current (1)		$0V \le V_{IN} \le 0.2V \text{ or } V_{CC} - 0.2V \le V_{IN}$	_	1*2	50*2	μΑ
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -0.4 \text{mA}$	2.4	_		V

Notes) *1 Typical limits are at Vcc = 5.0V, Ta = +25C and specified loading

- *2 '1 his characteristics is guaranteed only for L-version
- *3 40mA typ for 45ns version

ECAPACITANCE ($Ta=25^{\circ}C, f=1.0MHz$)

Parameter	Symbol	Test Conditions		max	Unit
Input Capacitance	Cin	$V_{IN} = 0$ V	-	6	pF
Input/Output Capacitance	C1/o	$V_1/o = 0$ V	_	9	pF

Note This parameter is sampled and not 100% tested

EAC CHARACTERISTICS ($Vcc = 5V \pm 10\%$, Ta = 0 to $+70^{\circ}$ C, unless otherwise noted.)

AC Test Conditions

Input pulse levels: V_{SS} to 3.0V

Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output Load (B)

(for tHZ, tLZ, tWZ & tOW)

Output load: See Figure

Output Load (A)

5V

480Q

Dout

255Q

30pF*

*Including scope and jig.


(1) HITACHI

• READ CYCLE


P		HM6268-25		HM6268-35		HM6268-45		Unit
Parameter	Symbol	mın	max	min	max	mın	max	Ont
Read Cycle Time	trc	25	_	35	_	45	_	ns
Address Access Time	taa	_	25	-	35		45	ns
Chip Select Access Time	tacs		25	_	35		45	ns
Output Hold from Address Change	toн	5		5		5		ns
Chip Selection to Output in Low Z	tLz*1	10		10	-	10		ns
Chip Deselection to Output in High Z	tHZ*1	0	15	0	20	0	20	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	_	0	-	ns
Chip Deselection to Power Down Time	t _{PD}	_	25	_	25	_	30	ns

Note) *1 Transition is measured ±200mV from steady state voltage with Load (B) This parameter is sampled and not 100% tested

• Timing Waveform of Read Cycle No. 1 (1),(2)



• Timing Waveform of Read Cycle No. 2^{(1),(3)}




Notes: 1. WE is High for Read Cycle.
2. Device is continuously selected, CS = V_{IL}.
3. Address Valid prior to or coincident with CS transition Low.

WRITE CYCLE


D		НМ6	HM6268-25		HM6268-35		HM6268-45	
Parameter	Symbol	mın	max	min	max	mın	max	Unit
Write Cycle Time	twc	25		35	_	45	_	ns
Chip Selection to End of Write	tc w	20	***************************************	30	_	40		ns
Address Valid to End of Write	taw	20		30	-	40		ns
Address Setup Time	tas	0	_	0	_	0		ns
Write Pulse Width	tw P	20		30	_	35		ns
Write Recovery Time	tu r	0	_	0	_	0		ns
Data Valid to End of Write	tow.	12	_	20	_	20	_	ns
Data Hold Time	toн	0		0		0	_	ns
Write Enabled to Output in High Z	tw z*1	0	8	0	10	0	15	ns
Output Active from End of Write	tou *1	0		0		0	_	ns

Note) * 1 $\,$ Transition is measured $\pm\,200mV$ from steady state voltage with Load (B) This parameter is sampled and not 100% tested

Timing Waveform of Write Cycle No. 1 (WE Controlled)



Timing Waveform of Write Cycle No. 2 (CS Controlled)



- Notes: 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (tWP).
 - 2. tWR is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
 - 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
 - 6. Dout is the same phase of write data of this write cycle, if two is long enough.


■LOW V_{cc} DATA RETENTION CHARACTERISTICS (0°C ≤ Ta≤70°C)

This characteristics guaranteed only for L-version.

Parameter	Symbol	Symbol Test Conditions		typ	max	Unit
Vcc for Data Retention	V _{DR}	$\overline{CS} \ge V_{cc} - 0.2V$	2.0	_	_	v
Data Retention Current	Iccor	$\begin{cases} V_{,\bullet} \ge V_{CC} - 0.2V & \text{or} \\ 0V \le V_{,\bullet} \le 0.2V \end{cases}$	_	_	30 *2 20 *3	μΑ
Chip Deselect to Data Retention Time	ton	See retention waveform	0	_	_	ns
Operation Recovery Time	t _R	See retention waveform	IRC *1	_	_	ns


Notes) *1 fac - Read Cycle Time

●LOW Vcc DATA RETENTION WAVEFORM




^{*2} Vcc-3 0V *3 Vcc-2 0V


SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. LOAD CAPACITANCE




ACCESS TIME VS. AMBIENT TEMPERATURE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE



HM6267 Series

16384-word x 1-bit High Speed CMOS Static RAM


FEATURES

- High Speed: Fast Access Time 35/45/55ns (max.)
- Low Power Standby and Low Power Operation Standby: 0.1mW (typ.)/5µW (typ.) (L-version), Operation: 200mW (tvp.)
- Single 5V Supply and High Density 20 Pin Package
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Time
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-version)

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6267P-35	35ns	
HM6267P-45	45ns	1
HM6267P-55	55ns	300 mil 20 pin
HM6267LP-35	35ns	Plactic DIP
HM6267LP-45	45ns	
HM6267LP-55	55ns	


BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*1	V_T	-0.5*2 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	T _{bias}	-10 to +85	°C

Notes) *1. With respect of V_{SS} . *2. -3.5V for pulse width \leq 20ns.



PIN ARRANGEMENT



TRUTH TABLE

cs	WE	Mode	V _{cc} Current	Dout Pin	Ref. Cycle
Н	×	Not selected	Isa, Isan	High-Z	
L	н	Read	I _{cc}	Dout	Read Cycle
L	L	Write	I _{cc}	High-Z	Write Cycle

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	mın	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	V_{SS}	0	0	0	V
	VIH	2.2	_	6.0	v
Input Voltage	V_{IL}	-0.5*1	_	0.8	V

Note) *1. -3.0V for pulse width ≤ 20 ns

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to +70°C)

T.A	Sumah al	Test Conditions	H	M6267-	35	НМ	Unit		
Item	Symbol	Test Conditions	min	typ*1	max	min	typ*1	max	Ont
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{IN} = V_{SS} to V_{CC}	_	-	10	-	_	10	μA
Output Leakage Current	$ I_{LO} $	CS=V _{IH} , V _{OUT} =V _{SS} to V _{CC}	_	_	10	_		10	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}$ = V_{IL} , I_{OUT} =0mA, min. cycle	_	40	100	_	40	80	mA
	I_{SB}	CS=V _{IH} , min cycle	-	10	20	-	10	20	mA
Stand by Power Supply Current		$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V},$	_	0.02	2	_	0.02	2	mA
	I _{SB1}	$0V \le V_{IN} \le 0.2V \text{ or} $ $V_{CC} - 0.2V \le V_{IN}$	_	1*2	50*2	_	1*2	50*2	μΑ
	V_{OL}	I_{OL} = 8mA	_	-	0.4	_	-	0.4	v
Output Voltage	V _{OH}	<i>I_{OH}</i> = -4mA	2.4		_	2.4		_	v

Notes) *1. Typical limts are at $V_{CC} = 5V$, $T_a = 25^{\circ}$ C and specified loading.

CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

ltem	Symbol	typ.	max	Unit	Conditions
Input Capacitance	Cin	_	5	pF	V: - 0 V
Output Capacitance	Cour		7	pF	Vour - 0 V


Note) This parameter is sampled and not 100% tested

■ AC CHARACTERISTICS (V_{CC} = 5V ±10%, T_a = 0 to +70°C, unless otherwise noted) • AC TEST CONDITIONS


Input pulse levels: V_{SS} to 3.0V Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output load: See Figure



* Including scope and jig.




* Including scope and jig.

^{*2.} This characteristics is guaranteed only for L-version.


Read Cycle

Item	Symbol	HM6267-35		HM6267-45		HM6267-55		Unit	Notes
Item	Symbol	min	max	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	35	-	45	-	55	_	ns	1
Address Access Time	t_{AA}	-	35	-	45	-	55	ns	
Chip Select Access Time	t _{ACS}	-	35	-	45	-	55	ns	
Output Hold from Address Change	t _{OH}	5	_	5	-	5	_	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	-	5	-	5	-	ns	2,3,7
Chip Deselectio to Output in High Z	tHZ	0	30	0	30	0	30	ns	2,3,7
Chip Selectio to Power Up Time	t_{PU}	0	-	0	_	0	-	ns	
Chip Deselection to Power Down Time	t _{PD}	_	20	-	30	_	30	ns	

●TIMING WAVEFORM OF READ CYCLE NO. 1 4) 5)



●TIMING WAVEFORM OF READ CYCLE NO. 2 4) 6)




- Notes) 1. All Read Cylce timing are referenced from last valid address to the first transitioning address.
 - 2. At any given temperature and voltage condition, t_{HZ} max, is less than t_{LZ} min. both for a given device and from device to device.
 - Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 WE is High for READ cycle.

 - 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
 - 6. Addresses valid prior to or coincident with CS transition low.
 - 7. This parameter is sampled and not 100% tested.


Write Cycle

		HM62	HM6267-35		HM6267-45		НМ6267-55		Notes
Item	Symbol	min	max	min	max	min	max	Unit	140103
Write Cycle Time	t _{WC}	35	_	45	-	55	-	ns	2
Chip Selection to End of Write	t _{CW}	30	-	40	-	50	_	ns	
Address Valid to End of Write	t _{AW}	30	-	40	-	50	-	ns	
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns	
Write Pulse Width	twp	20	-	25	-	35	-	ns	
Write Recovery Time	twR	0	_	0	-	0	_	ns	
Data Valid to End of Write	t _{DW}	20	-	25	-	25	-	ns	
Data Hold Time	t _{DH}	0	_	0	-	0	-	ns	
Write Enabled to Output in High Z	twz	0	20	0	25	0	25	ns	3,4
Output Active from End of Write	tow	0	-	0	_	0	-	ns	3,4

• TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled)



• TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled)



Notes) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.

- 2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
- 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.


BLOW V_{cc} DATA RETENTION CHARACTERISTICS $(0^{\circ}C \le Ta \le 70^{\circ}C)$

This characteristics is guaranteed only for L-version

Parameter	Symbol	nbol Test Conditions		typ	max	Unit
Vcc for Data Retention	Vor	$\overline{CS} \ge V_{CC} - 0.2V$	2.0	_	_	v
Data Retention Current	Iccox	$V_{**} \ge V_{CC} - 0.2V \text{ or } 0V \le V_{**} \le 0.2V$	_	-	30*2 20*3	μA
Chip Deselect to Data Retention Time	ton		0	_	_	ns
Operation Recovery Time	t _R	see retention waveform	IRC *1	-	-	ns


Notes) *1 tat - Read Cycle Time

OLOW VCC DATA RETENTION WAVEFORM




SUPPLY CURRENT VS. SUPPLY VOLTAGE

SUPPLY CURRENT VS. AMBIENT TEMPERATURE




^{*2} Vcc -3 OV *3 Vcc -2 OV


ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE



8192-word x 8-bit High Speed CMOS Static RAM

■ FEATURES

• Low Power Standby

Low Power Operation

Standby: 0.1mW (typ.)
10µW (typ.) L-/LL-version
Operating: 15mW/MHz (typ.)

• Fast access Time

100ns/120ns/150ns (max.)


Single +5V Supply

- Completely Static Memory. No clock or Timing Strobe Required
- . Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-/LL-version)


■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6264AP-10	100ns	
HM6264AP-12	120ns	
HM6264AP-15	150ns	
HM6264ALP-10	100ns	(00 :1 20 :
HM6264ALP-12	120ns	600 mil 28 pin Plastic DIP
HM6264ALP-15	150ns	Plastic DIP
HM6264ALP-10L	100ns	
HM6264ALP-12L	120ns	1
HM6264ALP-15L	150ns	
HM6264ASP-10	100ns	
HM6264ASP-12	120ns	1
HM6264ASP-15	150ns	
HM6264ALSP-10	100ns	300 mil 28 pin
HM6264ALSP-12	120ns	Plastic DIP
HM6264ALSP-15	150ns	Plastic DIP
HM6264ALSP-10L	100ns	
HM6264ALSP-12L	120ns	
HM6264ALSP-15L	150ns	
HM6264AFP-10	100ns	
HM6264AFP-12	120ns	
HM6264AFP-15	150ns	
HM6264ALFP-10	100ns	28 pin
HM6264ALFP-12	120ns	Plastic SOP
HM6264ALFP-15	150ns	(Note)
HM6264ALFP-10L	100ns	
HM6264ALFP-12L	120ns	
HM6264ALFP-15L	150ns	


Note) T is added to the end of the type no. for a SOP of 3.00 mm (max.) thickness.



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage ^{*1}	V_T	-0.5*2 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (Under Bias)	Thias	-10 to +85	°C

Notes) *1. With respect to V_{SS} . *2. -3.0V for pulse width \leq 50ns

■ TRUTH TABLE

	<u></u>	••••	702				
WE	CS,	CS ₂	ŌĒ	Mode	I/O Pin	VCC Current	Note
×	Н	×	Х	Not Selected	High Z	ISB,ISB1	
×	×	L	X	(Power Down)	High Z	ISB,ISB1	
Н	L	Н	Н	Output Disabled	High Z	ICC	
Н	L	Н	L	Read	Dout	ICC	Read Cycle
L	L	Н	Н	Write	Din	ICC	Write Cycle (1)
L	L	Н	L	Wille	Din	I _{CC}	Write Cycle (2)

X: H or L

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70°C)

Item	Symbol	min	typ	max	Unit
Sugarla Vale	Vcc	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V
1	VIH	2.2		6.0	V
Input Voltage	V _{II} .	-0.3*1		0.8	V

Note) *1. -3.0V for pulse width ≤ 50 ns

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to +70°C)

Item	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{in} = V_{SS}$ to V_{CC}	_	_	2	μA
Output Leakage Current	I _{LO}	$\overline{\text{CS1}} = V_{IH}$ or $\text{CS2} = V_{IL}$ or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{WE}} = V_{IL}$, $V_{I/O} = V_{SS}$ to V_{CC}		_	2	μΑ
Operating Power Supply Current	I _{CCDC}	$\overline{\mathrm{CS1}} = V_{IL}$, $\mathrm{CS2} = V_{IH}$, $I_{I/O} = 0 \mathrm{mA}$	_	7	15	mA
	I.a.	Min. cycle, duty=100%, $\overline{CS1}$ = V_{IL} , CS2= V_{IH}		30	45*5	mA
	I_{CC1}	$I_{I/O}$ =0mA		30	55*6	*****
Average Operating Current	I _{CC2}	Cycle time = 1μ s, duty = 100% , $I_{I/O}$ = 0 mA, $\overline{CS1} \le 0.2$ V, $CS2 \ge V_{CC}$ -0.2 $V_{IH} \ge V_{CC}$ -0.2 V _{IL} ≤ 0.2 V	_	3	5	mA
	I_{SB}	$\overline{\text{CS1}} = V_{IH} \text{ or } \text{CS2} = V_{IL}$		1	3	mA
Standby Power Supply Current			-	0.02	2	mA
	I _{SB1} *2	$CS1 \ge V_{CC} - 0.2V$, $CS2 \ge V_{CC} - 0.2V$ or $0V \le OS2 \le 0.2V$, $0V \le V_{in}$		2*3	100*3	
			_	2*4	50*4	μA
Output Voltage	VOL	<i>I_{OL}</i> = 2.1mA	_	_	0.4	V
Output Voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V

Notes) *1. Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading. *2. V_{IL} min=-0.3V *3. This characteristics is guaranteed only for L-version.

*4. This characteristics is guaranteed only for LL-version.

*5. For 120ns/150ns version. *6. For 100ns version.

CAPACITANCE $(f = 1 \text{MHz}, T_a = 25^{\circ}\text{C})$

·					
Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	-	5	pF
Input/Output Capacitance	C1/0	$V_{I/O} = 0V$	-	7	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to +70°C)

AC TEST CONDITIONS

Input Pulse Levels: 0.8V/2.4V Input Rise and Fall Time 10ns Input Timing Reference Level: 1.5V Output Timing Reference Level: 0.8V/2.0V


Output Timing Reference Level: HM6264A-10 1.5V HM6264A-12/15 0.8V/2.0V

Output Load: 1TTL Gate and C_L (100pF) (including scope and jig)

• READ CYCLE

Item		Symbol	HM62	64A-10	HM62	64A-12	HM626	54A-15	Unit
		Symbol	min	max	min	max	min	max	Unit
Read Cycle Time		t _{RC}	100	_	120	_	150	_	ns
Address Access Time		t _{AA}	-	100	-	120	_	150	ns
Chip Selection to Output	CS1	tCO1	_	100	_	120	-	150	ns
——————————————————————————————————————	CS2	tCO2	_	100	_	120	-	150	ns
Output Enable to Output V	alid	tOE	-	50	-	60	_	70	ns
Chip Selection to	CS1	tLZ1	10	_	10	_	15	-	ns
Output in Low Z	CS2	tLZ2	10	_	10	_	15	_	ns
Output Enable to Output in	Low Z	tOLZ	5	_	5	_	5	_	ns
Chip Deselection to	CS1	tHZ1	0	35	0	40	0	50	ns
Output in High Z	CS2	tHZ2	0	35	0	40	0	50	ns
Output Disable to Output in High Z		^t OHZ	0	35	0	40	0	50	ns
Output Hold from Address	Change	t _{OH}	10	-	10	_	10	_	ns


- Notes) 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 - At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from d device to device.




. WRITE CYCLE

Item	Symbol	HM6264A-10		HM6264A-12		HM6264A-15		TT!4	
Item	Symbol	min	max	min	max	min	max	Unit	
Write Cycle Time	tWC	100	_	120	_	150	_	ns	
Chip Selection to End of Write	tCW	80	_	85	_	100	_	ns	
Address Setup Time	tAS	0	_	0	_	0		ns	
Address Valid to End of Write	t _{AW}	80	-	85	-	100	l –	ns	
Write Pulse Width	tWP	60	_	70		90	_	ns	
Write Recovery Time	twR	0	_	0	_	0	_	ns	
Write to Output in High Z	tWHZ	0	35	0	40	0	50	ns	
Data to Write Time Overlap	t _{DW}	40	_	40	_	50	_	ns	
Data Hold from Write Time	t _{DH}	0	_	0	_	0	_	ns	
Output Enable to Output in High Z	tOHZ	0	35	0	40	0	50	ns	
Output Active from End of Write	tow	5	_	5	_	5	-	ns	

WRITE CYCLE (1) (OE clock)



• WRITE CYCLE (2) (OE Low Fix)



- NOTES: 1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high, t_{WP} is measured from the beginning of write to the end of write.
 - 2) t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - If CSI goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.
 - 8) Dout is the read data of next address.
 - 9) If CSI is low and CS2 is high during this period, I/O pins are in the output state Therefore, the input signals of opposite phase to the outputs must not be applied to them.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)


This characteristics is guaranteed only for L/LL-version.

Item	Symbol	Test Condition	min	typ	max	Unit
V _{CC} for Data Retention	V_{DR}	$\overline{\text{CS1}} \ge V_{CC}$ -0.2V, $\text{CS2} \ge V_{CC}$ -0.2V or $\text{CS2} \le 0.2$ V	2.0	-	_	v
Data RetentionCurrent	<i>I</i>	$\frac{V_{CC}}{\overline{CS1}} \ge \frac{3.0V}{V_{CC}} - 0.2V$		1*1	50*1	
Data Retention Current	I _{CCDR}	$CS1 \le V_{CC} - 0.2V$ $CS2 \ge V_{CC} - 0.2V \text{ or } 0V \le CS2 \le 0.2V, 0V \le V_{in}$	_	1*2	25*2	μΑ
Chip Deselect to Data Retention Time	tCDR	See Retention Waveform	0	_		ns
Operation Recovery Time	t _R	Dec Retention wavelerin	tRC*3	_	_	ns


- Notes) *1. V_{IL} min = -0.3V, 20 μ A max at T_a =0 to 40°C, This characteristics is guaranteed only for L-version. *2. V_{IL} min = -0.3V, 10 μ A max at T_a = 0 to 40°C, This characteristics is guaranteed only for LL-version.

 - *3. tRC = Read Cycle Time

• LOW Vcc DATA RETENTION WAVEFORM (1) (CS1 Controlled)




• LOW Vcc DATA RETENTION WAVEFORM (2) (CS2 Controlled)




Note) In Data Retention Mode, CS2 controls the Address, WE, CSI, OE and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, CS2 must satisfy either CS2 $\geq V_{CC}$ -0.2V or CS2 ≤ 0.2 V. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.


SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




SUPPLY CURRENT VS. FREQUENCY




ACCESS TIME VS.
LOAD CAPACITANCE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE



HM6288 Series

16384-word×4-bit High Speed CMOS Static RAM

The Hitachi HM6288 is a high speed 64k static RAM organized as 16-kword x 4-bit. It realizes high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6288, packaged in a 300 mil plastic DIP and SOJ, is available for high density mounting. Low power version retains the data with battery back up.

FEATURES

- Single 5V Supply and High Density Plastic Package.
- High Speed: Fast Access Time 25/35/45 ns (max.)
- Low Power dissipation


Active mode 300mW (typ.) Standby mode 100µW (typ.)


- Completely Static Memory
 No Clock or Timing Strobe Required.
- Equal Access and Cycle Times.
- Directly TTL Compatible All Inputs and Outputs.

ORDERING INFORMATION


Type No.	Access Time	Package
HM6288P-25	25 ns	300 mil
HM6288P-35	35 ns	22-pin
HM6288LP-25	25 ns	Plastic DIP
HM6288LP-35	35 ns	(DP-22NB)
HM6288JP-25	25ns	300 mil
HM6288JP-35	35ns	24-pin
HM6288LJP-25 HM6288LJP-35	25 ns 35 ns	SOJ (CP-24D)

BBLOCK DIAGRAM





PIN ARRANGEMENT



■Pin Description

Function
Address
Input/Output
Chip Select
Write Enable
Power Supply
Ground

(Top View)

MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VT	-0.5*1 to +7.0	v
Power Dissipation	P _T	1.0	w
Operating Temperature	T.,.	0 to +70	°C
Storage Temperature	Tate	-55 to +125	°C
Temperature under Bias	T	-10 to +85	° C

Note *1 V_T min = -2 0V for pulse width \leq 10ns

TRUTH TABLE

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Standby	IsB, IsB1	High Z	-
L	Н	Read	Icc	Dout	Read'Cycle 1, 2
L	L	Write	Icc .	Din	Write Cycle 1, 2

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0 to $+70^{\circ}$ C)

Parameter	Symbol	mın	typ	max	Unit
C1 V-14	Vcc	4.5	5.0	5.5	v
Supply Voltage	Vss	0	0	0	v
Input High (logic 1) Voltage	Vih	2.2		6.0	v
Input Low (logic 0) Voltage	VIL	-0.5*1	_	0.8	v

Note. *1. $V_{IL} \min = -2.0 \text{V}$ for pulse width $\leq 10 \text{ns}$

IDC AND OPERATING CHARACTERISTICS (Ta=0 to +70°C, $Vcc=5V\pm10\%$, Vss=0V)

Parameter	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	ILI	$V_{CC} = MAX$. $V_{IN} = V_{SS}$ to V_{CC}	_	-	2 0	μA
Output Leakage Current	ILO	$\overline{CS} = V_{IH}, V_{I/O} = V_{SS}$ to V_{CC}	-	-	2.0	μA
Operating Power Supply Current	Icc	$\overline{CS} = V_{IL}$, $I_{I/O} = 0$ mA, min. cycle	_	60	120	mA
Standby Vcc Current	Isa	CS= ViH, min. cycle	_	15	30	mA
C4	IsB1*2	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}$	_	0.02	2.0	mA
Standby Vcc Current 1	IsB1*3	$0V \le V_{IN} \le 0.2V$ or $V_{CC} - 0.2V \le V_{IN}$	_	0.02	0.1	mA
Output Low Voltage	Vol	IoL=8mA	_	_	0.4	v
Output High Voltage	Voн	$I_{OH} = -4.0 \text{mA}$	2.4	_	-	v

Notes. * 1. Typical limits are at Vcc = 5.0V, Ta = +25°C and specified loading * 2. P version * 3. LP version

ECAPACITANCE ($Ta=25^{\circ}\text{C}, f=1.0\text{MHz}$)

Parameter	Symbol Test Conditions		min	max	Unit
Input Capacitance	Cin	$V_{in} = 0$ V	-	6	pF
Input/Output Capacitance	Cı/o	$V_I/o = 0$ V	_	8	pF


Note: This parameter is sampled and not 100% tested


MAC CHARACTERISTICS

AC Test Conditions

Input pulse levels: 0V to 3.0V Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V Output load: See Figure






Output Load (B) (for t_{HZ} , t_{LZ} , $t_{WZ} \& t_{OW}$)

■ READ CYCLE


Parameter	Symbol	HM6288-25		HM6288-35		T 1 14	
rarameter	Symbol	min	max	min	max	Unit	
Read Cycle Time	t _{RC}	25	_	35	_	ns	
Address Access Time	t _{AA}		25	-	35	ns	
Chip Select Access Time	tACS	_	25	_	35	ns	
Output Hold from Address Change	t _{OH}	3	_	5	_	ns	
Chip Selection to Output in Low Z	t _{LZ} *	5	_	5	_	ns	
Chip Deselection to Output in High Z	t _{HZ} *	0	12	0	20	ns	
Chip Selection to Power Up Time	t _{PU}	0	—	0	_	ns	
Chip Seselection to Power Down Time	t _{PD}	_	25		30	ns	

* Transition is measured ±200mV from steady state voltage with Load(B) This parameter is sampled and not 100^{o}_{o} tested

● Timing Waveform of Read Cycle No.1 [1] [2]



● Timing Waveform of Read Cycle No.2 [1] [3]



- Notes 1 WE is High for Read Cycle
 - 2 Device is continuously selected, $\overline{CS} = V_{IL}$
 - 3 Address Valid prior to or coincident with CS transition Low


(2) HITACHI

■ WRITE CYCLE


Parameter	Symbol	HM6288-25		HM6288-35		Unit	
rarameter	Symbol	min	max	min	max	Onit	
Write Cycle Time	t _{WC}	25	_	35	_	ns	
Chip Selection to End of Write	t _{CW}	20	_	30	_	ns	
Address Valid to End of Write	t _{AW}	20	_	30	_	ns	
Address Setup Time	tAS	0	-	0	_	ns	
Write Pulse Width	t _{WP}	20	_	30	-	ns	
Write Recovery Time	twR	0	_	0	_	ns	
Date Valid to End of Write	t _{DW}	12	_	20	_	ns	
Data Hold Time	t _{DH}	0	_	0	T -	ns	
Write Enabled to Output in High Z	twz*	0	8	0	10	ns	
Output Active from End of Write	tow*	5	-	5	_	ns	

^{*} Transition is measured $\pm 200 mV$ from steady state voltage with Load (B) This parameter is sampled and not 100% tested

● Timing Waveform of Write Cycle No.1 (WE Controlled)



● Timing Waveform of Write Cycle No.2 (CS Controlled)



Notes) 1 A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} ($\ln p$) 2 $\ln p$ is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle

- ${\bf 3}\;\; {\bf During\; this\; period}, I/O\; pins\; are\; in\; the\; output\; state\; so\; that\; the\; input\; signals\; of\; opposite\; phase\; to\; the\;$ outputs must not be applied
- 4 If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state
- 5 If CS is low during this period, I/O pins are in the output state after tow. Then the data input signals of opposite phase to the outputs must not be applied to them
- 6. Dout is the same phase of write data of this write cycle, if twn is long enough

• Low Vcc Data Retention Characteristics (Ta = 0 to +70°C)

(This Characteristics is guaranteed only for L-version.)


Parameter	Symbol	Mın	Тур	Max	Unit	Test Conditions	
Vcc for data retention	VDR	2.0	_	_	v	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}$ $V_{CS} \ge V_{CC} - 0.2\text{V} \text{ or}$	
Data retention current	Iccdr	_	_	50 ²⁾ 35 ³⁾	μA	$0V \le V_{in} \le 0.2V \text{ or}$ $0V \le V_{in} \le 0.2V$	
Chip deselect to data retention time	tcdr	0	-	_	ns	C	
Operation recovery time	tr	trc1)	_	_	ns	See retention waveform	

NOTE 1 trc = Read cycle time


 $2 V_{CC} = 3.0 V$

3 Vcc = 20V


Low Vcc Data Retention Waveform




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. LOAD CAPACITANCE




ACCESS TIME VS. AMBIENT TEMPERATURE




SUPPLY CURRENT VS. FREQUENCY




LOW LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE




HIGH LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE(1)




OUTPUT CURRENT VS. OUTPUT VOLTAGE(2)



STANDBY CURRENT VS. AMBIENT TEMPERATURE




STANDBY CURRENT VS. SUPPLY VOLTAGE



@HITACHI

STANDBY CURRENT VS. INPUT VOLTAGE



16384-word'x 4-bit High Speed Hi-BiCMOS Static RAM

EFEATURES

• Super Fast Access Time: 25/30ns (max.)

Low power Operation

Operating: 230mW (typ), Standby: 10mW (typ)

• +5V Single Supply

Completely Static Memory —

No Clock or Timing Strobe required


• Balanced Read and Write Cycle Time

• Fully TTL compatible Input and Output

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6788P-25	25ns	300 mil 22 pin
HM6788P-30	30ns	Plastic DIP

BBLOCK DIAGRAM




BABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to Vss pin	V_T	-0.5 to +7.0	v
Power Dissipation	PT	1.0	w
Operating Temperature	Topr	0 to +70	·c
Storage Temperature (with bias)	Tug (bias)	-10 to +85	·c
Storage Temperature	Tstg	-55 to +125	·c



PIN ARRANGEMENT



TRUTH TABLE

<u>c</u> s	WE	Mode	Vcc Current	Output Pin	Ref. Cycle
Н	×	Not selected	Isb, Isb1	High Z	_
L	Н	Read	Icc, Iccı	Dout	Read Cycle (1) (2)
L	L	Write	Icc, Iccı	Din	Write Cycle (1) (2)

^{×:} H or L

TRECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	Vss	0	0	0	v
Input High Voltage	ViH	2.2	_	6.0	v
Input Low Voltage	VIL	-0.5*1	_	0.8	v

Note) #1 -30V with 20ns pulse width

EDC AND OPERATING CHARACTERISTICS ($Vcc=5V\pm10\%$, $Ta=0^{\circ}C$ to $+70^{\circ}C$)


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	<i>I</i> LI	$V_{CC} = 5.5 \text{V}, V_{IN} = V_{SS} \text{ to } V_{CC}$	_	_	2	μA
Output Leakage Current	ILO	$\overline{CS} = V_{IH}, V_{I/o} = V_{SS}$ to V_{CC}	_	_	2	μA
Opearating Power Supply Current	Icc	$\overline{\text{CS}} = V_{IL}, I_I/v = 0\text{mA}$	_		80	mA
Average Operating Current	Iccı	Min. Cycle, Duty: 100%	_	_	120	mA
Canadha Danna Canada Canada	Isa	$\overline{\text{CS}} = V_{IH}$	_	_	30	mA
Standby Power Supply Current	I _{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}, \ V_{IN} \le 0.2\text{V} \text{ or } V_{IN} \ge V_{CC} - 0.2\text{V}$			10	mA
Output Low Voltage	Vol	IoL=8mA	_	_	0.5	v
Output High Voltage	Voн	<i>Iон</i> = −4mA	2.4	_	_	v

■AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C, unless otherwise noted)


AC Test Conditions

Input pulse levels: V_{SS} to 3.0V Input rise and fall time: 4ns

Input and Output reference levels: 1.5V Output Load: See Figure



Output Load A



Output Load B (tCHZ, tWHZ, tCLZ, tOW)


• READ CYCLE

Item	Symbol	HM6788-25		HM6788-30		Unit
item	Symbol	mın	max	mın	max	1 Onic
Read Cycle Time	trc	25	_	30	Name of the latest of the late	ns
Address Access Time	taa	_	25	anar .	30	ns
Chip Select Access Time	tacs	_	25	_	30	ns
Chip Selection to Output in Low Z	tcLZ* 2	0		0	-	ns
Chip Deselection to Output in High Z	tcHz* 2	0	10	0	12	ns
Output Hold from Address Change	toн	5	wanne	5	-	ns
Chip Selection to Power Up Time*1	tru	0	_	0		ns
Chip Deselection to Power Down Time*1	t _{PD}	_	20	_	30	ns
Input Voltage Rise/Fall Time*3	tr	****	150	_	150	ns


Notes) #1 This parameter is sampled and not 100% tested

- *1 This parameter is sampled and not 100% cested. *2 Transition is measured ±200mV form steady state voltage with Load (B). This parameter is sampled and not 100% tested. *3 If ti becomes more than 150ns, there is possibility of function fail.
 - please contact your nearest Hitachi Sales Dept regarding specification

• Timing waveform of Read Cycle No. 1







Note) *1. $\overline{WE} = V_{IH}$ *2. $\overline{CS} = V_{IL}$ *3. Address valid prior to or coincident with \overline{CS} transition Low.


WRITE CYCLE

Item	Symbol	НМ	5788-25	HM6		
	Symbol	min	max	mın	max	Unit
Write Cycle Time	twc	25	_	30	-	ns
Chip Selection to End of Write	tcw	20	_	25		ns
Address Setup Time	tas	0	-	0	_	ns
Address Valid to End of Write	t AW	20	_	25		ns
Write Pulse Width	twp	20		25	-	ns
Write Recovery Time	twr	0	_	0	_	ns
Write to Output in High Z	twHz*1	0	10	0	12	ns
Data Valid to End of Write	tow	15	_	15		ns
Data Hold Time	tdн	5	_	5	-	nş
Output Active from End of Write	tow *1	0	_	0	_	ns


^{*1} Transition is measured ±200mV from steady state voltage with Lood(B) This parameter is sampled and not 100% tested



• Timing waveform of Write Cycle No. 1 (WE Controlled)



• Timing waveform of Write Cycle No. 2 (CS Controlled)



- Notes) *1. A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE} .
 - *2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *3. Dout is the same phase of write data of this write cycle.
 - *4. If the CS low transition occurs after the WE low transition, output remain in a high impedance state.
 - *5. If CS is low during this period, 1/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
 - *6. tWR is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

EXAMPLE 1.0 CAPACITANCE ($Ta = 25^{\circ}C$, f = 1.0 MHz)

Item	Symbol	min	typ	max	Conditions
Input Capacitance	Cin		- manga	6 0	$V_{IN} = 0V$
Input/Output Capacitance	C1/0			8.0	$Vov\tau = 0V$

Note) This parameter is sampled and not 100^{o}_{o} tested

HM6788H Series

16384-word x 4-bit High Speed Hi-BiCMOS Static RAM

Features

• Super Fast Access Time: 15/20ns (max.)


 Low power Operation Operating: 280mW (typ)

+5V Single Supply

Completely Static Memory —
 No Clock or Timing Strobe required

• Equal Access and Cycle Times


• Fully TTL compatible Input and Output




Ordering Information

Type No.	Access Time	Package
HM6788HP-15	15ns	300 mil 22 pin
HM6788HP-20	20ns	Plastic DIP

Block Diagram



Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to Vss pin	V_T	-0.5 to $+7.0$	v
Power Dissipation	Pτ	1.0	' W
Operating Temperature	Topr	0 to +70	·c
Storage Temperature (with bias)	Tate (bias)	-10 to +85	·c
Storage Temperature	Tets	-55 to +125	,c

Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.



Truth Table

C S	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isbı	High Z	
 L	Н	Read	Icc, Iccı	Data Out	Read Cycle (1), (2)
 L	L	Write	Icc, Iccı	Data In	Write Cycle (1), (2)

×: H or L

Recommended DC Operating Conditions (0°C $\leq Ta \leq 70$ °C)

Item	Symbol	min	typ	max	Unit
Constant Walks as	Vcc	4.5	5.0	5.5	v
Supply Voltage	Vss	0	0	0	v
Input High Voltage	V _{IH}	2.2	_	6.0	v
Input Low Voltage	VIL	-0.5*1	_	0.8	v

Note) *1. -3.0V with 10ns pulse width.

DC and Operating Characteristics ($V_{CC}=5V\pm10\%$, $Ta=0^{\circ}C$ to $+70^{\circ}C$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	ILI	$V_{CC} = 5.5 \text{V}, V_{IN} = V_{SS} \text{ to } V_{CC}$	_	_	2	μA
Output Leakage Current	ILO	$\overline{CS} = V_{IH}, V_{I/o} = V_{SS}$ to V_{CC}	-	_	10	μA
Opearating Power Supply Current	Icc	$\overline{CS} = V_{IL}, I_I/o = 0 \text{mA}$	_	_	100	mA
Average Operating Current	Iccı	Min. Cycle, Duty: 100% II/O = 0mA	_	_	120	mA
Standby Davie Comply Comme	Isa	$\overline{\text{CS}} = V_{IH}$	-	_	30	mA
Standby Power Supply Current	I _{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, \ V_{IN} \le 0.2 \text{V} \text{ or } V_{IN} \ge V_{CC} - 0.2 \text{V}$		_	10	mA
Output Low Voltage	Vol	IoL = 8mA	-	-	0.4	v
Output High Voltage	Vон	<i>Iон</i> = −4mA	2.4	_	_	v


AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_e = 0$ to +70°C, unless otherwise noted)

AC Test Conditions

Input pulse levels: V_{SS} to 3.0V Input rise and fall time: 4ns

Input and Output reference levels: 1.5V

Output Load: See Figure




Read Cycle


Item	Symbol	hol HM6788H-15		HM6788H-20		- Unit	Note
	Symbol	min	max	min	max	- Omt	Note
Read Cycle Time	tRC	15	_	20	_	ns	
Address Access Time	t_{AA}	_	15	-	20	ns	
Chip Select Access Time	tACS	_	15	_	20	ns	
Chip Selection to Output in Low Z	t_{LZ}	3	_	3	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	6	0	8	ns	1,2
Output Hold from Address Change	^t OH	3	_	3	_	ns	

- Note) *1. This parameter is sampled and not 100% tested.
 - *2. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• Timing waveform of Read Cycle No. 1*1,*2



Timing waveform of Read Cycle No. 2*1,*3




- Note) *1. $\overline{WE} = V_{IH}$ *2. $\overline{CS} = V_{IL}$ *3. Address valid prior to or coincident with \overline{CS} transition Low.

Write Cycle


Item	Symbol	Symbol HM6788H-15		HM67	88H-20	– Unit	Note
	Symbol	min	max	min	max	- Omi	Note
Write Cycle Time	t _{WC}	15	_	20	-	ns	2
Chip Selection to End of Write	t _{CW}	10	_	15	_	ns	
Address Setup Time	t_{AS}	0	_	0	_	ns	
Address Valid to End of Write	t _{AW}	10	_	15	_	ns	
Write Pulse Width	tWP	10	_	15	_	ns	
Write Recovery Time	twR	1	_	1	_	ns	
Write Enable to Output in High Z	t _{WZ}	0	6	0	8	ns	3, 4
Data Valid to End of Write	t _{DW}	9	_	10	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	ns	
Output Active from End of Write	tow	0	_	0	-	ns	3, 4

- Note) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 - 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 - 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.
 - 4. This parameter is sampled and not 100% tested.

• Timing waveform of Write Cycle No. 1 (WE Controlled)



• Timing waveform of Write Cycle No. 2 (CS Controlled)



Note)*1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. (twp)

- *2. twR is measured from the earlier of CS or WE going high to the end of write cycle.
- *3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- *4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- *5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- *6. Data Out is the same phase of write data of this write cycle.

Capacitance (Ta=25°C, f=1.0MHz)

Item	Symbol	min	typ	max	Conditions
Input Capacitance	Cin	_	-	6.0	$V_{IN} = 0V$
Input/Output Capacitance	Cı/o	_	_	10	<i>VI/O</i> = 0V

Note) This parameter is sampled and not 100% tested.



HM6788HA Series_Preliminary

16384-Word × 4-Bit High Speed Static RAM


■ FEATURES


- No Clock or Timing Strobe Required
- Fully TTL Compatible—All Inputs and Outputs

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6788HAP-12 HM6788HAP-15	12ns 15ns	300 mil 22 pin Plastic DIP
HM6788HAP-20	20ns	(DP-22NB)

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT

A ₀	1	22	□ vcc			
A1 [2	21	A13			
A2 [3	20	A ₁₂			
Аз 🗌	4	19	A11			
A4 🗌	5	18	A10			
A5 🗌	6	17	A9			
A6 🗌	7	16	☐ I/O ₁			
A7 [8	15	☐ I/O ₂			
A8 🗌	9	14	☐ I/O ₃			
cs 🗆	10	13	☐ I/O4			
Vss 🗌	11	12	WE			
'						
(Top View)						

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Temperature Under Bias	T _{bias}	-10 to +85	°C

■ RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Typ.	Max.	Unit
Cumula Valtage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V _{IH}	2.2	_	6.0	V
Input Low (Logic 0) Voltage	V _{IL}	-3.0*	_	0.8	V

^{*}Pulse width \leq 10ns, DC: -0.5V

■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	X	Not Selected	I _{SB} , I _{SB1}	High Z	
L	Н	Read	I _{CC} , I _{CC1}	Data Out	Read Cycle (1), (2)
L	L	Write	I _{CC} , I _{CC1}	Data In	Write Cycle (1), (2)

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, $V_{SS} = 0V$)


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}	_	_	2	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{to} \text{V}_{\text{CC}}$	_	_	10	μA
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}}, = 0\text{mA}$	_	_	100	mA
Average Operating Current	I _{CC1}	Min. Cycle Duty: $100\% I_{I/O} = 0mA$	_	_	120	mA
Standby Power Supply Current	I _{SB}	$\overline{\text{CS}} = \text{V}_{\text{IH}}$	_	_	30	mA
Standby Power Supply Current (1)	I _{SB1}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$			10	mA
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_		V

AC TEST CONDITIONS

Input Pulse Levels: V_{SS} to 3.0V
Input Timing Reference Levels: 1.5V

• Output Load: See Figure

Input Rise and Fall Times: 4nsOutput Reference Levels: 1.5V



^{*}Including scope and jig capacitance.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Max.	Unit	Conditions
Input Capacitance	C _{IN}	6.0	pF	$V_{IN} = 0V$
Input/Output Capacitance	C _{I/O}	10.0	pF	$V_{I/O} = 0V$

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

• Read Cycle

Tanan	Symbol	HM6788HA-12		HM6788HA-15		HM6788HA-20		Unit	Notes
Item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Read Cycle Time	t _{RC}	12	I –	15	_	20	_	ns	_
Address Access Time	t _{AA}	_	12	_	15	_	20	ns	_
Chip Select Access Time	t _{ACS}	_	12	_	15	_	20	ns	_
Output Hold from Address Change	t _{OH}	4	I	4	_	4	_	ns	_
Chip Selection to Output in Low Z	t _{LZ}	3	l –	5		5	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	6	0	6	0	8	ns	1, 2

NOTES: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• Write Cycle

Item	Symbol	HM6788HA-12		HM6788HA-15		HM6788HA-20		Unit	Notes
nem	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Notes
Write Cycle Time	twc	12	_	15	_	20	_	ns	2
Chip Selection to End of Write	t _{CW}	8	_	10	_	15	_	ns	_
Address Valid to End of Write	t _{AW}	8		10		15	_	ns	I —
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	_
Write Pulse Width	t _{WP}	8	_	10	-	15		ns	_
Write Recovery Time	t _{WR}	0		0	-	0	_	ns	_
Data Valid to End of Write	t _{DW}	6	_	7	_	10	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	_
Write Enable to Output in High Z	t _{WZ}	0	6	0	6	0	8	ns	3, 4
Output Active from End of Write	t _{OW}	3	_	3	_	3	_	ns	3, 4


NOTES: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.

- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.




■ TIMING WAVEFORM

• Read Cycle (1) (1) (2)




• Read Cycle (2) (1) (3)




NOTES: 1. $\overline{\text{WE}}$ is High for READ cycle.

- 2. Device is continuously selected, $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.

• Write Cycle (1) (WE Controlled)



• Write Cycle (2) (CS Controlled)



NOTES:

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (twp).
- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- 5. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Dout is the same phase of write data of this write cycle.

HM6289 Series

16384-Word \times 4-Bit High Speed CMOS Static RAM (with \overline{OE})

The Hitachi HM6289 is a high speed 64k static RAM organized as 16-kword x 4-bit. It realizes high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6289, packaged in a 300-mil SOJ, is available for high density mounting. Low power version retains the data with battery back up.

Features

High speed

Access time: 25/35 ns (max)

· High density 24-pin SOJ package

Low power

Active mode: 300 mW (typ) Standby mode: 100 µW (typ)

· Single 5 V supply

· Completely static memory

No clock or timing strobe required


· Equal access and cycle times

· Directly TTL compatible: All inputs and outputs

Ordering Information

Type No.	Access Time	Package
HM6289JP-25	25 ns	300-mil
HM6289JP-35	35 ns	24-pin
HM6289LJP-25	25 ns	SOJ
HM6289LJP-35	35 ns	(CP-24D)


Pin Arrangement



Pin Description

Pin Name	Function
A0-A13	Address
I/O1-I/O4	Input/output
CS	Chip select
ŌĒ	Output enable
WE	Write enable
Vcc	Power supply
Vss	Ground

Block Diagram



Function Table

CS	ŌĒ	WE	Mode	Vcc Current	I/O pin	Ref. Cycle
Н	×	×	Not selected	Isb, Isbi	High-Z	-
L	L	Н	Read	Icc	Dout	Read cycle (1)–(3)
L	Н	L	Write	Icc	Din	Write cycle (1)–(2)
L	L	L	Write	Icc	Din	Write cycle (3)–(6)

Note: x; H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{in}	-0.5^{*1} to $+7.0$	V
Power dissipation	Pr	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Thias	-10 to +85	°C

Note: *1. Vin min = -2.0 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
	Vss	0	0	0	V
Input high (logic 1) voltage	Vін	2.2	-	6.0	V
Input low (logic 0) voltage	VIL	-0.5*1		0.8	V

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, VCC = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	ILil	-	No.	2.0	μΑ	Vcc = Max
						Vin = 0V to Vcc
Output leakage current	lIıol			2.0	μΑ	CS = Vih
						$V_{VO} = 0 V \text{ to } V_{CC}$
Operating Vcc current	Icc		60	120	mA	$\overline{\text{CS}} = \text{Vil.}, \text{Iyo} = 0 \text{ mA},$
						Min. cycle
Standby Vcc current	Isв		15	30	mA	CS = VIн, Min. cycle
Standby Vcc current (1)	Isв1*2		0.02	2.0	mA	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$
	IsB1*3		0.02	0.1	mA	$0V \le Vin \le 0.2 \text{ V or}$
						$V_{CC} - 0.2 \text{ V} \leq V_{in}$
Output low voltage	Vol		_	0.4	V	IoL = 8 mA
Output high voltage	Vон	2.4	_		V	Iон = −4.0 mA

Notes: *1. Typical limits are at VCC = 5.0 V, Ta = +25°C and specified loading.

*2. P-version

*3. LP-version

Capacitance (Ta = 25°C, f = 1MHz)


Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin			6	pF	Vin = 0 V
Input/output capacitance	Ci/o			8	pF	V I/O = 0 V

Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, VCC = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

Input pulse levels: Vss to 3.0 V
Input rise and fall times: 5 ns
Input and output timing reference levels: 1.5 V
Output load: See figures




Note: * Including scope & jig.

Read Cycle


Item	Symbol	НМе	5289-25	HM6	289-35	Unit
item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	trc	25		35	teriorista.	ns
Address access time	taa		25		35	ns
Chip select access time	tacs		25		35	ns
Chip selection to output in low-Z	tclz*1	5		5		ns
Output enable to output valid	toe		12		15	ns
Output enable to output in low-Z	toLz*1	0		0		ns
Chip deselection to output in high-Z	tcHz*1	0	12	0	20	ns
Chis disable to output in high-Z	toHz*1	0	10	0	10	ns
Output hold from address change	tон	3		5		ns
Chip selection to power up time	t PU	0		0		ns
Chip deselection to power down time	tPD .	-	25		30	ns

Note: *1. Output transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.


Read Timing Waveform (1) "



Read Timing Waveform (2) '1,'2,'4



Read Timing Waveform (3) 11,13,14



Notes: *1. WE is high for read cycle.


- *2. Device is continuously selected, $\overline{CS} = V_{IL}$.
- *3. Address valid prior to or coincident with CS transition low.
- *4. $\overline{OE} = V_{IL}$.

Write Cycle


•		HMe	HM6289-25		289-35	77 %
Item	Symbol	Min	Max	Min	Max	- Unit
Write cycle time	twc	25		35		ns
Chip selection to end of write	tcw	20		30		ns
Address valid to end of write	taw	20		30		ns
Address setup time	tas	0		0	_	ns
Write pulse width	twp	20		30		ns
Write recovery time	twr	0		0		ns
Output disable to output in high-Z*1	tonz	0	10	0	10	ns
Write to output in high-Z*1	twnz	0	8	0	10	ns
Data to write time overlap	tow	12		20		ns
Data hold from write time	tон	0		0		ns
Output active from end of write*1	tow	5		5		ns


Note: *1. Output transition is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.


Write Timing Waveform (1) $(\overline{OE} = High, \overline{WE} = Controlled)$




Write Timing Waveform (2) ($\overline{OE} = High$, $\overline{CS} = Controlled$)









Write Timing Waveform (4) $(\overline{OE} = Clocked, \overline{CS} = Controlled)$



Write Timing Waveform (5) $(\overline{OE} = Low, \overline{WE} = Controlled)$



Write Timing Waveform (6) $(\overline{OE} = Low, \overline{CS} = Controlled)$



- Notes: *1 A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp)
 - *2. twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - *3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.
 - *5. If CS is low during this period, I/O pins are in the output state after tow. Then the data input signals of opposite phase to the outputs must not be applied to them.
 - *6. Dout is the same phase of write data of this write cycle, if twn is long enough.
 - *7. If $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{OE}}$ high transition or after the $\overline{\text{OE}}$ transition, output remain in high impedance state.

Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.


Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	Vdr	2			V	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V},$
Data retention current	Iccdr			50*2	μΑ	Vin ≥ $Vcc - 0.2 V$ or
				35*3		$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Chip deselect to data retention time	tcdr	0			ns	See retention waveform
Operation recovery time	tr	trc*1			ns	

Note: *1. tRC = Read cycle time


*2. Vcc = 3.0 V

*3. Vcc = 2.0 V


Low Vcc Data Retention Waveform




Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Access Time vs. Supply Voltage




Access Time vs. Load Capacitance



Access Time vs. Ambient Temperature




Supply Current vs. Frequency




@HITACHI


Low Level input Voltage vs. Supply Voltage




High Level Input Voltage vs. Supply Voltage




Output Current vs. Output Voltage (1)




Output Current vs. Output Voltage (2)



Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage



@HITACHI

Standby Current vs. Input Voltage



HM6789 Series

16384-word x 4-bit High Speed Hi-BiCMOS Static RAM (with OE)

Features

- Low Power Dissipation (DC) Operating 230 mW (typ.)
- +5V Single Supply
- Completely Static Memory


No Clock or Timing Strobe Required

- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

Ordering Information


Type No.	Access Time	Package
HM6789P-25	25ns	300 mil 24 pin
HM6789P-30	30ns	plastic DIP
HM6789JP-25	25ns	300 mil 24 pin
HM6789JP-30	30ns	Plastic SOJ

Block Diagram




Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to VSS Pin	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range under bias	Tstg(bias)	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C



Pin Arrangement



Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	v
Supply voltage	V _{SS}	0.0	0.0	0.0	v
Input High Voltage	v_{IH}	2.2	_	6.0	v
Input Low Voltage	VIL	-0.5*1	_	0.8	v

Note) *1. -3.0V for pulse width ≤ 20 ns.

Function Table


C S C S	ŌĒ	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	H or L	H or L	Not selected	I _{SB} , I _{SB1}	High Z	_
L	Н	Н	Output Disabled	I _{CC} , I _{CC1}	High Z	-
L	L	Н	Read	I _{CC} , I _{CC1}	Dout	Read Cycle (1) (2) (3)
L	Н	L	- Write	I _{CC} , I _{CC1}	Din	Write Cycle (1) (2) (3) (4)
L	L	L	- Wille	I _{CC} , I _{CC1}	Din	Write Cycle (5) (6)

DC and Operating Characteristics (V_{CC} =5 $V\pm10\%$, T_a =0 to +70°C)

Item	Symbol	min	typ	max	Unit	Test Conditions
Input Leakage Current	ILI	_	_	2	μΑ	$V_{CC} = 5.5 V$, $V_{IN} = V_{SS}$ to V_{CC}
Output Leakage Current	I _{LO}	_	_	2	μΑ	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	I _{CC}	_		100	mA	$\overline{CS} = V_{IL}, I_{I/O} = 0 mA$
Average Operating Current	I _{CC1}	_	_	120	mA	Min.Cycle, Duty: 100%, I _{I/O} =0m A
	I _{SB}	_	_	30	mA	CS = V _{IH}
Standby Power Supply Current	ISB1	_	_	10	mA	$ \overline{CS} \ge V_{CC} - 0.2V V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V $
Output Low Voltage	VOL	_	_	0.4	V	I _{OL} = 8mA
Output High Voltage	VoH	2.4	_	_	V	I _{OH} = -4 m A

AC Test Conditions

- Input pulse levels V_{SS} to 3.0V
- Input and Output reference levels 1.5 V
- Input rise and fall time 4 ns
- Output Load: See Figure



Capacitance $(T_a = 25^{\circ}\text{C}, f = 1.0\text{MHz})$

Item	Symbol	min	typ	max	Unit	Test Conditions
Imput Capacitance	C _{IN}	-	_	6	₽F	$V_{IN} = 0V$
Input/Output Capacitance	C _{I/O}		_	8	pF	V _{I/O} = 0V

Note) This parameter is sampled and not 100% tested.

AC Characteristics (V_{CC}=5V±10%, T_a=0 to +70°C, unless otherwise noted.)

Read Cycle

Item	Cumbal	НМ6789-25		HM67	789-30	— Unit
Item	Symbol -	min	max	min	max	Onit
Read Cycle Time	tRC	25	_	30	_	ns
Address Access Time	t _{AA}	_	25	-	30	ns
Chip Select Access Time	tACS	_	25	_	30	ns
Chip Selection to Output in Low Z	tCLZ*1	0	_	0	-	ns
Output Enable to Output Valid	tOE	0	15	0	15	ns
Output Enable to Output in Low Z	toLZ*1	0	_	0	_	ns
Chip Deselection to Output in High Z	t _{CHZ} *1	0	10	0	12	ns
Output Hold from Address Change	^t OH	5	-	5	_	ns
Input Voltage Rise/Fall Time	t T*2	_	150	_	150	ns

Write Cycle

Item	Symbol -	НМ6′	789-25	НМ67	789-30	Unit
item	Symbol -	min	max	min	max	· Om
Write Cycle Time	twc	25	_	30		ns
Chip Selection to End of Write	t _{CW}	20	_	25	-	ns
Address Setup Time	tAS	0	_	0	-	ns
Address Valid to End of Write	t _{AW}	20		25	_	ns
Write Pulse Width	t _{WP}	20	_	25	_	ns
Write Recovery Time	twr	0	_	0		ns
Write to Output in High Z	twHZ*1	0	10	0	12	ns
Data Valid to End of Write	t _{DW}	15		20	-	ns
Data Hold Time	t _{DH}	5	_	5	-	ns
Output Disable to Output in Hihg Z	t _{OHZ} *1	0	10	0	10	ns
Output Active from End of Write	tow*1	0	-	0		ns


Notes) *1. Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

*2. If t_T becomes more than 150ns, there is possibility of function fail.
Please contact your nearest Hitachi Sales Dept. regarding specification.




Timing Waveform


Read Cycle (1) *1



Read Cycle (2) *1,*2,*3




Read Cycle (3) *1, *3, *4




Notes) *1.

*2. $\overline{CS} = VIL$ *3. $\overline{OE} = VIL$ *4. Address valid prior to or coincident with \overline{CS} transition Low.


Write Cycle (1) (OE = H, WE Controlled)




Write Cycle (2) (OE = H, CS Controlled)




Write Cycle (3) (OE = Clocked, WE Controlled)




Write Cycle (4) (OE = Clocked, CS Controlled)



Write Cycle (5) (OE = L, WE Controlled)



Write Cycle (6) (OE = L, CS Controlled)



Notes)*1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .

- *2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- *3. Dout is the same phase of write data of this write cycle.
- *4. If the CS is low transition occurs after the WE low transition, output remain in a high impedance state.
- *5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- *6. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remain in high impedance state.

HM6789H Series

16384-word x 4-bit High Speed Hi-BiCMOS Static RAM (with OE)


Features

- Super Fast Access Time: 15/20 ns (max)
- Low Power Dissipation (DC) Operating 280 mW (typ.)
- +5V Single Supply
- Completely Static Memory
 - No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

Ordering Information


Type No.	Access Time	Package
HM6789HP-15	15ns	300 mil 24 pin
HM6789HP-20	20ns	plastic DIP
НМ6789НЈР-15	15ns	300 mil
НМ6789НЈР-20	20ns	24 pin plastic SOJ

Block Diagram




Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to VSS Pin	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range under bias	T _{stg} (bias)	-10 to +85	°C
Storage Temperature Range	Tstg	-55 to +125	°C



Pin Arrangement



Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.



Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

	Item	Symbol	min	typ	max	Unit
Sunni	v Voltage	v_{cc}	4.5	5.0	5.5	v
Supply	Item S oly Voltage t High Voltage t Low Voltage	V _{SS}	0.0	0.0	0.0	v
Input	High Voltage	V _{IH}	2.2	_	6.0	v
Input	Low Voltage	VIL	-0.5*1	_	0.8	v

Note) *1. -3.0V for pulse width ≤ 10 ns.

Function Table


CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	H or L	H or L	Not selected	I _{SB} , I _{SB1}	High Z	_
L	Н	Н	Output Disabled	I _{CC} , I _{CC1}	High Z	_
L	L	Н	Read	I _{CC} , I _{CC1}	Data Out	Read Cycle (1) (2) (3)
L	Н	L	- Write	I _{CC} , I _{CC1}	Data In	Write Cycle (1) (2) (3) (4)
L	L	L	- Wille	I _{CC} , I _{CC1}	Data Out	Write Cycle (5) (6)

DC and Operating Characteristics (V_{CC} =5 $V\pm10\%$, T_a =0 to +70°C)

Item	Symbol	min	typ	max	Unit	Test Conditions
Input Leakage Current	ILI	_	_	2	μA	$V_{CC} = 5.5 V$, $V_{IN} = V_{SS}$ to V_{CC}
Output Leakage Current	ILO	_	_	10	μΑ	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	Ice	_	_	100	mA	$\overline{CS} = V_{IL}, I_{I/O} = 0 \text{ mA}$
Average Operating Current	I _{CC1}	_	_	120	mA	Min.Cycle,Duty:100%,I _{I/O} =0mA
	ISB	_	_	30	mA	CS = V _{IH}
Standby Power Supply Current	ISB1	_	_	10	mA	$ \overline{CS} \ge V_{CC} - 0.2V V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V $
Output Low Voltage	VOL	_	-	0.4	V	I _{OL} = 8mA
Output High Voltage	v _{oh}	2.4		_	V	I _{OH} = -4mA

AC Test Conditions

- Input pulse levels V_{SS} to 3.0V
- Input and Output reference levels 1.5 V
- Input rise and fall time 4 ns
- Output Load: See Figure



Capacitance ($T_a = 25$ °C, f = 1.0MHz)

Item	Symbol	min	typ	max	Unit	Test Conditions
Imput Capacitance	C _{IN}	-	_	6	pF	$V_{IN} = 0V$
Input/Output Capacitance	C _{I/O}	_	_	10	pF	V _{I/O} = 0V

Note) This parameter is sampled and not 100% tested.

AC Characteristics (V_{CC} =5 $V\pm10\%$, T_a =0 to +70°C, unless otherwise noted.)

Read Cycle

Item	Symbol	НМ67	НМ6789Н-15		39H-20	– Unit
Item	Symbol	min	max	min	max	Omi
Read Cycle Time	^t RC	15	_	20	_	ns
Address Access Time	^t AA	_	15	_	20	ns
Chip Select Access Time	tACS	_	15	_	20	ns
Chip Selection to Output in Low Z	tCLZ*1	3	_	3	_	ns
Output Enable to Output Valid	tOE	0	12	0	12	ns
Output Enable to Output in Low Z	tOLZ*1	3		3	_	ns
Chip Deselection to Output in High Z	tCHZ*1	0	6	0	8	ns
Output Hold from Address Change	^t OH	3	_	3	_	ns


Write Cycle

Item	Symbol -	HM6789H-15		НМ67	89H-20	– Unit
Item	Symbol	min	max	min	max	Omt
Write Cycle Time	twc	15	_	20		ns
Chip Selection to End of Write	tcw	10	-	15	_	ns
Address Setup Time	tAS	0	-	0	_	ns
Address Valid to End of Write	t _{AW}	10	_	15		ns
Write Pulse Width	t _{WP}	10	_	15		ns
Write Recovery Time	twr	1	_	1		ns
Write to Output in High Z	twHZ*1	0	6	0	8	ns
Data Valid to End of Write	t _{DW}	9	_	10	-	ns
Data Hold Time	t _{DH}	0	_	0	_	ns
Output Disable to Output in High Z	tOHZ*1	0	6	0	8	ns
Output Active from End of Write	t _{OW} *1	0	_	0	_	ns


Note) *1. Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Timing Waveform


Read Cycle (1)*1



Read Cycle (2)*1,*2,*3




Read Cycle (3) *1, *3, *4




- Notes) *1.

 - *2. $\overline{CS} = V_{IL}$ *3. $\overline{OE} = V_{IL}$ *4. Address valid prior to or coincident with \overline{CS} transition Low.


Write Cycle (1) (OE = H, WE Controlled)




Write Cycle (2) (OE = H, CS Controlled)




Write Cycle (3) (OE = Clocked, WE Controlled)




Write Cycle (4) (\overline{OE} = Clocked, \overline{CS} Controlled)



Write Cycle (5) (OE = L, WE Controlled)



Write Cycle (6) (OE = L, CS Controlled)



- Notes)*1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 - *2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *3. Data Out is the same phase of write data of this write cycle.
 - *4. If the CS is low transition occurs after the WE low transition, output remain in a high impedance state.
 - *5. If \overline{CS} is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
 - *6. If $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{OE}}$ high transition or after the $\overline{\text{OE}}$ transition, output remain in high impedance state.

HM6789HA Series

- Preliminary

16384-Word × 4-Bit High Speed Static RAM (with OE)

■ FEATURES

- +5V Single Supply
- Completely Static Memory


No Clock or Timing Strobe Required


• Fully TTL Compatible Input and Output

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6789HAP-12	12ns	300 mil 24 pin
HM6789HAP-15	15ns	Plastic DIP
HM6789HAP-20	20ns	(DP-24NC)
HM6789HAJP-12	12ns	300 mil 24 pin
HM6789HAJP-15	15ns	Plastic SOJ
HM6789HAJP-20	20ns	(CP-24D)

■ BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-0.5 to $+7.0$	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High Voltage	V _{IH}	2.2		6.0	V
Input Low Voltage	V _{IL} *	-3.0	_	0.8	V

^{*}Pulse width \leq 10ns, DC: -0.5V

■ TRUTH TABLE

CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	H or L	H or L	Not Selected	I_{SB}, I_{SB1}	High Z	-
L	Н	Н	Output Disabled	I_{CC}, I_{CC1}	High Z	_
L	L	Н	Read	I_{CC}, I_{CC1}	Data Out	Read Cycle (1) (2) (3)
L	Н	L	Write	I_{CC}, I_{CC1}	Data In	Write Cycle (1) (2) (3) (4)
L	L	L	write	I_{CC} , I_{CC1}	Data In	Write Cycle (5) (6)

\blacksquare DC and operating characteristics (V $_{CC}$ = 5V $\pm~10\%,~T_a$ = 0°C to 70°C, V $_{SS}$ = 0V)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}	_	_	2	μΑ
Output Leakage Current	I _{LO}	$ \overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH}, \overline{WE} = V_{IL} $ $V_{I/O} = V_{SS} \text{ to } V_{CC} $	_		10	μΑ
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}}, = 0\text{mA}$	_	_	100	mA
Average Operating Current	I _{CC1}	Min. Cycle, Duty: 100% , $I_{I/O} = 0mA$	_	_	120	mA
	I_{SB}	$\overline{\text{CS}} = V_{\text{IH}}$			30	mA
Standby Power Supply Current	I _{SB1}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$		_	10	mA
Output Low Voltage	V_{OL}	$I_{OL} = 8mA$		_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4			V

■ AC TEST CONDITIONS


- ullet Input Pulse Levels: V_{SS} to 3.0V
- Input and Output Reference Levels: 1.5V
 ± 200mV from steady level (Output Load B)
- Input Rise and Fall Time: 4ns
- Output Load: See Figure




^{*}Including scope and jig capacitance.

■ TIMING WAVEFORM


• Read Cycle (1) (1)



• Read Cycle (2) (1) (2) (3)



• Read Cycle (3) (1) (3) (4)



NOTES: 1. $\overline{WE} = V_{IH}$

- 2. $\overline{CS} = V_{IL}$
- 3. $\overline{OE} = V_{IL}$
- 4. Address valid prior to or coincident with \overline{CS} transition low.

■ CAPACITANCE ($T_a = 25$ °C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V$	_	_	6	pF
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$			10	pF

NOTE: This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

• Read Cycle

Item	Symbol	HM6789HA-12		HM6789HA-15		HM6789HA-20		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Notes
Read Cycle Time	t _{RC}	12	_	15		20	_	ns	
Address Access Time	t _{AA}	_	12		15		20	ns	
Chip Select Access Time	t _{ACS}	_	12	_	15		20	ns	
Chip Selection to Output in Low Z	t _{CLZ}	3	_	5	_	5	_	ns	1, 2
Output Enable to Output Valid	t _{OE}	0	6	0	7	0	8	ns	1
Output Enable to Output in Low Z	t _{OLZ}	2	_	2	_	2	_	ns	1, 2
Chip Deselection to Output in High Z	t _{CHZ}	0	6	0	6	0	8	ns	1, 2
Output Hold from Address Change	t _{OH}	4	_	4	_	4	_	ns	


• Write Cycle

Item	Combal	HM678	9HA-12	HM678	9HA-15	HM678	9HA-20	Unit	Notes
nem	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilt	Notes
Write Cycle Time	t _{WC}	12	_	15	_	20	_	ns	_
Chip Selection to End of Write	t _{CW}	8	_	10	_	15		ns	
Address Setup Time	t _{AS}	0		0	_	0	_	ns	
Address Valid to End of Write	t _{AW}	8		10		15		ns	
Write Pulse Width	t _{WP}	8	_	10	_	15	_	ns	
Write Recovery Time	t _{WR}	0	_	0	_	0	_	ns	_
Write to Output in High Z	t _{WHZ}	0	6	0	6	0	8	ns	1, 2
Data Valid to End of Write	t _{DW}	6	_	7		10	_	ns	_
Data Hold Time	t _{DH}	0	_	0		0	_	ns	_
Output Disable to Output in High Z	t _{OHZ}	1	6	1	6	1	8	ns	1, 2
Output Active from End of Write	t _{OW}	3		3		3	_	ns	1, 2


NOTES:

- 1. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with Load B.
- 2. This parameter is sampled and not 100% tested.


• Write Cycle (1) ($\overline{OE} = H$, \overline{WE} Controlled)




• Write Cycle (2) $(\overline{OE} = H, \overline{CS} \text{ Controlled})$




• Write Cycle (3) (OE = Clocked, WE Controlled)




• Write Cycle (4) (\overline{OE} = Clocked, \overline{CS} Controlled)



• Write Cycle (5) ($\overline{OE} = L$, \overline{WE} Controlled)



• Write Cycle (6) (OE = L, OS Controlled)



NOTES:

- 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. Dout is the same phase of write data of this write cycle.
- 4. If the $\overline{\text{CS}}$ low transition occurs after the $\overline{\text{WE}}$ low transition, output remain in a high impedance state.
- 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- 6. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remain in high impedance state.

65536-word x 1-bit High Speed CMOS Static RAM


FEATURES

- High Speed: Fast Access Time 45/55/70ns (max.)
- Single 5V Supply and High Density 22 Pin Package
- Low Power Standby and Low Power Operation Standby: 100μW (typ.)/10μW (typ.) (L-version) Operation: 300mW (typ.)
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible: All Inputs and Output
- Capability of Battery Back Up Operation (L-version)


ORDERING INFORMATION

Type No.	Access Time	Package		
HM6287P-45	45ns			
HM6287P-55	55ns			
HM6287P-70	70ns 300 mil 22 s	300 mil 22 pin		
HM6287LP-45	45ns	Plastic DIP		
HM6287LP-55	55ns			
HM6287LP-70	70ns			


■ BLOCK DIAGRAM



NOTE: Not for new designs.



■ PIN ARRANGEMENT



TRUTH TABLE

CS	WE	Mode	V _{CC} Current	Dout Pin	Ref. Cycle
H	Х	Not Selected	I_{SB}, I_{SB1}	High Z	_
L	Н	Read	Icc	Dout	Read Cycle
L	L	Write	Icc	High Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	-0.5*1 to +7.0	v
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature T_{stg}		-55 to +125	°C
Temperature Under Bias	Tbias	-10 to +85	°C

Note) *1. -3.5V for pulse width ≤ 20 ns

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
	v_{IH}	2.2	_	6.0	v
Input Voltage	V_{IL}	-0.5*1	_	0.8	v

Note) *1. -3.0V for pulse width ≤ 20 ns

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $T_a = 0$ to $+70^{\circ}\text{C}$)

Item	Symbol	Test Conditions	min	typ*1	max	Unit
Input Leakage Current	$ I_{LI} $	V_{CC} = 5.5V, V_{in} = V_{SS} to V_{CC}	_	_	2.0	μΑ
Output Leakage Current	11101	$\overline{CS} = V_{IH}, V_{out} = V_{SS} \text{ to } V_{CC}$	-	-	2.0	μA
Operating Power Supply Current	ICC	$\overline{\text{CS}} = V_{IL}, I_{out} = 0 \text{mA}, \text{min. cycle}$	-	60	100	mA
	I_{SB}	$\overline{\text{CS}} = V_{IH}$, min. cycle	_	10	30	m A
Standby Power Supply Current	- 55	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}$	_	0.02	2.0	mA
blandoy 10 wer supply content	I_{SB1}	$0V \le V_{in} \le 0.2V$ or $V_{CC} - 0.2V \le V_{in}$	-	2*2	100*2	μA
	V_{OL}	I _{OL} = 8mA	_	_	0.4	V
Output Voltage	V _{OH}	$I_{OH} = -4.0$ mA	2.4	-	-	V

Notes) *1. Typical limits are at V_{CC} = 5.0V, T_a = 25°C and specified loading. *2. This characteristics is guaranteed only for L-version.

■ CAPACITANCE (f = 1 MHz, $T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	_	_	5	pF
Output Capacitance	Cout	<i>V_{out}</i> = 0V	_	_	7.5	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to +70°C, unless otherwise noted)


AC TEST CONDITIONS

Input Pulse Levels: V_{SS} to 3.0V Input Rise and Fall Times: 5ns

Input and Output Timing Reference Levels: 1.5V


Output Load: See Figure

Output Load A



#Including scope & jig capacitance

Output Load B




*Including scope & jig capacitance


READ CYCLE

Item	Symbol	HM6287-45		HM6287-55		HM6287-70		Unit	Notes
	Symbol	min	max	min	max	min	max	Unit	Notes
Read Cycle Time	tRC	45	_	55	_	70	_	ns	1
Address Access Time	t _{AA}	_	45	_	55		70	ns	
Chip Select Access Time	tACS	_	45	_	55	_	70	ns	
Output Hold from Address Change	tOH	5	_	5	_	5	_	ns	
Chip Selection to Output in Low Z	tLZ	5	_	5	_	5	_	ns	2, 3, 7
Chip Deselection to Output in High Z	tHZ	0	30	0	30	0	30	ns	2, 3, 7
Chip Selection to Power Up Time	tPU	0	_	0	_	0	_	ns	7
Chip Deselection to Power Down Time	tPD	_	40	_	40	_	40	ns	7

Timing Waveform of Read Cycle No. 1⁽⁴⁾⁽⁵⁾



• Timing Waveform of Read Cycle No. 2⁽⁴⁾⁽⁶⁾




- Notes: 1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 - 2. At any given temperature and voltage condition, tHZ max, is less than tLZ min, both for a given device and from device to device.
 - 3. Transition is measured ±500 mV from steady state voltage with specified loading in Load B.
 - 4. WE is high for READ Cycle.
 - 5. Device is continuously selected, while $\overline{CS} = V_{IL}$.
 - 6. Address valid prior to or coincident with CS transition low.
 - 7. This parameter is sampled and not 100% tested.




WRITE CYCLE

Item	Cumbal	HM6287-45		HM6287-55		HM6287-70		Unit	Notes
Hew	Symbol	min	max	min	max	min	max	Onit	Notes
Write Cycle Time	twc	45	_	55	T -	70	_	ns	2
Chip Selection to End of Write	tCW	40	_	50	-	55	-	ns	
Address Valid to End of Write	t _{AW}	40	_	50	_	55	_	ns	
Address Setup Time	tAS	0	_	0	-	0	_	ns	
Write Pulse Width	tWP	25	_	35	_	40	_	ns	
Write Recovery Time	tWR	0	_	0	-	0	_	ns	
Data Valid to End of Write	tDW	25	-	25	_	30	_	ns	
Data Hold Time	t _{DH}	0	-	0	_	0	-	ns	
Write Enabled to Output in High Z	twz	0	25	0	25	0	30	ns	3,4
Output Active from End of Write	tow	0	_	0	_	0	_	ns	3,4

• Timing Waveform of Write Cycle No. 1 (WE Controlled)



• Timing Waveform of Write Cycle No. 1 (CS Controlled)



- Notes) 1. If \overline{CS} goes high Simultaneously with \overline{WE} high, the output remains in a high impedance state.
 - All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 Transition is measured ±500mV from steady state voltage with specified loading in Load B.


 - 4. This parameter is sampled and not 100% tested.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0$ to +70°C) This characteristics is guaranteed only for L-version.


Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
VCC for Data Retention	V_{DR}	$\overline{\text{CS}} \ge VCC - 0.2\text{V},$ $V_{in} \ge VCC - 0.2\text{V} \text{ or }$	2.0	-	-	V
Data Retention Current	ICCDR	$V_{in} \ge V_{CC}$ -0.2V or $0V \le V_{in} \le 0.2V$	_	1	50*2	μА
Chip Deselect to Data Retention Time	†CDR	See retention wave-	0	-	_	ns
Operation Recovery Time	t _R	form	t_{RC}^{*1}		-	ns

Note) *1. t_{RC} = Read Cycle Time *2. V_{CC} = 3.0V


• LOW VCC DATA RETENTION WAVEFORM




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




STANDBY CURRENT vs. SUPPLY VOLTAGE




STANDBY CURRENT vs.
AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY




STANDBY CURRENT vs. INPUT VOLTAGE




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE



OUTPUT HIGH CURRENT VS. OUTPUT HIGH VOLTAGE



OUTPUT LOW CURRENT vs. OUTPUT LOW VOLTAGE



HM6287H Series

65536-Word × 1-Bit High Speed CMOS Static RAM

The Hitachi HM6287H is a high speed 64K static RAM organized as 64-kword × 1-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU. The HM6287H packaged in a 300-mil plastic DIP and SOJ, is available for high density mounting.

Low power version retains the data with battery back up.

Features

- · Single 5 V supply and high density 22-pin DIP and 24-pin SOJ
- · High speed: Fast access time 25/35 ns (max)
- · Low power

Operation: 300 mW (typ)
Standby: 100 µW (typ)


Completely static memory

No clock or timing strobe required


- · Equal access and cycle times
- · Directly TTL compatible: All inputs and outputs

Pin Arrangement





HM6287HJP Series



Pin Description

HM6287HP Series

HM6287HJP Series

John Mann

(DP-22NB)

Mullill

(CP-24D)


•	
Pin Name	Function
A0 – A15	Address
Din	Input
Dout	Output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground

Ordering Information

Type No.	Access Time	Package
M6287HP-25	25 ns	300-mil
M6287HP-35	35 ns	22-pin
M6287HLP-25	25 ns	plastic DIP
IM6287HLP-35	35 ns	(DP-22NB)
M6287HJP-25	25 ns	200 !!
M6287HJP-35	35 ns	300-mil
M6287HLJP-25	25 ns	— 24-pin SOJ
M6287HLJP-35	35 ns	(CP-24D)



Block diagram



Function Table

CS	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
Н	×	Standby	Isb, Isb1	High-Z	
L	Н	Read	Icc	Dout	Read cycle 1, 2
L	L	Write	Icc	High-Z	Write cycle 1, 2

Note: ×: H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	VT	-0.5^{*1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: *1. VT min = -2.0 V for pulse width ≤ 10 ns

Recommended DC Operating Conditions (Ta = $0 \text{ to} + 70^{\circ}\text{C}$)

•	`	,			
Symbol	Min	Тур	Max	Unit	
Vcc	4.5	5.0	5.5	V	
Vss	0	0	0	V	
VIH	2.2		6.0	V	
VıL	-0.5*1		0.8	V	
	Symbol Vcc Vss	Symbol Min Vcc 4.5 Vss 0	Symbol Min Typ Vcc 4.5 5.0 Vss 0 0	Symbol Min Typ Max Vcc 4.5 5.0 5.5 Vss 0 0 0	Symbol Min Typ Max Unit Vcc 4.5 5.0 5.5 V Vss 0 0 0 V

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns

DC Characteristics (Ta = 0 to $+70^{\circ}$ C, Vcc = 5 V $\pm 10\%$, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	ILi			2.0	μА	Vcc = Max
						Vin = Vss to Vcc
Output leakage current	امیلاا			2.0	μΑ	CS = VIII
						$V_{VO} = V_{SS}$ to V_{CC}
Operating Vcc current	Icc		60	120	mA	$\overline{CS} = V_{IL}$
						Iout = 0 mA, min cycle
Standby Vcc current	Isв		15	30	mA	CS = VIII, min cycle
			0.02	2.0	mA	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$
Standby Vcc current (1)	Isb1	***************************************				$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{V} \text{ or}$
•			0.02^{*2}	0.1*2	mA	$Vcc - 0.2 V \le Vin$
Output low voltage	Vol	****		0.4	V	Iol = 8 mA
Output high voltage	Voi	2.4			V	ToH = -4.0 mA

Notes: *1. Typical limits are at Vcc = 5.0 V, Ta = 25°C and specified loading.

*2. This characteristics is guaranteed only for L-version.

Capacitance (Ta = 25°C, f = 1.0 MHz)*1

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	-		6	pF	Vin = 0 V
Output capacitance	Cout	**************************************		8	pF	Vout = 0 V

*1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)


Test Conditions


- Input pulse levels: V_{SS} to 3.0V
- Input rise and fall times: 5 ns

Input and Output timing reference levels: 1.5 V

Output Load (B) (for thiz, thz, twz & tow)

Output load: See figures






Note: Including scope & jig


Read Cycle

Item	C1	HM6287H-25		HM6287H-35		**
	Symbol	Min	Max	Min	Max	Unit
Read cycle time	trc	25		35		ns
Address access time	taa		25		35	ns
Chip select access time	tacs		25		35	ns
Output hold from address change	tон	3		5		ns
Chip selection to output in low-Z	tı.z*1	5		5		ns
Chip deselection to output in high-Z	tHZ*1	0	12	0	20	ns
Chip selection to power up time	t PU	0		0		ns
Chip deselection to power down time	t PD		25		30	ns

Read Timing Waveform (1) *2, *3, *5



Read Timing Waveform (2)*2,*4




Notes: *1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100 % tested.

- *2. WE is high for read cycle.
- *3. Device is continuously selected, $\overline{CS} = VIL$.
- *4. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- *5. All read cycle timing are referenced from last valid address to the first transitioning address.


Write Cycle

T4	0 1 1	HM6287H-25		HM6287H-35		
Item	Symbol	Min	Max	Min Max		Unit
Write cycle time	twc	25		35		ns
Chip selection to end of write	tcw	20		30	****	ns
Address valid to end of write	taw	20		30		ns
Address setup time	tas	0		0		ns
Write pulse width	twp	20		30		ns
Write recovery time	twr	0		0	******	ns
Data valid to end of write	tow	15		20	,	ns
Data hold time	tон	0		0		ns
Write enabled to output in high-Z	twz*1	0	8	0	10	ns
Output active from end of write	tow*1	5		5		ns

Write Timing Waveform (1) (WE controlled)



Write Timing Waveform (2) (CS Controlled)



Notes: *1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

- *2. A write occurs during the overlap of a low CS and a low WE. (twp)
- *3. two is measured from the earlier of So r WE going high to the end of write cycle.
 *4. If the So low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
- *5. Dout is the same phase of write data of this write cycle, if twn is long enough.

Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

(This specification is guaranteed only for L-version.)


Item	Symbol	Min	Тур	Max	Unit	Test Condition
Vcc for data retention	VDR	2.0			V	<u>CS</u> ≥ Vcc – 0.2 V
Data retention current	ICCDR			50*2	μΑ	$Vin \ge Vcc - 0.2 \text{ V or}$
				35*3		$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Chip deselect to data retention time	tcdr	0			ns	
Operation recovery time	tr	trc*1			ns	See retention waveform

Notes: *1. trc = Read cycle time


*2. Vcc = 3.0 V

*3. Vcc = 2.0 V


Low Vcc Data Retention Timing Waveform




Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Access Time vs. Supply Voltage




Access Time vs. Load Capacitance





Access Time vs. Ambient Temperature




Supply Current vs. Frequency 20 T (ns) 100 11









Input High Voltage vs. Supply Voltage




Output Current vs. Output Voltage (1)




Output Current vs. Output Voltage (2)



Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage



(1) HITACHI


Standby Current vs. Input Voltage



65536-word x 1-bit High Speed Hi-BiCMOS Static RAM

FEATURES


- Super Fast Access Time: 25ns/30ns (max.)
- Low Power Dissipation (DC):
 Operating 180mW (typ)
- High Driving Capability: IOL 16mA
- +5V Single Supply
- Completely Static Memory
 No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output
- Skinny 22-pin Plastic Dip (300 mil) and 22-pin Chip Carrier



ORDERING INFORMATION

Type No.	Access Time	Package
HM6787P-25	25ns	300 mil 22 pin
HM6787P-30	30ns	Plastic DIP

BLOCK DIAGRAM



■ PIN ARRANGEMENT

HM6787P Series

- 11111071	ori ociics	
Ao 1	— <u> </u>	22 Vcc
A1 2		21 A ₁₅
A ₂ 3		20 A ₁₄
A ₃ 4		19 A ₁₃
A4 5		18 A ₁₂
A ₅ 6		17 A11
A6 7		16 A ₁₀
A7 8		15 A ₉
Dout 9		14 As
WE 10		13 Din
Vss 11		12 CS
	(Top View)	_

BABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V _{SS} Pin	V_T	-0.5 to +7.0	v
Power Dissipation	PT	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	Tstg	-55 to +125	°C

TRUTH TABLE

<u>CS</u>	WE	Mode	V _{CC} Current	Output Pin
Н	x	Not Selected	I_{SB}, I_{SB1}	High Z
L	Н	Read	I _{CC}	Dout
L	L	Write	I _{CC}	High Z

■ RECOMMENDED DC OPERATING CONDITIONS ($0^{\circ}C \le Ta \le 70^{\circ}C$)

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	v
	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.2	-	6.0	v
Input Low Voltage	V_{IL}	-0.5*1	_	0.8	v

Note) *1. -3.0V for pulse width ≤ 20 ns.


■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V±10%, T_a = 0°C to +70°C)


Item	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	$ I_{LI} $	V_{CC} = 5.5V, V_{IN} = V_{SS} to V_{CC}	_	-	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{CC}$	_	_	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = V_{IL}, I_{OUT} = 0 \text{mA}$	_	_	100	mA
	I _{SB}	$\overline{\text{CS}} = V_{IH}$	-	_	40	mA
Standby Power Supply Current	I_{SB1}	$ \overline{\text{CS}} \ge V_{CC} - 0.2V $ $ V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V $	-	-	20	m A
Output Low Voltage	v_{OL}	I _{OL} = 16mA	-	_	0.5	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	v

■ AC TEST CONDITIONS

Input pulse levels: V_{SS} to 3.0V Input rise and fall times: 4ns Input timing reference levels: 1.5V Output reference levels: 1.5V

Output load: See Figure





^{*} Including scope and jig.

■ CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1.0\text{MHz})$

Item	Symbol	max	Unit	Conditions
Input Capacitance	C_{IN}	5.0	pF	<i>V_{IN}</i> = 0V
Output Capacitance	COUT	7.0	pF	<i>V_{OUT}</i> = 0V

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

READ CYCLE

Item	Symbol	HM67	87-25	HM67	87-30	Unit	Notes
item	Symbol	min	max	min	max	Oint	Mores
Read Cycle Time	t _{RC}	25	_	30	_	ns	
Address Access Time	t _{AA}	_	25	-	30	ns	
Chip Select Access Time	t _{ACS}	_	25	_	30	ns	
Output Hold from Address Change	tOH	5	_	5	_	ns	
Chip Selection to Output in Low Z	tLZ	5	-	5	_	ns	1, 2
Chip Deselection to Output in High Z	tHZ	0	15	0	15	ns	1, 2
Chip Selection to Power Up Time	tPU	0	-	0	_	ns	2
Chip Deselection to Power Down Time	tPD	-	25	_	30	ns	2
Input Voltage Rise/Fall Time	t_T	-	150	-	150	ns	3

Notes) 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

2. This parameter is sampled and not 100% tested.

If tT becomes more than 150ns, there is possibility of function fail.
 Please contact your nearest Hitachi's Sale Dept. regarding specification.

WRITE CYCLE

Item	Symbol	HM6787-25		HM6787-30		Unit	Notes
Item	Symbol	min.	max.	min.	max.	Omt	Notes
Write Cycle Time	twc	25	_	30	_	ns	2
Chip Selection to End of Write	tCW	20	_	25	_	ns	
Address Valid to End of Write	t _{AW}	20	_	25	_	ns	
Address Setup Time	t _A S	0	-	0	_	ns	
Write Pulse Width	tWP	20	_	25	-	ns	
Write Recovery Time	tWR	5	_	5		ns	
Data Valid to End of Write	tDW	20	-	25	_	ns	
Data Hold Time	t _{DH}	0	_	0	-	ns	
Write Enable to Output in High Z	twz	0	15	0	15	ns	3, 4
Output Active from End of Write	tow	0	_	0	_	ns	3, 4


Note: 1. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.


3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

4. This parameter is sampled and not 100% tested.

• TIMING WAVEFORM OF READ CYCLE NO. 11), 2)




TIMING WAVEFORM OF READ CYCLE NO. 2^{1), 3)}




- Note: 1. WE is high and CS is low for READ cycle.
 2. Addresses valid prior to or coincident with CS transition low.
 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)



Note: 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)



Note: 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

HM6787H Series

65536-word x 1-bit High Speed Hi-BiCMOS Static RAM


Features

- Super Fast Access Time: 15ns/20ns (max.)
- Low Power Dissipation (DC):
 Operating 210mW (typ)
- +5V Single Supply
- Completely Static Memory
 No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

Ordering Information


Type No.	Access Time	Package
HM6787HP-15	15ns	300 mil 22 pir
HM6787HP-20	20ns	Plastic DIP
НМ6787НЈР-15	15ns	300 mil 24 pir
HM6787HJP-20	20ns	Plastic SOJ


Block Diagram



(CP-24D)

Pin Arrangement





Note) The specifications of this device are subject to change without notice.

Please contact Hitachi's Sales

Dept. regarding specifications.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to VSS Pin	v_T	-0.5 to +7.0	v
Power Dissipation	PT	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	Tstg	-55 to +125	°C
Temperature under Bias	Thias	-10 to +85	°C

Function Table

CS	WE	Mode	V _{CC} Current	Output Pin
н	х	Not Selected	I_{SB}, I_{SB1}	High Z
L	Н	Read	I_{CC}, I_{CC1}	Dout
L	L	Write	I_{CC}, I_{CC1}	High Z

Recommended DC Operating Conditions $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	min.	typ.	max.	Unit
Commiss Vales as	v _{cc}	4.5	5.0	5.5	v
Supply Voltage	V_{SS}	0	0	0	v
Input High Voltage	v_{IH}	2.2	_	6.0	v
Input Low Voltage	v_{IL}	-0.5*1	_	0.8	v

Note) *1. -3.0V for pulse width ≤ 10 ns.


DC and Operating Characteristics $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

Item	Symbol	min.	typ.	max.	Unit	Test Conditions
Input Leakage Current	$ I_{LI} $	-	_	2	μΑ	V_{CC} = 5.5V, V_{IN} = V_{SS} to V_{CC}
Output Leakage Current	$ I_{LO} $	_	_	10	μΑ	$\overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	I_{CC}		_	100	mA	$\overline{\text{CS}} = V_{IL}, I_{OUT} = 0 \text{mA}$
Average Operating Current	I_{CC1}	_	_	120	mA	Min. Cycle, Duty: 100% I_{OUT} = 0mA
	I _{SB}		_	30	mA	$\overline{\text{CS}} = V_{IH}$
Standby Power Supply Current	I _{SB1}	-	-	10	m A	$\overline{\text{CS}} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{I\dot{N}} \ge V_{CC} - 0.2V$
Output Low Voltage	VOL	_	_	0.4	v	<i>I_{OL}</i> = 8mA
Output High Voltage	V _{OH}	2.4	_	-	v	I _{OH} = -4mA

AC Test Conditions

Input pulse levels: V_{SS} to 3.0V Input rise and fall times: 4ns Input timing reference levels: 1.5V Output reference levels: 1.5V

Output load: See Figure



Capacitance $(T_a = 25^{\circ}\text{C}, f = 1.0\text{MHz})$

Item	Symbol	max.	Unit	Conditions
Input Capacitance	C _{IN}	6.0	pF	<i>V_{IN}</i> = 0V
Output Capacitance	COUT	10.0	pF	<i>V_{OUT}</i> = 0V

Note) This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_a = 0^{\circ}$ C to 70° C, unless otherwise noted.)

Read Cycle

Item	Crombal	HM67	87H-15	HM67	87H-20	Unit	Notes
	Symbol	min.	max.	min.	max. ''	Oill	140103
Read Cycle Time	^t RC	15	-	20	-	ns	
Address Access Time	t_{AA}	_	15	_	20	ns	
Chip Select Access Time	t _{ACS}	_	15	_	20	ns	
Output Hold from Address Change	^t OH	3	_	3	-	ns	
Chip Selection to Output in Low Z	tLZ	3	-	3		ns	1,2
Chip Deselection to Output in High Z	^t HZ	0	6	0	8	ns	1, 2

Note: 1. This parameter is sampled and 100% tested.

2. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

Write Cycle

Item	Symbol	HM67	87H-15	HM67	87H-20	Unit	Notes
Item	Symbol	min.	max.	min.	max.	Onit	Notes
Write Cycle Time	tWC	15	-	20	-	ns	2
Chip Selection to End of Write	tCW	10	_	15	_	ns	
Address Valid to End of Write	t _{AW}	10	-	15	_	ns	
Address Setup Time	t _A S	0	_	0	-	ns	
Write Pulse Width	tWP	10	_	15	_	ns	
Write Recovery Time	tWR	3	_	3	-	ns	
Data Valid to End of Write	t _{DW}	12	-	15	-	ns	
Data Hold Time	^t DH	0	_	0	_	ns	
Write Enable to Output in High Z	tWZ	0	6	0	8	ns	3, 4
Output Active from End of Write	tOW	0	_	0	_	ns	3,4


Note: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.

2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.


3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

4. This parameter is sampled and not 100% tested.

Timing Waveform of Read Cycle No. 11), 2)




Timing Waveform of Read Cycle No. 2^{1), 3)}




- Note: 1. WE is high and CS is low for READ cycle.
 2. Addresses valid prior to or coincident with CS transition low.
 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

Timing Waveform of Write Cycle No. 1 (WE Controlled)



Note: 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

Timing Waveform of Write Cycle No. 2 (CS Controlled)



Note: 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

HM6787HA Series—Preliminary

65536-Word × 1-Bit High Speed Static RAM

■ FEATURES

 Super Fast • Low Power Dissipation +5V Single Supply Completely Static Memory


No Clock or Timing Strobe Required


Fully TTL Compatible Input and Output

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6787HAP-12	12ns	300 mil 22 pin
HM6787HAP-15	15ns	Plastic DIP
HM6787HAP-20	20ns	(DP-22NB)
HM6787HAJP-12	12ns	300 mil 24 pin
HM6787HAJP-15	15ns	Plastic SOJ
HM6787HAJP-20	20ns	(CP-24D)

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Temperature Under Bias	T _{bias}	-10 to +85	°C

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Connello Weltone	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High Voltage	V _{IH}	2.2	_	6.0	V
Input Low Voltage	V _{IL}	-3.0*	_	0.8	V

^{*}Pulse width ≤ 10ns, DC: -0.5V

■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	Output Pin
Н	X	Not Selected	I_{SB}, I_{SB1}	High Z
L	Н	Read	I_{CC}, I_{CC1}	Data Out
L	L	Write	I_{CC}, I_{CC1}	High Z

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, $V_{SS} = 0V$)


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}	_	_	2	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{OUT}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$	_	_	10	μΑ
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{OUT}} = 0\text{mA}$	_	_	100	mA
Average Operating Current	I _{CC1}	Min. Cycle Duty: 100%, I _{OUT} = 0mA	_	_	120	mA
	I _{SB}	$\overline{\text{CS}} = V_{\text{IH}}$	_		30	mA
Standby Power Supply Current	I _{SB1}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$		_	10	mA
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4		_	V

■ AC TEST CONDITIONS

Input Pulse Levels: V_{SS} to 3.0V
Input Timing Reference Levels: 1.5V

• Output Load: See Figure

Input Rise and Fall Times: 4nsOutput Reference Levels: 1.5V



^{*}Including scope and jig capacitance.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Max.	Unit	Conditions
Input Capacitance	C _{IN}	6.0	pF	$V_{IN} = 0V$
Output Capacitance	C _{OUT}	10.0	pF	$V_{OUT} = 0V$

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, T_a to 0°C to 70°C, unless otherwise noted.)

• Read Cycle

Item	Symbol	HM6787HA-12 H		HM6787HA-15		HM6787HA-20		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont	Notes
Read Cycle Time	t _{RC}	12	_	15	_	20	_	ns	_
Address Access Time	t _{AA}	_	12	_	15	_	20	ns	_
Chip Select Access Time	t _{ACS}	_	12	_	15	_	20	ns	_
Output Hold from Address Change	t _{OH}	4	_	4	_	4		ns	
Chip Selection to Output in Low Z	t _{LZ}	3	_	5	_	5	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	6	0	6	0	8	ns	1, 2

NOTES: 1. This parameter is sampled and not 100% tested.

2. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with specified loading in Load B.

• Write Cycle


Item	Cumbal	HM678	HM6787HA-12		HM6787HA-15		HM6787HA-20		NI-4
nem	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Write Cycle Time	t _{WC}	12	_	15		20	_	ns	2
Chip Selection to End of Write	t _{CW}	8	_	10	_	15	_	ns	_
Address Valid to End of Write	t _{AW}	8	_	10	_	15	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	_
Write Pulse Width	t _{WP}	8	_	10	_	15	_	ns	_
Write Recovery Time	t _{WR}	0	_	0	_	0	_	ns	
Data Valid to End of Write	t _{DW}	7		8	_	10	_	ns	_
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	_
Write Enable to Output in High Z	t _{WZ}	0	6	0	6	0	8	ns	3, 4
Output Active from End of Write	t _{OW}	3	_	3	_	3	_	ns	3, 4

NOTES: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.


- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.

TIMING WAVEFORM

• Read Cycle (1) (1) (2)




• Read Cycle (2) (1) (3)



NOTES:


- 1. \overline{WE} is high and \overline{CS} is low for READ cycle.
- 2. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• Write Cycle (1) (WE Controlled)



NOTE: 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• Write Cycle (2) (CS Controlled)



NOTE: 1. Transition is measured ± 200 mV from steady state voltage with specified loading in Load B.

HM62256 Series

32768-word x 8-bit High Speed CMOS Static RAM

■ FEATURES

• High Speed: Fast Access Time 85/100/120/150ns (max.)

Low Power Standby and Low Power Operation;
 Standby: 200μW (typ)/10μW (typ) (L-version).

Operation: 40mW (typ.) (f = 1MHz)

Single 5V Supply

Completely Static RAM: No clock or Timing Strobe Required

• Equal Access and Cycle Time

• Common Data Input and Output, Three-state Output

• Directly TTL Compatible: All Input and Output

• Capability of Battery Back Up Operation (L-/L-SL version)


■ ORDERING INFORMATION

Type No.	Access Time	Package
HM62256P-8	85ns	
HM62256P-10	100ns	
HM62256P-12	120ns	
HM62256P-15	150ns	
HM62256LP-8	85ns	
HM62256LP-10	100ns	600 mil 28 pin
HM62256LP-12	120ns	Plastic DIP
HM62256LP-15	150ns	
HM62256LP-10SL	100ns	
HM62256LP-12SL	120ns	
HM62256LP-15SL	150ns	
HM62256FP-8T	85ns	
HM62256FP-10T	100ns	
HM62256FP-12T	120ns	
HM62256FP-15T	150ns	
HM62256LFP-8T	85 ns	
HM62256LFP-10T	100ns	28 pin
HM62256LFP-12T	120ns	Plastic SOP
HM62256LFP-15T	150ns	I lastic BOF
HM62256LFP-10SLT	100ns	
HM62256LFP-12SLT	120ns	
HM62256LFP-15SLT	150ns	


■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin with relative to V_{SS}	V _T	-0.5 ^{*1} to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Temperature Under Bias	Tbias	-10 to +85	°C


Note) *1. -3.0V for pulse width ≤ 50 ns



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



TRUTH TABLE

CS	ŌE	WE	Mode	V _{CC} Current	I/O Pin	Reference Cycle
Н	×	×	Not Selected	I_{SB}, I_{SBI}	High Z	_
L	L	Н	Read	I _{CC}	Dout	Read Cycle No. 1~3
L	Н	L	Write	I _{CC}	Din	Write Cycle No. 1
L	L	L	Write	Icc	Din	Write Cycle No. 2

X means H or L

■ RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	V_{SS}	0	0	0	v
Input Voltage	V _{IH}	2.2	-	6.0	v
input voitage	V _{IL}	-0.5 ^{*1}	-	0.8	v

Note) *1. -3.0V for pulse width ≤ 50 ns

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V ± 10%, V_{SS} = 0V, T_a = 0 to +70°C)

Iten	n	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current		$ I_{LI} $	$V_{IN} = V_{SS}$ to V_{CC}		_	2	μA
Output Leakage	Current	ILO	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH} \text{ or } \overline{\text{WE}} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}$	_	_	2	μА
Operating Power	Supply Current	ICC	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0 \text{mA}$	_	8	15	mA
A	HM62256-8			_	50	70	
Average Operating	HM62256-10		Min Coule date 100m GT V	_	40	70	
Power	HM62256-12	I _{CC1}	Min. Cycle, duty=100%, $\overline{\text{CS}}=V_{\text{IL}}$, $I_{\text{I/O}}=0$ mA		35	70	mA
Supply Current	1 HM62256-15 1				33	70	
Current		I _{CC2}	$\overline{\text{CS}} = V_{IL}, V_{IH} = V_{CC}, V_{IL} = 0 \text{V}, I_{I/O} = 0 \text{mA} f = 1 \text{MHZ}$	_	8	15	mA
		I _{SB}	$\overline{\text{CS}} = V_{IH}$	_	0.5	3	mA
Standby Power S	Supply Current				0.04	2	mA
		I _{SB1}	$\overline{\text{CS}} \ge V_{CC}$ -0.2V, 0V $\le V_{IN}$	_	2*2	100*2	
				-	2*3	50*3	μА
		VOL	I _{OL} = 2.1mA	_	_	0.4	v
Output Voltage		V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V

Notes) *1. Typical values are at V_{CC} =5.0V, T_a = 25°C and specified loading.

*2. This characteristics is guaranteed only for L-version.

^{*3.} This characteristics is guaranteed only for L-SL version.

■ CAPACITANCE $(T_q = 25^{\circ}\text{C}, f = 1\text{MHz})$

Item	Symbol	Test Condition	typ.	max.	Unit
Input Capacitance	Cin	<i>V_{in}</i> =0V	-	6	pF
Input/Output Capacitance	C _{1/O}	V _{I/O} =0V	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (V_{CC} =5V±10%, T_a =0 to +70°C unless otherwise noted)

AC Test Conditions


- O Input pulse levels: 0.8V to 2.4V
- O Input and Output timing reference levels: 1.5V
- O Input rise and fall times: 5ns
- Output load: 1TTL Gate and C_L (100pF)

(Including scope and jig)


Read Cycle

Item	Symbol	HM62256-8		HM62256-10		HM62256-12		HM62256-15		Unit
ttem.	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Unit
Read Cycle Time	†RC	85	_	100	-	120	-	150	_	ns
Address Access Time	†AA	_	85	_	100	_	120	_	150	ns
Chip Select Access Time	tACS	_	85	-	100	-	120	-	150	ns
Output Enable to Output Valid	†OE	_	45	_	50	_	60	_	70	ns
Output Hold from Address Change	^t OH	5	_	10	-	10	-	10	_	ns
Chip Selection to Output in Low Z	tCLZ	10	_	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	tOLZ	5	_	5	-	5	_	5	_	ns
Chip Deselection to Output in High Z	†CHZ	0	30	0	35	0	40	0	50	ns
Output Disable to Output in High Z	tOHZ	0	30	0	35	0	40	0	50	ns


• Timing Waveform of Read Cycle No. 1^[1]



• Timing Waveform of Read Cycle No. 2^{[1][2][4]}



• Timing Waveform of Read Cycle No. 3^{[1][3][4]}




Notes) 1. WE is High for Read Cycle.

2. Device is continuously selected, $\overline{CS} = V_{IL}$. 3. Address Valid prior to or coincident with \overline{CS} transition Low. 4. $\overline{OE} = V_{IL}$.


Write Cycle

Item	Symbol	HM62	2256-8	HM62	256-10	HM62256-12		HM62256-15		Unit
Item	Symbol	min.	max.	min.	max.	mın.	max.	min.	max.	Unit
Write Cycle Time	tWC	85	-	100	-	120	-	150	-	ns
Chip Selection to End of Write	tCW	75	_	80	-	85	1	100	-	ns
Address Valid to End of Write	t _{AW}	75	_	80	_	85	-	100	-	ns
Address Set Up Time	tAS	0	-	0	-	0	-	0	-	ns
Write Pulse Width	tWP	60	-	60	_	70	_	90	-	ns
Write Recovery Time	tWR	10	_	0	_	0	-	0	-	ns
Write to Output in High Z	tWHZ	0	30	0	35	0	40	0	50	ns
Data to Write Time Overlap	tDW	40	-	40	-	50	-	60	-	ns
Data Hold from Write Time	tDH	0	-	0	_	0	-	0	_	ns
Output Disable to Output in High Z	tOHZ	0	30	0	35	0	40	0	50	ns
Output Active from End of Write	tow	5	-	5	_	5	-	5	_	ns

Timing Waveform of Write Cycle No. 1 (OE Clock)



Timing Waveform of Write Cycle No. 2^[5] (OE Low Fixed)



- Notes. 1. A write occurs during the overlap (t_{WP}) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. 2. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle

 - 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied 4. If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
 - 5 \overrightarrow{OE} is continuously low. ($\overrightarrow{OE} = V_{IL}$)
 - 6. Dout is in the same phase of written data of this write cycle.
 - 7. Dout is the read data of next address.
 - 8. If \overline{CS} is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O Pins.


■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

(This characteristics is guaranteed only for L-and L-SL version)

Item	Symbol	Test Conditions	min.	typ.	max.	Unit	
V _{CC} for Date Retention	V_{DR} $\overline{CS} \ge V_{CC} - 0.2V$		2.0	-	-	v	
		$V_{CC} = 3.0 \text{V}, \overline{\text{CS}} \ge 2.8 \text{V}$	_	_	50*2		
Data Retention Current	ICCDR	$0V \leq V_{in}$		_	10*3	μΑ	
Chip Deselect to Data Retention Time	Retention Time t_{CDR} See Retention Waveform		0	_	-	ns	
Operation Recovery Time	t _R	See Retention waveform	tRC*1	-	-	ns	


- Note) *1. t_{RC} = Read Cycle Time *2. This characteristic is guaranteed only for L-version, $20\mu A$ max. at T_a = 0 to 40°C. *3. This characteristic is guaranteed only for L-SL version, $3\mu A$ max. at T_a = 0 to 40°C.

Low V_{CC} Data Retention Waveform




In Data Retention Mode, CS controls the Address, WE, OE, and Din Buffers. Vin for these inputs can be in Note) high impedance state in data retention mode.


SUPPLY CURRENT vs. SUPPLY VOLTAGE (1)




SUPPLY CURRENT vs. AMBIENT TEMPERATURE (1)




SUPPLY CURRENT vs. SUPPLY VOLTAGE (2)




SUPPLY CURRENT vs. AMBIENT TEMPERATURE (2)




SUPPLY CURRENT vs. SUPPLY VOLTAGE (3)




SUPPLY CURRENT vs. AMBIENT TEMPERATURE (3)




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




STANDBY CURRENT vs. SUPPLY VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY (READ)




SUPPLY CURRENT vs. FREQUENCY (WRITE)




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE



OUTPUT CURRENT vs. OUTPUT VOLTAGE



ACCESS TIME vs. LOAD CAPACITANCE



HM62832/HM62832H — 8-Bit CMOS Static RAM

32768-WORD × 8-BIT HIGH SPEED CMOS STATIC RAM

■ FEATURES

. High speed: Fast Access time 25/35/45 ns (max.)

HM62832-Low power

Standby: 10 μ W (typical) (L-version)

Active: 300 mW (typical)


HM62832H-Low power

Standby: 300 mW (typical) Active: 30 µW (typical) (L-version)

- Single 5V supply
- Completely static memory
 No clock or timing strobe required
- · Equal access and cycle times
- · Common data input and output-Three stage output
- · Directly TTL compatible—All inputs and outputs

ORDERING INFORMATION

Part No.	Access	Package
HM62832P-35	35 ns	
HM62832P-45	45 ns	300 mil 28-pin
HM62832LP-35	35 ns	Plastic DIP
HM62832LP-45	45 ns	
HM62832JP-35	35 ns	
HM62832JP-45	45 ns	300 mil 28-pin
HM62832LJP-35	35 ns	Plastic SOJ
HM62832LJP-45	45 ns	
HM62832HP-25	25 ns	300 mil 28-pin
HM62832HP-35	35 ns	Plastic DIP
HM62832HP-45	45 ns	(DP-28NA)
HM62832HJP-25	25 ns	300 mil 28-pin
HM62832HJP-35	35 ns	Plastic SOJ
НМ62832НЈР-45	45 ns	(CP-28DN)




PIN ARRANGEMENT

	Top View	1
A14 🗌	1	28 VCC
A ₁₂	2	27 🔲 WE
A7 [3	26 🔲 A ₁₃
A6 🗌	4	25 🔲 A ₈
A5 [5	24 🔲 A9
A4 [6	23 🔲 A ₁₁
A3 🗌	7	22 🔲 ŌĒ
A2 [8	21 🔲 A ₁₀
A1 [9	20 🔲 CS
Ao [10	19 🔲 1/07
1/00 [11	18 🔲 1/06
1/01	12	17 🔲 I/O ₅
I/O ₂	13	16 🔲 1/04
Vss ☐	14	15 I/O ₃

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₄	Address
I/O ₀ -I/O ₇	Input/Output
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
v _{cc}	Power Supply
V _{SS}	Ground

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pın Relative to V _{SS}	V_{T}	-0.5^{*1} to $+ 7.0$	v
Power Dissipation	P _T	1.0	w
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	T _{bias}	-10 to +85	°C

NOTE: 1 -2 5 V for pulse width \leq 10 ns

■ FUNCTION TABLE

CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pın	Ref. Cycle
Н	Х	X	• Not Selected	I _{SB} , I _{SB1}	High Z	
L	L	Н	Read	I _{CC}	D _{out}	Read Cycle ^{(1) to (3)}
L	Н	L	Write	I _{CC}	D _{in}	Write Cycle ⁽¹⁾
L	L	L	write	I _{CC}	D _{in}	Write Cycle ⁽²⁾

NOTE: 1 X H or L

DC CHARACTERISTICS for HM62832 ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Min.	Typ.*1	Max.	Unit	Test Conditions	Note
Input Leakage Current	I _{LI}		_	10	μА	$V_{in} = V_{SS}$ to V_{CC}	
Output Leakage Current	I _{LO}	_	-	10	μΑ	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, $V_{I/O} = V_{SS} \text{ to } V_{CC}$	
Average Operating Power Supply Current	I _{cc}	_	60	120	mA	$\label{eq:min.cycle} \begin{array}{ll} \mbox{Min. cycle, duty} = 100\%, \\ \mbox{\overline{CS}} = \mbox{V}_{IL}, \\ \mbox{I}_{I/O} = 0 \mbox{ mA} \end{array}$	
	I _{SB}	_	15	30	mA	$\overline{CS} = V_{IH}$	
Standby V _{CC} Current	I _{SB1}	_	2	100	μΑ	$ \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ 0 \text{ V} \leq \text{V}_{\text{in}} \leq 0.2 \text{ V}, \\ \text{or V}_{\text{in}}, \geq \text{V}_{\text{cc}} - 0.2 \text{ V} $	L-version
Output Voltage	V _{OL}	_		0.4	v	I _{OL} = 8 mA	
Output Voltage	V _{OH}	2.4	_	_	v	I _{OH} = -4 mA	

NOTE: 1 Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ and specified loading.

■ DC CHARACTERISTICS for HM62832H ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Min.	Typ.*1	Max.	Unit	Test Conditions	Note
Input Leakage Current	I _{LI}	_	_	2	μА	$V_{in} = V_{SS}$ to V_{CC}	
Output Leakage Current	I _{LO}	_	_	2	μΑ	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	
Operating Power Supply Current	I _{CC}	_	60	120	mA	$\begin{aligned} & \text{Min. cycle, duty = 100\%,} \\ & \overline{\text{CS}} = \text{V}_{\text{IL}}, \\ & \text{I}_{\text{I/O}} = 0 \text{ mA} \end{aligned}$	
Standby Power Supply Current	I _{SB}	_	15	30	mA	CS = V _{IH}	
Standby Power Supply Current	I	_	0.02	2	mA	$\overline{CS} \ge V_{CC} - 0.2V,$ $0 V \le V_{in} \le 0.2 V,$	
Standay Tower Supply Current	I _{SB1}	_	0.006	0.1	mA	or V_{in} , $\geq V_{cc} - 0.2 \text{ V}$	L-version
Output Voltage	V _{OL}	_	_	0.4	v	I _{OL} = 8 mA	
Output voltage	V _{OH}	2.4	_	_	v	I _{OH} = -4 mA	

NOTE: 1 Typical values are at $V_{CC} = 5 \ 0 \ V$, $T_A = +25 \ C$ and specified loading.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input Capacitance	C _{in}	_	_	6	pF	$V_{in} = 0 V$
Input/Output Capacitance	C _{I/O}	_	_	10	рF	$V_{I/O} = 0 V$


NOTE: 1. This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.0 V to 3.0 V
- . Input rise and fall times: 5 ns


- Input and output timing reference levels: 1.5 V
- · Output load: See Figures



NOTE: *Including scope & jig

Read Cycle

Parameter	Symbol	НМ62832Н-25		HM62832-35 HM62832H-35		HM62832-45 HM62832H-45		Unit
		Mın.	Max.	Mın.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	25	_	35	_	45	_	ns
Address Access Time	t _{AA}		25	_	35	_	45	ns
Chip Select Access Time	t _{ACS}		25	_	35	_	45	ns
Output Enable to Output Valid	t _{OE}	_	12	_	15	_	20	ns
Output Hold From Address Change	t _{OH}	5	_	5	_	5		ns
Chip Selection to Output in Low-Z	t _{CLZ}	5	_	5	_	5	_	ns
Output Enable to Output in Low-Z	t _{OLZ}	0	_	0	_	0	_	ns
Chip Deselection to Output in High-Z	t _{CHZ}	0	12	0	15	0	15	ns
Output Disable to Output in High-Z	t _{OHZ}	0	12	0	15	0	15	ns




*4 $\overline{OE} = V_{IL}$


■ Write Cycle

Item	Symbol	НМ62832Н-25		HM62832-35 HM62832H-35		HM62832-45 HM62832H-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	25	_	35	_	45	_	ns
Chip Selection to End of Write	t _{CW}	20	_	30	_	40	_	ns
Address Valid to End of Write	t _{AW}	20	_	30	_	40	_	ns
Address Setup Time	t _{AS} .	0	_	0	_	0	_	ns
Write Pulse Width	t _{WP}	15	_	20	_	25	-	ns
Write Recovery Time	twR	0	_	0	_	0		ns
Write to Output in High-Z	t _{WHZ}	0	15	0	15	0	20	ns
Data to Write Time Overlap	t _{DW}	12		15		20	_	ns
Data Hold from Write Time	t _{DH}	0	_	0	_	0	_	ns
Output Disable to Output in High-Z	t _{OHZ}	0	12	0	15	0	20	ns
Output Active From End of Write	tow	5	_	5	_	5	_	ns

Write Cycle Timing (1) (OE Clock)



Write Cycle Timing (2) (OE Low Fixed)



- NOTES: *1 A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE}
 - *2. tWR is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle
 - *3 During this period, I/O pins are in the output state. The input signals out of phase must not be applied
 - *4 If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state
 - *5. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$)
 - *6. Dout is in the same phase of written data of this write cycle
 - *7 Dout is the read data of next address
 - *8 If \overline{CS} is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O pins.
 - *9. \overline{WE} must be high during all address transitions except when device is deselected with \overline{CS}

■ Low V_{CC} Data Retention Characteristics ($T_A = 0$ to +70°C)


This characteristics is guaranteed only for L-version

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
V _{CC} for Data Retention	V _{DR}	2.0	_	_	v	
Data Retention Current	I _{CCDR}	_	1	50*2	μΑ	$\overline{CS} \ge V_{CC} - 0.2 \text{ V},$
Chip Deselect to Data Retention Time	t _{CDR}	0	_	_	ns	$ \overline{CS} \ge V_{CC} - 0.2 \text{ V}, V_{in} \ge V_{CC} - 0.2 \text{ V or} 0 \text{ V} \le V_{in} \le 0.2 \text{ V} $
Operation Recovery Time	t _{RC}	t _{RC} *1	-	_	ns]


NOTES: *1 t_{RC} = read cycle time

*2 V_{CC} = 30 V

Low V_{CC} Data Retention Timing Waveform



■ PACKAGE DIMENSIONS Unit: mm (inch)



HM6208/HM6208H Series 4-Bit CMOS Static RAM

65536-Word × 4-Bit High Speed CMOS Static RAM

The Hitachi HM6208 and HM6208H are high speed 256k static RAMS organized as 64k-word × 4 bit. They realize high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous wherever high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6208 and HM6208H are packaged in the industry standard 300-mil, 24 pin, plastic DIP. The HM6208H is also available in a 300-mil, 24 pin, plastic SOJ package for high density mounting. The low power versions are ideal for battery backed systems.

Features

- · Single 5 V supply and high density 24-pin package
- High speed: Access time 25/35/45 ns (max.)
- Low power

Active: 300 mW (typ.) Standby: 100μ W (typ.)

30 µW (typ.) (L-version)


- Completely static operation requires
 - No clock or timing strobe
- Access and cycle times are equivalent
- · All inputs and outputs TTL compatible
- · Capability of battery back up operation (L-version)

Ordering Information


Type No.	Access Time	Package
HM6208P-35	35 ns	
HM6208P-45	45 ns	
HM6208LP-35	35 ns	300-mɪl
HM6208LP-45	45 ns	24-pin
HM6208HP-25	25 ns	plastic DIP
HM6208HP-35	35 ns	(DP-24NC)
HM6208HLP-25	25 ns	_
HM6208HLP-35	35 ns	
HM6208HJP-25	25 ns	300-mıl
HM6208HJP-35	35 ns	24-pin
HM6208HLJP-25	25 ns	plastic SOJ
HM6208HLJP-35	35 ns	(CP-24D)

Pin Description


Function
Address
Input/Output
Chip select
Write enable
Power supply
Ground



Pin Arrangement



Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isbi	High-Z	
L	Н	Read	Icc	Dout	Read cycle
L	L	Write	Icc	Din	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	$-0.5^{\circ 1}$ to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	Vcc	4.5	5.0	5.5	V	
	Vss	0	0	0	V	
Input high (logic 1) voltage	Vін	2.2		6.0	V	
Input low (logic 0) voltage	VIL	-0.5*1		0.8	V	

*1. VIL min = -2.0 V for pulse width ≤ 10 ns.

■ DC Characteristics ($T_a = 0$ to +70°C, $V_{CC} = 5$ V \pm 10%, $V_{SS} = 0$ V)

Item	Symbol	Mın	Typ *1	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2 0	μΑ	$V_{CC} = Max$ $V_{in} = V_{SS} \text{ to } V_{CC}$
Output Leakage Current	I _{LO}	_	_	10 0	μΑ	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	I _{CC}	-	60	100	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA},$ Min Cycle, Duty = 100%
Standby Power Supply Current	I_{SB}	_	15	30	mA	$\overline{CS} = V_{1H}$, Min Cycle
Standby Power Supply Current "H" Version	I _{SB}	_	20	40	mA	CS = V _{IH} , Will Cycle
Standby Power Supply Current	I _{SB1}	_	20	2000	μΑ	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}$ $0 \text{ V} \le V_{in} \le 0.2 \text{ V} \text{ or}$
Standby Power Supply Current L-Version	I _{SB1}	_	6	100	μΑ	$V_{in} \ge V_{CC} - 0.2V$
Output Low Voltage	V _{OL}	_		0 4	V	I _{OL} = 8 mA
Output High Voltage	V _{OH}	2 4	_	******	V	$I_{OH} = -4 \text{ 0 mA}$

*1 Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_a = +25^{\circ}\text{C}$ and specified loading

Capacitance ($Ta = 25^{\circ}C$, f = 1MHz)*1

Item	Symbol	Min	Max	Unit	Test Conditions	
Input capacitance	Cin		6	pF	Vin = 0 V	
Input/output capacitance	Ci⁄o		10	pF	$V_{VO} = 0 V$	


Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to $+70^{\circ}$ C, Vcc = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: Vss to 3.0 V
- Input rise and fall times: 5 ns

- Input and output timing reference levels: 1.5 V
- Output load: See Figures




* Including scope & Jig.

Read Cycle


Item	Symbol	HM6208H-25		HM6208-35 HM6208H-35		HM6208-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	25		35	_	45	_	ns
Address Access Time	t _{AA}	_	25	_	35	_	45	ns
Chip Select Access Time	t _{ACS}		25		35	-	45	ns
Output Hold From Address Change	t _{OH}	5		5	_	5	_	ns
Chip Selection to Output in Low-Z	t _{LZ} *1	5		5	_	5	_	ns
Chip Deselection to Output in High-Z	t _{HZ} *1	0	12	0	20	0	20	ns
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	0	_	ns
Chip Deselection to Power Down Time	t _{PD}	_	15		25	_	30	ns

Note: *1 Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.





Read Timing Waveform (2) *1,*3



Notes: *1. WE is high for read cycle.

*2. Device is continuously selected, $\overline{CS} = VIL$.


*3. Address valid prior to or coincident with \overline{CS} transition low.

Write Cycle


Item	Item		Symbol HM6208H-25		HM62 HM620	208-35 08H-35	HM6208-45		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time		twc	25		35	_	45	_	ns
Chip Selection to End	of Write	t _{CW}	20	_	30	_	40	_	ns
Address Valid to End	of Write	t _{AW}	20	_	30		40		ns
Address Setup Time		t _{AS}	0	_	0	_	0	_	ns
Write Pulse Width		_	20		30		35		
write Pulse width	"H" Version	t _{WP}	20	_	25	_	33	_	ns
Write Recovery Time		twR	3	_	3	_	3	_	ns
Data Valid to End of V	Write	t _{DW}	15	_	20	_	20	_	ns
Data Hold Time		t _{DH}	0	_	0		0	_	ns
Write Enabled to Output in High-Z		twz*1	0	8	0	10	0	15	ns
Output Active From E	and of Write	tow*1	0		0	_	0	_	ns

Note: *1 Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested

Write Timing Waveform (1) (WE Controlled)



Write Timing Waveform (2) (CS Controlled)




Low V_{CC} Data Retention Characteristics ($T_a=0~to~+70^{\circ}C$) These characteristics are guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	VDR	2.0			V	$\overline{CS} \ge Vcc - 0.2 \text{ V}.$
Data retention current	Iccdr		1	50 *2	μΑ	Vin > Vcc = 0.2 V or
Chip deselect to data retention time	tcdr	0			ns	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Operation recovery time	tr	trc*1			ns	0 V S VIII S 0.2 V


Notes: *1. trc = read cycle time.

*2. Vcc = 3.0 V.

Low Vcc Data Retention Timing Waveform



■ PACKAGE DIMENSIONS Unit. mm (inch)



HM6708 Series

65536-word x 4-bit High Speed Hi-BiCMOS Static RAM

Features

Super Fast Access Time: 20/25ns (max.)

Low Power Dissipation


Operating: 350mW (typ.) (f = 50MHz)


- +5V Single Supply
- Completely Static Memory
 No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

Ordering Information


Type No.	Access Time	Package
HM6708P-20	20ns	300mil 24 pin
HM6708P-25	25 ns	Plastic DIP
HM6708JP-20	20ns	300 mil
HM6708JP-25	25ns	24 pin SOJ

Block Diagram





Pin Arrangement



Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to V_{SS} Pin	V_T	-0.5 to +7.0	v
Power Dissipation	P_T	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

Recommended DC Operating Conditions $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	v
Supply Voltage	V_{SS}	. 0	0	0	v
Input Voltage	v_{IH}	2.2	_	6.0	v
	v_{IL}	-0.5*1	-	0.8	v

Note) *1. -3.0 V for pulse width 20ns.

Function Table

CS	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	Х	Not selected	I_{SB}, I_{SB1}	High Z	-
L	H	Read	I_{CC}, I_{CC1}	Data Out	Read Cycle
L	L	Write	I_{CC}, I_{CC1}	Data In	Write Cycle

DC and Operating Characteristics (V_{CC} = 5 V ±10%, T_a = 0 to +70°C)

Item	Symbol	min.	typ.	max.	Unit	Test Conditions
Input Leakage Current	$ I_{LI} $	_	_	2	μΑ	V_{CC} = 5.5V, V_{IN} = V_{SS} to V_{CC}
Output Leakage Current	$ I_{LO} $	-	_	10	μA	$\overline{\text{CS}} = V_{IH}, V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	Icc	_	-	100	mA	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0 \text{ mA}$
Average Operating Current	I _{CC1}	_	_	120	mA	Min. Cycle, Duty: 100%, I _{I/O} = 0mA
	I_{SB}	_	_	30	m A	$\overline{\text{CS}} = V_{IH}, V_{IN} = V_{IH} \text{ or } V_{IL}$
Standby Power Supply Current	I _{SB1}		_	10	m A	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{V}$
Output Low Voltage	v_{OL}	_	-	0.4	v	I _{OL} = 8 mA
Output High Voltage	V _{OH}	2.4	_	_	V	I _{OH} = -4 mA

Capacitance $(T_a = 25^{\circ}\text{C}, f = 1 \text{ MHz})$

Item	Symbol	max.	Unit	Test Conditions
Input Capacitance	C_{IN}	6.0	pF	<i>V_{IN}</i> = 0 V
Input/Output Capacitance	$C_{I/O}$	10.0	pF	$V_{I/O} = 0V$


Note) This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = 0 \text{ to } +70^{\circ}\text{C}$, unless otherwise noted)

AC Test Conditions

Input pulse levels: V_{SS} to 3.0 V
Input timing reference levels: 1.5 V

Output Load : See Figure
Input rise and fall times : 4 ns
Output reference levels : 1.5 V




Read Cycle

Item	Symbol ·	HM67	HM6708-20		HM6708-25		Notes
Tiem	Syllibol	min.	max.	min.	max.	ns ns ns ns ns ns ns	Notes
Read Cycle Time	t _{RC}	20	-	25	_	ns	_
Address Access Time	t _{AA}	_	20	_	25	ns	_
Chip Select Access Time	t _{ACS}	-	20	-	25	ns	
Output Hold from Address Change	t _{OH}	5	_	5	_	ns	-
Chip Selection to Output in Low Z	t_{LZ}	0	_	0	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	8	0	10	ns	1, 2


Note) 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.

Read Cycle-1*1 /*2



Read Cycle-2*1,*3



Notes) *1. WE is High for Read cycle.

*2. Device is continuously selected, CS = V_{IL}
*3. Address valid prior to or coincident with CS transition low.


Write Cycle

T A	Compleat	нм67	708-20	HM6708-25		Timia	Notes
Item	Symbol -	min.	max.	min.	max.	– Unit	Notes
Write Cycle Time	twc	20	_	25	_	ns	2
Chip Selection to End of Write	t _{CW}	15		20	_	ns	_
Address Valid to End of Write	t _{AW}	15	_	20	_	ns	-
Address Setup Time	t _{AS}	0	_	0	-	ns	_
Write Pulse Width	t _{WP}	15	-	20	-	ns	-
Write Recovery Time	t _{WR}	3	_	3	-	ns	_
Data Valid to End of Write	t _{DW}	12	_	15	_	ns	_
Data Hold Time	t _{DH}	0	_	0	-	ns	-
Write Enable to Output in High Z	t _{WZ}	0	8	0	10	ns	3,4
Output Active from End of Write	tow	0	-	0	_	ns	3,4


Note) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.

- 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.

Write Cycle-1 (WE Controlled)



Write Cycle-2 (CS Controlled)



*1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (t_{WP}) Note)

*2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

*3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs

must not be applied.

*4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.

*5. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

*6. Output is the same phase of write data of this write cycle.

HM6708A Series—Product Preview

65536-Word × 4-Bit High Speed Static RAM

■ FEATURES

- +5V Single Supply
- Completely Static Memory


No Clock or Timing Strobe Required


• Fully TTL Compatible Input and Output

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6708AP-15	15ns	300 mil 24 pin
HM6708AP-20	20ns	Plastic DIP
HM6708AP-25	25ns	(DP-24NC)
HM6708AJP-15	15ns	300 mil 24 pin
HM6708AJP-20	20ns	Plastic SOJ
HM6708AJP-25	25ns	(CP-24D)

BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V _{SS} Pin	V _T	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	V
	V _{SS}	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V_{IH}	2.2	_	$V_{CC} + 0.5$	V
Input Low (Logic 0) Voltage	V_{IL}	-3.0*	_	0.8	V

^{*}Pulse width \leq 15ns, DC: -0.5V

■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	X	Not Selected	I _{SB} , I _{SB1}	High Z	_
L	Н	Read	I_{CC}, I_{CC1}	Data Out	Read Cycle (1) (2)
L	L	Write	I_{CC}, I_{CC1}	Data In	Write Cycle (1) (2)

\blacksquare DC and operating characteristics (V $_{CC}$ = 5V $\pm~10\%$, T_a = 0°C to 70°C, V_{SS} = 0V)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}	_	_	2	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{to} \text{V}_{\text{CC}}$	_	_	10	μΑ
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0\text{mA}$	_	_	100	mA
Average Operating Current	I _{CC1}	Min. Cycle, Duty: 100%, I _{I/O} = 0mA	_	_	120	mA
	I _{SB}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IL}}$	_	_	30	mA
Standby Power Supply Current	I _{SB1}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$		_	10	mA
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	-	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_	_	V


■ AC TEST CONDITIONS

Input Pulse Levels: V_{SS} to 3.0V
 Input Timing Reference Levels: 1.5V

• Output Reference Levels: 1.5V

• Input Rise and Fall Times: 4ns

• Output Load: See Figure



^{*}Including scope and jig capacitance.



EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Test Conditions	Max.	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V$	6.0	pF
Output Capacitance	C _{I/O}	$V_{L/O} = 0V$	10.0	рF

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

• Read Cycle

Item	Symbol	HM6708A-15		HM6708A-20		HM6708A-25		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Notes
Read Cycle Time	t _{RC}	15		20	_	25	_	ns	_
Address Access Time	t _{AA}	_	15	_	20	_	25	ns	
Chip Select Access Time	t _{ACS}	_	15	_	20		25	ns	l –
Output Hold from Address Change	t _{OH}	3	_	3		3	_	ns	
Chip Selection to Output in Low Z	t _{LZ}	3	_	3	_	3	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	6	0	8	0	10	ns	1, 2

NOTES: 1. This parameter is sampled and not 100% tested.

2. Transition is measured $\pm 200 mV$ from steady state voltage with specified loading in Load B.

• Write Cycle

Item	6	HM6708A-15		HM6708A-20		HM6708A-25		T I 'A	N7-4
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Write Cycle Time	t _{WC}	15	_	20	_	25		ns	1
Chip Selection to End of Write	t _{CW}	10	_	15	_	20	_	ns	_
Address Valid to End of Write	t _{AW}	10	T -	15	_	20	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	_
Write Pulse Width	t _{WP}	10	_	15	_	20		ns	_
Write Recovery Time	t _{WR}	0	_	0	_	0		ns	
Data Valid to End of Write	t _{DW}	9	_	12	_	15	_	ns	_
Data Hold Time	t _{DH}	0	_	0		0		ns	_
Write Enable to Output in High Z	t _{WZ}	0	6	0	8	0	10	ns	2, 3
Output Active from End of Write	t _{OW}	0	. —	0	_	0	_	ns	2, 3


NOTES: 1. All write cycle timings are referenced from the last valid address to the first transitioning address.

2. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with specified loading in Load B.


3 This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM

• Read Cycle (1) (1) (2)



• Read Cycle (2) (1) (3)




NOTES: 1. WE is High for READ cycle.


2. Device is continuously selected, $\overline{CS} = V_{IL}$.

3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.

• Write Cycle (1) (WE Controlled)



• Write Cycle (2) (CS Controlled)



NOTES:

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (twp).
- 2. twR is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Output data is the same phase of write data of this write cycle.



HM6709 Series—Preliminary

65536-Word × 4-Bit High Speed Static RAM (with $\overline{\text{OE}}$)

■ FEATURES

Super Fast	
Access Time	
Fast OE	, ,
Access Time	
• Low Power Dissipation	

- +5V Single Supply
- Completely Static Memory


No Clock or Timing Strobe Required


- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output
- 300 mil 28 pin SOJ

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6709JP-20 HM6709JP-25	20ns 25ns	300 mil 28 pin Plastic SOJ (CP-28DN)

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V _{SS} Pin	V_{T}	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Typ.	Max.	Unit
Complex Value	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High Voltage	V_{IH}	2.2	_	6.0	V
Input Low Voltage	V _{IL} *	-3.0		0.8	V

^{*}Pulse width: 20ns, DC: -0.5V

TRUTH TABLE

CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	H or L	H or L	Not Selected	I_{SB} , I_{SB1}	High Z	-
L	Н	Н	Output Disabled	I_{CC}, I_{CC1}	High Z	
L	L	Н	Read	I _{CC} , I _{CC1}	Data Out	Read Cycle (1) (2) (3)
L	Н	L	VV.:4.	I _{CC} , I _{CC1}	Data In	Write Cycle (1) (2) (3) (4)
L	L	L	Write	I_{CC}, I_{CC1}	Data In	Write Cycle (5) (6)

\blacksquare DC AND OPERATING CHARACTERISTICS (V $_{CC}=5V~\pm~10\%,~T_a=0^{\circ}C$ to $70^{\circ}C)$

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}	_	_	2	μA
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH}, \overline{WE} = V_{IL}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	_	_	10	μΑ
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0\text{mA}$	_	_	100	mA
Average Operating Current	rage Operating Current I_{CC1} Min. Cycle, Duty: 100%, $I_{I/O} = 0$ mA		_	_	120	mA
	I _{SB}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IL}}$	_		30	mA
Standby Power Supply Current	I _{SB1}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$	_	_	10	mA
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_		0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_	_	V

AC TEST CONDITIONS

- Input Pulse Levels: V_{SS} to 3.0V
- Input and Output Reference Levels: 1.5V
- Input Rise and Fall Time: 4ns
- Output Load: See Figure



^{*}Including scope and jig capacitance.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Input Capacitance	C _{IN}	$V_{IN} = 0V$	_	_	6	pF	
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$	_	_	10	pF	

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

• Read Cycle

Yanna	Cumbal	HM6709JP-20		HM6709JP-25		Unit	Notes
Item	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Read Cycle Time	t _{RC}	20		25		ns	_
Address Access Time	t _{AA}	-	20	_	25	ns	
Chip Select Access Time	t _{ACS}	_	20	_	25	ns	_
Chip Selection to Output in Low Z	t _{LZ}	0	_	0	_	ns	1, 2
Output Enable to Output Valid	t _{OE}	0	10	0	10	ns	
Output Enable to Output in Low Z	t _{OLZ}	0	_	0		ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	8	0	10	ns	1, 2
Output Hold from Address Change	t _{OH}	5		5		ns	

NOTES:

- 1. This parameter is sampled and not 100% tested.
- 2. Transition is measured ±200mV from steady state voltage with specified loading is Load B.

• Write Cycle


Itama	Crumbal	HM6709JP-20		HM6709JP-25		Unit	Notes
Item	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Write Cycle Time	t _{WC}	20	_	25	_	ns	1
Chip Selection to End of Write		15	_	20	_	ns	_
Address Setup Time	t _{AS}	0	_	0	_	ns	_
Address Valid to End of Write	t _{AW}	15	_	20		ns	
Write Pulse Width	t _{WP}	15		20	_	ns	_
Write Recovery Time	twR	3	_	3	_	ns	_
Write to Output in High Z	t _{WZ}	0	8	0	10	ns	2, 3
Data Valid to End of Write	t _{DW}	12	_	15	_	ns	_
Data Hold Time	t _{DH}	0	_	0	_	ns	_
Output Disable to Output in High Z	t _{OHZ}	0	8	0	10	ns	2, 3
Output Active from End of Write	t _{OW}	0	_	0	_	ns	2, 3

NOTES:


- 1. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 2. This parameter is sampled and not 100% tested.
- 3. Transition is measured ± 200 mV from steady state voltage with specified loading in Load B.

■ TIMING WAVEFORM


• Read Cycle (1) (1)



• Read Cycle (2) (1) (2) (3)




• Read Cycle (3) (1) (3) (4)




NOTES:

- 1. $\overline{WE} = V_{IH}$
- $2.\ \overline{CS}\,=\,V_{IL}$
- 3. $\overline{OE} = V_{IL}$
- 4. Address valid prior to or coincident with \overline{CS} transition low.


• Write Cycle (1) ($\overline{OE} = H$, \overline{WE} Controlled)




• Write Cycle (2) $(\overline{OE} = H, \overline{CS} \text{ Controlled})$




• Write Cycle (3) ($\overline{OE} = \text{Clocked}, \overline{WE} \text{ Controlled})$




• Write Cycle (4) (\overline{OE} = Clocked, \overline{CS} Controlled)



• Write Cycle (5) ($\overline{OE} = L$, \overline{WE} Controlled)



• Write Cycle (6) $(\overline{OE} = L, \overline{CS} \text{ Controlled})$



- 1. A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE} .
- 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. Output data is the same phase of write data of this write cycle.
- 4. If the \overline{CS} is low transition occurs after the \overline{WE} low transition, output remain in a high impedance state.
- 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- 6. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remain in high impedance state.



HM6709A Series—Product Preview

65536-Word × 4-Bit High Speed Static RAM (with \overline{OE})

■ FEATURES

Super Fast	
Access Time	15/20/25ns (max.)
Fast OE	
Access Time	
• Low Power Dissipation	
- FV Oissels Ossaists	,

+5V Single Supply

Completely Static Memory


No Clock or Timing Strobe Required


• Fully TTL Compatible Input and Output

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6709AP-15	15ns	300 mil 28 pin
HM6709AP-20	20ns	Plastic DIP
HM6709AP-25	25ns	(DP-28N)
HM6709AJP-15	15ns	300 mil 28 pin
HM6709AJP-20	20ns	Plastic SOJ
HM6709AJP-25	25ns	(CP-28DN)

BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V _{SS} Pin	V_{T}	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Cumply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High Voltage	V _{IH}	2.2	_	6.0	V
Input Low Voltage	V _{IL} *	-3.0		0.8	V

^{*}Pulse width: 15ns, DC: -0.5V

■ TRUTH TABLE

CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
H	H or L	H or L	Not Selected	I_{SB}, I_{SB1}	High Z	-
L	Н	Н	Output Disabled	I_{CC}, I_{CC1}	High Z	_
L	L	Н	Read	I _{CC} , I _{CC1}	Data Out	Read Cycle (1) (2) (3)
L	Н	L	Write	I_{CC}, I_{CC1}	Data In	Write Cycle (1) (2) (3) (4)
L	L	L	write	I_{CC}, I_{CC1}	Data In	Write Cycle (5) (6)

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}			2	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}}$ $\text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to } \text{V}_{\text{CC}}$	_	_	10	μΑ
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0\text{mA}$		_	100	mA
Average Operating Current	I _{CC1}	Min. Cycle, Duty: 100% , $I_{I/O} = 0$ mA			120	mA
	I _{SB}	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$	_		30	mA
Standby Power Supply Current	I _{SB1}	$\overline{\frac{\text{CS}}{\text{V}_{\text{IN}}}} \ge V_{\text{CC}} - 0.2V$ $V_{\text{IN}} \le 0.2V \text{ or } V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$	_	_	10	mA
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_		V


AC TEST CONDITIONS

• Input Pulse Levels: V_{SS} to 3.0V

• Input and Output Reference Levels: 1.5V

• Input Rise and Fall Time: 4ns

• Output Load: See Figure



^{*}Including scope and jig capacitance.



EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V$	_	_	6	pF
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$		_	10	pF

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

• Read Cycle

Itom	Cumbal	Symbol HM6709A-15		HM6709A-20		HM6709A-25		Unit	Notes
Item	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Uiii	Notes
Read Cycle Time	t _{RC}	15	_	20	_	25	_	ns	
Address Access Time	t _{AA}	_	15	_	20	_	25	ns	_
Chip Select Access Time	t _{ACS}		15	_	20	_	25	ns	_
Chip Selection to Output in Low Z	t _{LZ}	3	_	3	_	3	_	ns	1, 2
Output Enable to Output Valid	t _{OE}	0	8	0	10	0	10	ns	_
Output Enable to Output in Low Z	t _{OLZ}	3	_	3		3	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	6	0	8	0	10	ns	1, 2
Output Hold from Address Change	t _{OH}	3		3		3	_	ns	

NOTES: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• Write Cycle

Thomas	Crombal	HM6709A-15		HM6709A-20		HM6709A-25		Unit	Notes
Item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Notes
Write Cycle Time	t _{WC}	15	_	20	_	25	_	ns	1
Chip Selection to End of Write	t _{CW}	10	_	15	_	20		ns	_
Address Setup Time	t _{AS}	0	_	0	_	0		ns	_
Address Valid to End of Write	t _{AW}	10	_	15		20	_	ns	_
Write Pulse Width	t _{WP}	10	_	15		20	_	ns	_
Write Recovery Time	t _{WR}	0		0		0	_	ns	_
Write to Output in High Z	t _{WZ}	0	6	0	8	0	10	ns	2, 3
Data Valid to End of Write	t _{DW}	9		12	_	15	_	ns	_
Data Hold Time	t _{DH}	0	_	0		0	_	ns	_
Output Disable to Output in High Z	t _{OHZ}	0	6	0	8	0	10	ns	2, 3
Output Active from End of Write	t _{OW}	0		0	_	0		ns	2, 3

NOTES: 1. All write cycle timings are referenced from the last valid address to the first transitioning address.


2. This parameter is sampled and not 100% tested.

3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.




■ TIMING WAVEFORM


• Read Cycle (1) (1)



• Read Cycle (2) (1) (2) (3)



• Read Cycle (3) (1) (3) (4)




NOTES: 1. $\overline{WE} = V_{IH}$

2. $\overline{\text{CS}} = V_{\text{IL}}$.


3. $\overline{OE} = V_{IL}$.

4. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.


• Write Cycle (1) ($\overline{OE} = H, \overline{WE}$ Controlled)




• Write Cycle (2) $(\overline{OE} = H, \overline{CS} \text{ Controlled})$




• Write Cycle (3) (OE = Clocked, WE Controlled)




• Write Cycle (4) (\overline{OE} = Clocked, \overline{CS} Controlled)



• Write Cycle (5) (OE = L, WE Controlled)



• Write Cycle (6) (OE = L, CS Controlled)



- 1. A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE} .
- 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. Output data is the same phase of write data of this write cycle.
- 4. If the \overline{CS} is low transition occurs after the \overline{WE} low transition, output remain in a high impedance state.
- 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- 6. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remain in high impedance state.



HM6207 Series

262144-word x 1-bit High Speed CMOS Static RAM

The Hitachi HM6207 is a high speed 256k static RAM organized as 256-kword x 1-bit. It realizes high speed access time (35/45 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU. The HM6207, packaged in a 300 mil plastic DIP, is available for high density mounting.

Low power version retains the data with battery back up.

Features

- High Speed: Fast Access Time 35/45 ns (max.)
- Low Power

Standby: 100 μ W (typ.)/30 μ W (typ.) (L-version)

Operation: 300 mW (typ.)

- Single 5V Supply and High Density 24 Pin Package
- Completely Static Memory:

No Clock or Timing Strobe Required

- Equal Access and Cycle Time
- Directly TTL Compatible: All Inputs and Outputs
- Capability of Battery Back Up Operation (L-version)

Ordering Information

Type No.	Access Time	Package
HM6207P-35	35 ns	
HM6207P-45	45 ns	200 with 24 with Plantin DIR
HM6207LP-35	35 ns	300-mil 24-pin Plastic DIP
HM6207LP-45	45 ns	


Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V _T	-0.5^{*1} to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature under bias	Tbias	-10 to +85	°C

Note) *1. -2.5V for pulse width ≤ 10 ns.




Pin Arrangement



Pin Description

Pin Name	Function
A0 - A17	Address
Din	Data Input
Dout	Data Output
CS	Chip Select
WE	Write Enable
v_{cc}	Power Supply
V _{SS}	Ground

Block Diagram



Function Table

CS	WE	Mode	V _{CC} Current	Dout Pin	Ref. Cycle
Н	×	NOT SELECTED	I_{SB}, I_{SB1}	HIGH-Z	
L	Н	READ	I _{CC}	Dout	READ CYCLE
L	L	WRITE	I _{CC}	HIGH-Z	WRITE CYCLE

Note) X means don't care.

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	min	typ	max	Unit
Cumulu Valtaga	v_{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
Input High (logic 1) Voltage	V _{IH}	2.2	-	6.0	V
Input Low (logic 0) Voltage	v_{IL}	-0.5 *1	_	0.8	v

Note) *1. -2.0V for pulse width ≤ 10 ns

DC and Operating Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

				,	
Symbol	min	typ*1	max	Unit	Test Condition
I _{LI}	-	_	2.0	μΑ	$V_{CC} = MAX.$ $V_{IN} = V_{SS} \text{ to } V_{CC}$
I _{LO}	_		10.0	μΑ	$\overline{CS} = V_{IH}$ Vout = V_{SS} to V_{CC}
I _{CC}	_	60	100	mA	CS = V _{IL} Iout = 0mA, min. cycle
I _{SB}		15	30	mA	CS = V _{IH} , min. cycle
T	_	0.02	2.0	^	$\overline{\text{CS}} \ge V_{\text{CC}} - 0.2V,$ $0V \stackrel{>}{=} V_{\text{IN}} \le 0.2V \text{ or}$
¹ SB1	-	0.006*2	0.1 *2	mA	$V_{IN} \ge V_{CC} - 0.2V$
VOL	_	_	0.4	v	I _{OL} = 8mA
V _{OH}	2.4		-	V	$I_{OH} = -4.0 \text{mA}$
	ILII ILOI ICC ISB ISB1 VOL	I _{LI} -	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note) *1. Typical limits are at $V_{CC} = 5.0V$, $T_a = 25^{\circ}C$ and specified loading. *2. This characteristics is guaranteed only for L-version.

Capacitance ($Ta = 25^{\circ}C, f = 1.0MHz$)

, Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input Capacitance	Cin	_		6.0	pF	Vin = 0V
Output Capacitance	Cout	_	_	10	pF	Vout = 0V


Note) This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to $\pm 70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)

AC Test Conditions

- Input pulse levels: V_{SS} to 3.0V
- Input rise and fall times: 5ns


- Input and Output timing reference levels: 1.5V
- Output load: See Figures.




Read Cycle

Parameter	Cromb al	HM62	207-35	HM62	207-45	Unit	N-4	
ratameter	Symbol	min	max	min	max	Unit	Notes	
Read Cycle Time	t _{RC}	35	_	45	_	ns	*1	
Address Access Time	t_{AA}	_	35	_	45	ns		
Chip Select Access Time	tACS	-	35	_	45	ns		
Output Hold from Address Change	tOH .	5	_	5	_	ns		
Chip Selection to Output in Low Z	tLZ	5		5	-	ns	*2, *3, *7	
Chip Deselection to Output in High Z	tHZ	0	30	0	30	ns	*2, *3, *7	
Chip Selection to Power Up Time	tPU	0	-	0	-	ns	*7	
Chip Deselection to Power Down Time	tPD	_	30	_	40	ns	*7	

Timing Waveform of Read Cycle No. 1*4,*5



Timing Waveform of Read Cycle No. 2*4,*6




- Notes) *1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 - *2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 - *3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.
 - *4. WE is high for READ Cycle.

 - *5. Device is continuously selected, while $\overline{\text{CS}} = V_{IL}$.
 *6. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - *7. This parameter is sampled and not 100% tested.


Write Cycle

Parameter	Symbol	HM6207-35		HM6207-45		*****	NT . 4
Farameter	Symbol	min	max	min	max	Unit	Notes
Write Cycle Time	^t WC	35	_	45	_	ns	*2
Chip Selection to End of Write	tCW	30		40		ns	
Address Valid to End of Write	t _{AW}	30		40	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	ns	
Write Pulse Width	tWP	25		25	_	ns	
Write Recovery Time	tWR	3	_	3		ns	
Data Valid to End of Write	t _{DW}	20	_	20	_	ns	
Data Hold Time	^t DH	0		0	_	ns	
Write Enable to Output in High Z	twz	0	20	0	25	ns	*3, *4
Output Active from End of Write	tOW	0	_	0	_	ns	*3, *4

Timing Waveform of Write Cycle No. 1 (WE Controlled)



Timing Waveform of Write Cycle No. 2 (CS Controlled)



Notes) *1. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance states.

- *2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
- *3. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.
- *4. This parameter is sampled and not 100% tested.

Low V_{CC} Data Retention Characteristics (Ta = 0 to +70°C)


(This characteristics is guaranteed only for L-version)

Parameter	Symbol	min	typ.	max.	Unıt	Test Condition
V _{CC} for Data Retention	v_{DR}	2.0	_	_	v	$\overline{CS} \ge V_{CC} - 0.2V$
Data Retention Current	ICCDR	_	2	50*2	μA	$ \begin{array}{c} -V_{in} \ge V_{CC} - 0.2V \text{ or} \\ 0V \le V_{in} \le 0.2V \end{array} $
Chip Deselect to Data Retention Time	tCDR	0	_	_	ns	See retention
Operation Recovery Time	t _R	tRC*1		_	ns	waveform

Note) *1. t_{RC} = Read Cycle Time

*2. V_{CC}= 3.0V

Low V_{CC} Data Retention Waveform



HM6207/HM6207H Series 1-Bit CMOS Static RAM

262144-Word × 1-Bit High Speed CMOS Static RAM

The Hitachi HM6207 and HM6207H are high speed 256k static RAMs organized as 256-kword \times 1-bit. They realize high speed access time (25/35/45ns) and low power consumption, employing CMOS process technology and high speed circuit design technology. It is most advantageous wherever high speed and high density memory is required.

The HM6207 and HM6207H are packaged in the industry standard 300-mil, 24-pin plastic DIP The HM6207H is also available in a 300-mil, 25-pin plastic SOJ package for high density mounting The low power versions are ideal for battery backed systems.

Features

- Single 5 V supply and high density 24-pin package
- · High speed

Access time: 25/35/45 ns (max)

Low power

Active. 300 mW (typ) Standby: 100μ W (typ)

30 μ W (typ) (L-version)


- Completely static memory requires
 No clock or timing strobe requires
- · Equal access and cycle time
- · All inputs and outputs TTL compatible
- · Capability of battery back up operation (L-version)

Ordering Information


Type No	Access Time	Package
HM6207P-35	35 ns	
HM6207P-45	45 ns	300-mıl
HM6207HP-25	25 ns	24-pin
HM6207HP-35	35 ns	plastic DIP
HM6207HLP-25	25 ns	(DP-24NC)
HM6207HLP-35	35 ns	
HM6207HJP-25	25 ns	300-mıl
HM6207HJP-35	35 ns	24-pin
HM6207HLJP-25	25 ns	plastic SOJ
HM6207HLJP-35	35 ns	(CP-24D)

Pin Description


Pın Name	Function
A0 – A17	Address
Dın	Data input
Dout	Data output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground



Pin Arrangement



Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isb1	High-Z	***************************************
L	Н	Read	Icc	Dout	Read cycle
L	L	Write	Icc	High-Z	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5^{1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
	Vss	0	0	0	V
Input high (logic 1) voltage	Vи	2.2		6.0	V
Input low (logic 0) voltage	VIL	-0.5*1		0.8	V

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics ($T_a = 0$ to +70°C, $V_{CC} = 5$ V $\pm 10\%$, $V_{SS} = 0$ V)

Item	Item		Mın	Typ *1	Max	Unit	Test Conditions
Input Leakage Current		I _{LI}	_	_	2 0	μΑ	$V_{CC} = Max$ $V_{in} = V_{SS} \text{ to } V_{CC}$
Output Leakage Current		I _{LO}	_	-	10 0	μΑ	$ \overline{CS} = V_{IH} V_{I/O} = V_{SS} \text{ to } V_{CC} $
Operating Power Supply Current		I _{CC}	_	60	100	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA},$ Min Cycle, Duty = 100%
Standby Power Supply Current		I _{SB}	_	15	30	mA	<u> </u>
Standby Power Supply Current	"H" Version	I _{SB}	_	20	40	mA	$\overline{CS} = V_{1H}$, Min Cycle
Standby Power Supply Current (1)		I _{SB1}	amen .	20	2000	μΑ	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}$
Standby Power Supply Current (1) L-Version		I _{SB1}		6	100	μΑ	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{in}} \leq 0 \text{ 2 V or} \\ \text{V}_{\text{in}} \geq \text{V}_{\text{CC}} - 0 \text{ 2 V} \end{array}$
Output Low Voltage		V _{OL}	_	_	0 4	v	$I_{OL} = 8 \text{ mA}$
Output High Voltage		V _{OH}	2 4	_	_	v	$I_{OH} = -4.0 \text{ mA}$

Note *1 Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_a = +25^{\circ}\text{C}$ and specified loading

Capacitance (Ta = 25° C, f = 1MHz)¹

Item	Symbol	Min	Max	Unit	Test Conditions	
Input capacitance	Cin	_	6	pF	Vin = 0 V	
Output capacitance	Cout		10	pF	$V_{out} = 0 V$	


Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: Vss to 3.0 V
- Input rise and fall times: 5 ns

- Input and output timing reference levels: 1.5 V
- · Output load: See Figures




Note: * Including scope & jig.

Read Cycle


Item	Symbol	HM6207H-25		HM6207-35 HM6207H-35		HM6207-45		Unit
		Mın.	Max.	Mın.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	25	_	35	_	45	_	ns
Address Access Time	t _{AA}	_	25	_	35	_	45	ns
Chip Select Access Time	t _{ACS}	-	25	_	35	_	45	ns
Output Hold From Address Change	t _{OH}	5		5	_	5		ns
Chip Selection to Output in Low-Z	t _{LZ} *1	5	_	5		5		ns
Chip Deselection to Output in High-Z	t _{HZ} *1	0	12	0	20	0	30	ns
Chip Selection to Power Up Time	tpU	0		0	_	0		ns
Chip Deselection to Power Down Time	t _{PD}	_	15	_	25	_	40	ns

*I Transition is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested Note





Read Timing Waveform (2) *1,*3




Notes: *1. WE is high for read cycle.

*2. Device is continuously selected, \(\overline{CS} = Vil...\)
*3. Address valid prior to or coincident with \(\overline{CS}\) transition low.

■ Write Cycle


Item	Symbol	НМ6207Н-25		HM6207-35 HM6207H-35		НМ6207-45		Unit	
		Mın	Max	Mın	Max	Mın.	Max.		
Write Cycle Time		25	_	35	_	45	-	ns	
Chip Selection to End of Write		20	_	30	_	40	_	ns	
Address Valid to End of Write		20	_	30		40	_	ns	
Address Setup Time		0		0	_	0		ns	
Write Pulse Width		20		30		35	_	ns	
"H" Ve	rsion			25	_				
Write Recovery Time	t _{WR}	3	_	3	_	3	_	ns	
Data Valid to End of Write		15	T -	20	_	20	_	ns	
Data Hold Time		0		0	_	0		ns	
Write Enabled to Output in High-Z		0	8	0	10	0	15	ns	
Output Active From End of Write	tow*1	0	_	0	_	0	_	ns	

Note *1 Transition is measured ± 200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested



247

Write Timing Waveform (2) (CS Controlled)



- Notes: *1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .

 - *2. twn is measured from the earlier of CS or WE going high to the end of write cycle.
 *3. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
 - *4. Dout is the same phase of write data of this write cycle, if two is long enough.

Low V_{CC} Data Retention Characteristics $(T_a = 0 \text{ to } + 70 \text{ }^{\circ}\text{C})$


These characteristics are guaranteed only for L-version.

Item	Symbol	Mın	Тур	Max	Unit	Test Conditions
Vcc for data retention	Vdr	20			V	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}.$
Data retention current	Iccdr		1	50*2	μΑ	-
Chip deselect to data retention time	t CDR	0		_	ns	$- Vin \ge VCC - 0.2 V \text{ or } \\ - 0 V < Vin < 0.2 V$
Operation recovery time	tr	tRC *1			ns	$- \qquad 0 \mathbf{v} \leq \mathbf{v} \text{ in } \leq 0.2 \mathbf{v}$


Notes *1. trc = read cycle time

*2 Vcc = 30 V.

Low Vcc Data Retention Timing Waveform



■ PACKAGE DIMENSIONS Unit: mm (inch)



HM6707 Series

262144-word x 1-bit High Speed Hi-BiCMOS Static RAM

Features

• Super Fast Access Time: 20/25ns (max.)

• Low Power Dissipation


Operating: 350mW (typ.) (f = 50MHz)

- +5V Single Supply
- Completely Static Memory
 No Clock or Timing Strobe Required
- Delegand Dead and Maite Orale Time
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output


Ordering Information

Type No.	Access Time	Package
HM6707P-20	20ns	300mil 24 pin
HM6707P-25	25 ns	Plastic DIP
HM6707JP-20	20ns	300 mil
HM6707JP-25	25 ns	24 pin SOJ


HM6707JP-25 25 ns



Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.



Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Rating	Unit	
Terminal Voltage to V _{SS} Pin	V_T	-0.5 to +7.0	V	
Power Dissipation	P_T	1.0	W	
Operating Temperature Range	Topr	0 to +70	°C	
Storage Temperature Range (with	$bias)T_{stg(bias)}$	-10 to +85	°C	
Storage Temperature Range	T _{stg}	-55 to +125	°C	

Recommended DC Operating Conditions $(Ta = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage —	v_{cc}	4.5	5.0	5.5	v
Supply Voltage	V_{SS}	0	0	0	v
T X7 14	V_{IH}	2.2	-	6.0	v
Input Voltage	$\overline{v_{IL}}$	-0.5*1	_	0.8	V

Note) *1: -3.0 V for pulse width 20ns.

Function Table

CS	\overline{WE}	Mode	V _{CC} Current	Output Pin
Н	×	Not selected	I_{SB}, I_{SB1}	High Z
L	Н	Read	I_{CC}, I_{CC1}	D _{out}
L	L	Write	I_{CC}, I_{CC1}	High Z

DC and Operating Characteristics (V_{CC} = 5 V ±10%, T_a = 0 to +70°C)

Item	Symbol	min.	typ.	max.	Unit	Test Conditions
Input Leakage Current	$ I_{LI} $	_	_	2	μА	V_{CC} =5.5 V, V_{IN} = V_{SS} to V_{CC}
Output Leakage Current	I _{LO}	_	_	10	μΑ	$\overline{\text{CS}} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	I _{CC}	_	_	100	mA	$\overline{\text{CS}} = V_{IL}, I_{OUT} = 0 \text{mA}$
Average Operating Current	I _{CC1}	_	_	120	mA	Min. Cycle, Duty: 100%, I _{OUT} = 0mA
	I _{SB}	_	_	30	mA	$\overline{\text{CS}} = V_{IH}, V_{IN} = V_{IH} \text{ or } V_{IL}$
Standby Power Supply Current	I_{SB1}	_	_	10	mA	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{V}$
Output Low Voltage	v_{oL}	_	_	0.4	V	I _{OL} = 8 mA
Output High Voltage	V _{OH}	2.4	_	_	v	I _{OH} = -4 mA

Capacitance $(T_a = 25 \,^{\circ}\text{C}, f = 1 \,\text{MHz})$

Item	Symbol	max.	Unit	Test Conditions
Input Capacitance	C_{IN}	6.0	pF	$V_{IN} = 0 \mathrm{V}$
Output Capacitance	C_{OUT}	10.0	pF	$V_{OUT} = 0 \text{ V}$


Note) This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = 0 \text{ to } +70^{\circ}\text{C}$, unless otherwise noted)

AC Test Conditions

Input pulse levels: Vss to 3.0 V
 Input timing reference levels: 1.5 V

Output Load : See Figure
Input rise and fall times : 4 ns
Output reference levels : 1.5 V




Read Cycle

Item	Symbol -	HM6707-20		HM67	07-25	— Unit	Notes
Item	Syllibol .	min.	max.	min.	max.	– Om	Notes
Read Cycle Time	t _{RC}	20	_	25	_	ns	_
Address Access Time	t _{AA}	_	20		25	ns	_
Chip Select Access Time	t _{ACS}	_	20		25	ns	-
Output Hold from Address Change	t _{OH}	5	-	5	_	ns	_
Chip Selection to Output in Low Z	t_{LZ}	5	_	5	_	ns	1, 2
Chip Deselection to Output in High Z	t_{HZ}	0	15	0	15	ns	1, 2


Note) 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.

Read Cycle-1*1



Read Cycle-2*2




- Notes) *1. WE is high and CS is low for Read cycle.
 - *2. Addresses valid prior to or coincident with CS transition low.
 - *3. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.

Write Cycle

Item	Symbol -	HM67	707-20	HM6707-25		Unit	Notes
100111	Symbol -	min.	max.	min.	max.	- Unit	Notes
Write Cycle Time	twc	20	_	25	-	ns	2
Chip Selection to End of Write	t _{CW}	15	_	20	-	ns	_
Address Valid to End of Write	t _{AW}	15	_	20	-	ns	_
Address Setup Time	t _{AS}	0	_	0	_	ns	_
Write Pulse Width	t _{WP}	15	_	20	_	ns	-
Write Recovery Time	t _{WR}	3	_	3	_	ns	_
Data Valid to End of Write	t _{DW}	15	_	20	-	ns	_
Data Hold Time	t _{DH}	0	_	0	_	ns	_
Write Enable to Output in High Z	twz	0	15	0	15	ns	3,4
Output Active from End of Write	tow	0	-	0	-	ns	3,4


- Note) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 - 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 - 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.
 - 4. This parameter is sampled and not 100% tested.

Write Cycle-1 (WE Controlled)



Note) *1. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.

Write Cycle-2 (CS Controlled)



Note) *1. Transition is measured ±200 mV from steady state voltage with specified loading in Load B.

*2. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffer remains in a high impedance state.

HM6707A Series—Product Preview

262144-Word × 1-Bit High Speed Static RAM

■ FEATURES


- Super Fast
- +5V Single Supply
- Completely Static Memory

No Clock or Timing Strobe Required


• Fully TTL Compatible Input and Output

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6707AP-15	15ns	300 mil 24 pin
HM6707AP-20	20ns	Plastic DIP
HM6707AP-25	25ns	(DP-24NC)
HM6707AJP-15	15ns	300 mil 24 pin
HM6707AJP-20	20ns	Plastic SOJ
HM6707AJP-25	25ns	(CP-24D)



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V _{SS} Pin	V _T	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_a \le 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Cumply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High Voltage	V _{IH}	2.2	_	$V_{CC} + 0.5$	V
Input Low Voltage	V_{IL}	-3.0*	_	0.8	v

^{*}Pulse width: 15ns, DC: -0.5V

■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	Output Pin
Н	X	Not Selected	I_{SB} , I_{SB1}	High Z
L	Н	Read	I_{CC}, I_{CC1}	Data Out
L	L	Write	I_{CC}, I_{CC1}	High Z

\blacksquare DC and operating characteristics (V $_{CC}$ = 5V $\pm~10\%,~T_a$ = 0°C to 70°C, V $_{SS}$ = 0V)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}		_	2	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{OUT}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$	_		10	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{OUT}} = 0\text{mA}$	_	_	100	mA
Average Operating Current	I _{CC1}	Min. Cycle, Duty: 100%, I _{OUT} = 0mA		_	120	mA
	I _{SB}	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$		_	30	mA
Standby Power Supply Current	I _{SB1}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$	_	_	10	mA
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4		_	V


AC TEST CONDITIONS

Input Pulse Levels: V_{SS} to 3.0V
Input Timing Reference Levels: 1.5V

• Output Reference Levels: 1.5V

• Input Rise and Fall Times: 4ns

• Output Load: See Figure



^{*}Including scope and jig capacitance.



EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Test Conditions	Max.	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V$	6.0	pF
Output Capacitance	C _{OUT}	$V_{OUT} = 0V$	10.0	pF

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ °C to 70°C, unless otherwise noted.)

• Read Cycle

Item	Symbol	HM67	07A-15	5 HM6707A-20		HM6707A-25		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilit	Notes
Read Cycle Time	t _{RC}	15	T -	20	_	25	_	ns	
Address Access Time	t _{AA}	_	15	_	20		25	ns	_
Chip Select Access Time	t _{ACS}	_	15	l –	20	_	25	ns	_
Output Hold from Address Change	t _{OH}	3	_	3	_	3	_	ns	I -
Chip Selection to Output in Low Z	t _{LZ}	3	_	3	_	3	_	ns	1, 2
Chip Deselection to Output in High Z	t _{HZ}	0	6	0	8	0	10	ns	1, 2

NOTES:

1. This parameter is sampled and not 100% tested.

2. Transition is measured ± 200 mV from steady state voltage with specified loading in Load B.


• Write Cycle

Item	Cumbal	HM67	07A-15	HM67	07A-20	HM67	07A-25	T I - 'A	N
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Write Cycle Time	t _{WC}	15		20		25	_	ns	1
Chip Selection to End of Write	t _{CW}	10	_	15	_	20	_	ns	
Address Valid to End of Write	t _{AW}	10	_	15	_	20		ns	I –
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	I –
Write Pulse Width	t _{WP}	10		15	_	20	_	ns	_
Write Recovery Time	t _{WR}	0		0	_	0		ns	—
Data Valid to End of Write	t _{DW}	9	_	12		15	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	_
Write Enable to Output in High Z	t _{WZ}	0	6	0	8	0	10	ns	2, 3
Output Active from End of Write	t _{OW}	0		0	l –	0	_	ns	2, 3


- 1. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 2. Transition is measured ±200mV from steady state voltage with specified loading in Load B.
- 3. This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM

• Read Cycle (1) (1)




• Read Cycle (2) (2)




- 1. \overline{WE} is high and \overline{CS} is low for READ cycle.
- 2. Addresses valid prior to or coincident with \overline{CS} transition low.
- 3. Transition is measured ±200mV from steady state voltage with specified loading in Load B.

• Write Cycle (1) (WE Controlled)



- 1. Transition is measured ±200mV from steady state voltage with specified loading in Load B.
- 2. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

• Write Cycle (2) (CS Controlled)



NOTES: 1. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with specified loading in Load B.

HM628128 Series

131072-Word × 8-Bit High Speed CMOS Static RAM

The Hitachi HM628128 is a CMOS static RAM organized 128-kword x 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 µm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525 mil SOP (460-mil body SOP) or a 600-mil plastic DIP, is available for high density mounting.

Features

- High speed: Fast access time 70/85/100/120 ns (max.)
- · Low power

Standby: 10 µW (typ) (L-version)

Operation: 75 mW (typ)

- · Single 5 V supply
- Completely static memory

No clock or timing strobe required

- · Equal access and cycle times
- · Common data input and output: Three state output
- · Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L-version)
 2 chip selection for battery back up

HM628128P Series	
E WWWWW	
(DP-32)	
HM628128FP Series	
Thirt tillitation to the state of the state	•
(FP-32D)	


Ordering Information

Type No.	Access Time	Package
HM628128P-7	70 ns	
HM628128P-8	85 ns	
HM628128P-10		
HM628128P-12	120 ns	600 mil 32-pin — plastic DIP
HM628128LP-7	70 ns	(DP-32)
HM628128LP-8	85 ns	(D1-32)
HM628128LP-10	100 ns	
HM628128LP-12	120 ns	
HM628128FP-7	70 ns	
HM628128FP-8	85 ns	
HM628128FP-10	100 ns	525 mil 32-pin
HM628128FP-12	120 ns	plastic SOP
HM628128LFP-7	70 ns	(FP-32D)
HM628128LFP-8	85 ns	()
HM628128LFP-10	100 ns	
HM628128LFP-12	120 ns	

Note:

The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.


Pin Arrangement



Pin Description

Pin Name	Function
A0 – A16	Address
I/O0 - I/O7	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
NC	No connection
Vcc	Power supply
Vss	Ground

Block Diagram



Function Table

WE	CS1	CS2	ŌĒ	Mode	Vcc Current	Dout Pin	Ref. Cycle
×	Н	×	×	Not selected	Isb, Isb1	High-Z	
×	×	L	×	Not selected	Isb, Isb1	High-Z	
Н	L	Н	Н	Output disable	Icc	High-Z	
H	L	H	L	Read	Icc	Dout	Read cycle
L	L	Н	Н	Write	Icc	Din	Write cycle (1)
L	L	Н	L	WIIIC	Icc	Din	Write cycle (2)
Note:	× : H	or I.					

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	VT	-0.5^{*1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: *1. -3.0 V for pulse half-width \leq 30 ns

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Note
Sumaly walters	Vcc	4.5	5.0	5.5	V	
Supply voltage	Vss	0	0	0	V	
Input high (logic 1) voltage	Vін	2.2		6.0	V	
Input low (logic 0) voltage	Vπ	-0.3*1		0.8	V	

Note: *1.-3.0 V for pulse half-width $\leq 30 \text{ ns}$

DC Characteristics (Ta = 0 to $+70^{\circ}$ C, Vcc = 5 V $\pm 10\%$, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	ILıl			2	μΑ	Vin = Vss to Vcc
Output leakage current	lILol			2	μА	$\overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL} \text{ or } OE = V_{IH} \text{ or } \overline{WE} = V_{IL},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating power supply current: DC	Icc		15	30	mA	CS1= VIL, CS2 = VIII, others = VIII/VIL IVO= 0 mA
	Iccı		45	70	mA	Min cycle, duty = 100%, $\overline{CS1} = V_{IL}$, $CS2 = V_{III}$, others = V_{IH}/V_{IL}
Operating power supply current	****					$I_{VO} = 0 \text{ mA}$
ороланд рологозгрру салон	Icc2		15	30	mA	Cycle time = 1 μ s, duty = 100%, I _V o = 0 mA $\overline{\text{CS1}} \le 0.2 \text{ V}$, CS2 \ge Vcc - 0.2 V V _{II} \ge Vcc - 0.2 V, V _{IL} \le 0.2 V
Standby power supply current: DC	IsB	_	1	3	mA	$\overline{CS1} = V_{IH}, CS2 = V_{IH}$ or $CS2 = V_{IL}$
	-		0.02	2	mA	$\frac{\text{Vin} \ge 0 \text{ V}}{\text{CS1}} \ge \text{Vcc} - 0.2 \text{ V},$
Standby power supply current (1): DC	Isb1		2*2	100*2	μА	$-$ CS2 \ge Vcc $-$ 0.2 V or 0 V \le CS2 \le 0.2 V
Output low voltage	Vol			0.4	V	IoL = 2.1 mA
Output high voltage	Vон	2.4			V	Iон = −1.0 mA

Notes: *1. Typical values are at Vcc = 5.0 V, Ta = +25°C and specified loading.

*2. This characteristics is guaranteed only for L-version.

HM628128 Series -

Capacitance (Ta = 25°C, f = 1.0 MHz)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin			8	pF	Vin = 0 V
Input/output capacitance	Ci/o			10	pF	$V_{VO} = 0 V$

Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted) Test Conditions

Input pulse levels: 0.8 V to 2.4 V

• Input and output timing reference levels: 1.5 V


• Input rise and fall times: 5 ns

 Output load: 1 TTL Gate and CL (100pF) (Including scope & jig)

Read Cycle

Item	Symbol	HM628	3128-7	HM628	128-8	HM628	128-10	HM62	8128-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	11010
Read cycle time	trc	70		85		100		120		ns	
Address access time	taa		70		85		100	******	120	ns	
Chip selection $\overline{(CS1)}$	tco1		70		85		100		120	ns	
to output valid											
Chip selection (CS2)	tCO2		70		85	****	100		120	ns	
to output valid											
Output enable (OE)	toe		35		45		50	*****	60	ns	
to output valid											
Chip selection (CS1)	tl.Z1	10		10		10		10		ns	*1, *2, *3
to output in low-Z											
Chip selection (CS2)	tı.z2	10		10		10		10		ns	*1, *2, *3
to output in low-Z											
Output enable (OE)	tolz	5		5		5		5		ns	*1, *2, *3
to output in low-Z											
Chip deselection (CS1)	tHZ1	0	25	0	30	0	35	0	45	ns	*1, *2, *3
to output in high-Z											
Chip deselection (CS2)	triz2	0	25	0	30	0	35	0	45	ns	*1, *2, *3
to output in high-Z											
Output disable (OE)	tohz	0	25	0	30	0	35	0	45	ns	*1, *2, *3
to output in high-Z											
Output hold from	tон	10		10	_	10		10		ns	
address change											

Read Timing Waveform*4




Notes: *1. trz and torz are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

- *2. At any given temperature and voltage condition, the max is less than the min both for a given device and from device to device.
- *3. This parameter is sampled and not 100% tested.
- *4. WE is high for read cycle.


Write Cycle

•											
Item	Symbol	HM62	28128-7	HM62	28128-8	HM62	28128-10	HM628128-12		Unit	Note
Hom	Symbol .	Min	Max	Min	Max	Min	Max	Min	Max	Oilit	11010
Write cycle time	twc	70		85		100		120		ns	
Chip selection to	tcw	60	_	75	-	90		100		ns	
end of write											
Address setup time	tas	0		0		0		0		ns	
Address valid to	taw	60	_	75		90		100	_	ns	
end of write											
Write pulse width	twp	55		65		75		85		ns	
Write recovery time	twr	5	_	5		5		10		ns	
		10		10		10		15		ns	*11
Write to output	twnz	0	25	0	30	0	35	0	40	ns	*10
in high-Z											
Data to write time	tow	30		35	_	40		45	_	ns	
overlap											
Write hold from	tDH	0		0		0		0		ns	
write time											
Output active from	tow	5		5		5		5		ns	*10
end of write											

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) $(\overline{OE} \text{ Low Fix})$



- Notes: *1. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high, two is measured from the beginning of write to the end of write.
 - *2. tcw is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
 - *3. tas is measured from the address valid to the beginning of write.
 - *4. twn is measured from the earliest of $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high or CS2 going low to the end of write cycle.
 - *5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.

- *6. If CSI goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- *7. Dout is the same phase of the latest written data in this write cycle.
- *8. Dout is the read data of next address.
- *9. If $\overline{CS1}$ is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- *10. This parameter is sampled and not 100% tested.
- *11. This value is measured from CS2 going low to the end of write cycle.


Low Vcc Data Retention Characteristics (Ta = 0 to +70°C)

(This characteristics is guaranteed only for L-version.)


Item	Symbol	Min	Тур	Max	Unit	Test Conditions*2
						$\overline{\text{CS1}} \ge \text{Vcc} - 0.2 \text{ V},$
Vcc for data retention	VDR	V _{DR} 2.0 — V	v	$CS2 \ge Vcc - 0.2 V$		
VCC for data retention	V DK	2.0		_	V	or $0 \text{ V} \le \text{CS2} \le 0.2 \text{ V}$
						$Vin \ge 0 V$
	Iccdr		1			$Vcc = 3.0 \text{ V}, \text{ Vin } \ge 0 \text{ V}$
Data retention current				50*1	μΑ	$\overline{\text{CS1}} \ge \text{Vcc} - 0.2 \text{ V},$
Data retention current	ICCDR		1	50	μΛ	$CS2 \ge Vcc - 0.2 \text{ V or}$
						$0 \text{ V} \leq \text{CS2} \leq 0.2 \text{ V}$
Chip deselect to data retention time	tcdr	0			ns	See Retention Waveform
Operation recovery time	tr	5			ms	See Retention waveform



Low Vcc Data Retention Timing Waveform (1) (CS1 Controlled)



Low Vcc Data Retention Timing Waveform (2) (CS2 Controlled)



Notes: *1. 20 μA max at Ta=0 to 40°C.

*2. CS2 controls address buffer, WE buffer, CS1 buffer and OE buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 ≥ Vcc − 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.

HM624256 Series 4-Bit CMOS Static RAM

HM624256 SERIES 262144-WORD imes 4-BIT HIGH SPEED CMOS STATIC RAM

The Hitachi HM624256 is a high speed 1M static RAM organized as 256-kword \times 4-bit. It realizes high speed access time (35/45 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624256, packaged in a 400-mil plastic SOJ is available for high density mounting.

■ FEATURES

- Single 5 V supply and high density 28-pin package (DIP and SOJ)
- · High speed: Fast access time 35/45 ns (max.)
- · Low power

Operation: 350 mW (typ.) Standby: 100 μ W (typ.)

- Completely static memory:
 No clock or timing strobe required
- · Equal access and cycle time
- · Directly TTL compatible: All inputs and outputs


■ ORDERING INFORMATION

Type No.	Access Time	Package
HM624256P-35	35 ns	400 mıl
HM624256P-45	45 ns	28-pin
HM624256LP-35	35 ns	Plastic DIP
HM624256LP-45	45 ns	(DP28C)
HM624256JP-35	35 ns	400 mil
HM624256JP-45	45 ns	28-pin
HM624256LJP-35	35 ns	Plastic SOJ
HM624256LJP-45	45 ns	(CP-28D)


■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₇	Address
I/O ₁ -I/O ₄	Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
v _{cc}	Power Supply
V _{SS}	Ground


Note: The specifications of this device are subject to change without notice Please contact your nearest Hitachi's Sales Dept. regarding specifications



PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ FUNCTION TABLE

CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pın	Ref. Cycle
Н	Х	х	Not Selected	I _{SB} , I _{SB1}	High-Z	_
L	L	Н	Read	I _{CC}	D _{out}	Read Cycle ⁽¹⁾⁻⁽³⁾
L	Н	L	Write	I _{CC}	D _{in}	Write Cycle ⁽¹⁾
L	L	L	Write	I _{cc}	D _{in}	Write Cycle ⁽²⁾

 $\textbf{NOTE:} \hspace{0.5cm} X \hspace{0.5cm} H \hspace{0.1cm} \text{or} \hspace{0.1cm} L$

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	V _T	-0.5*1 to +7.0	v
Power Dissipation	P _T	1.0	w
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range Under Bias	T _{bias}	-10 to +85	°C

NOTE: *1 $V_T \min = -2.0 \text{ V for pulse width} \le 10 \text{ ns}$

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70 \text{°C}$)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	v
	V _{SS}	0	0	0	v
Input High (Logic 1) Voltage	V _{IH}	2.2	_	6.0	v
Input Low (Logic 0) Voltage	V _{IL}	-0.5*1	_	0.8	v

NOTE: *1 V_{IL} min = -2 0 V for pulse width \leq 10 ns

\blacksquare DC CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

Item	Symbol	Min.	Typ.*i	Max.	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2.0	μΑ	$V_{CC} = max.$ $V_{in} = V_{SS} \text{ to } V_{CC}$
Output Leakage Current	I _{LO}	_	_	2.0	μА	$\overline{CS} = V_{IH}$ $V_{out} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	I _{CC}	_	70	120	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{out}} = 0 \text{mA},$ min. cycle
Standby Power Supply Current	I _{SB}	_	30	60	mA	$\overline{CS} = V_{IH}$, min. cycle
Standby Power Supply Current (1)	I _{SB1} *2 I _{SB1} *3	<u>-</u>	0.02	2.0 0.2	mA mA	$ \overline{CS} \ge V_{CC} - 0.2 \text{ V} $ $ 0 \text{ V} \le V_{in} \le 0.2 \text{ V} $ $ V_{in} \ge V_{CC} - 0.2 \text{ V} $
Output Low Voltage	V _{OL}	_	_	0.4	v	I _{OL} = 8 mA
Output High Voltage	V _{OH}	2.4	_	_	v	$I_{OH} = -4.0 \text{ mA}$

NOTES: *1 Typical limits are at V_{CC} = 5 0 V, T_d = 25°C amd specified loading

*2 JP-version

*3 LJP-version

EXECUTANCE ($T_a = 25$ °C, f = 1MHz)

Item	Symbol	Mın.	Max.	Unit	Test Conditions
Input Capacitance	C _{in}	_	6	pF	$V_{in} = 0 V$
Input/Output Capacitance	C _{I/O}	_	11	pF	$V_{I/O} = 0 V$

NOTE: 1 This parameter is sampled and not 100% tested

AC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$, unless otherwise noted.)


Test Conditions

. • Input pulse levels: V_{SS} to 3.0 V

. Input rise and fall times: 5 ns

• Input and output timing reference levels: 1.5 V

· Output load: See Figures




NOTE: *Including scope & jig


■ Read Cycle

Ta	S	HM624256-35		HM624256-45		
Item	Symbol	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	t _{RC}	35	_	45	_	ns
Address Access Time	t _{AA}	_	35	_	45	ns
Chip Select Access Time	t _{ACS}		35	_	45	ns
Chip Selection to Output in Low-Z	t _{CLZ} *1	10	_	10	_	ns
Output Enable to Output Valid	t _{OE}	_	18	_	23	ns
Output Enable to Output in Low-Z	t _{OLZ} *1	0	_	0	_	ns
Chip Deselection to Output in High-Z	t _{CHZ} *1	0	20	0	20	ns
Chip Disable to Output in High-Z	t _{OHZ} *1	0	10	0	15	ns
Output Hold From Address Change	t _{OH}	5	_	5	_	ns
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	ns
Chip Deselection to Power Down Time	t _{PD}		30	_	30	ns


Read Timing Waveform (1) *1, *2



Read Timing Waveform (2) *1, *2, *3, *5



Read Timing Waveform (3) *1, *2, *4, *5




- *1 Transition is measured ±200 mv from steady state voltage with Load (B) This parameter is sampled and not 100% tested
- *2 WE is high for read cycle
- *3 Device is continuously selected, $\overline{CS} = V_{IL}$
- *4 Address valid prior to or coincident with CS transition low
- *5 $\overline{OE} = V_{IL}$

■ Write Cycle


•	6 1 1	HM624256-35		HM624256-45		T114
Item	Symbol	Min.	Max.	Min.	Max	Unit
Write Cycle Time	t _{WC}	35	_	45	_	ns
Chip Selection to End of Write	t _{CW}	30	_	40	_	ns
Address Valid to End of Write	t _{AW}	30	_	40		ns
Address Setup Time	t _{AS}	0	_	0	_	ns
Write Pulse Width	t _{WP}	30	_	35	_	ns
Write Recovery Time	t _{WR}	3	_	3	_	ns
Output Disable to Output in High-Z*1	t _{OHZ}	0	10	0	15	ns
Write to Output in High-Z*1	t _{WHZ}	0	10	0	15	ns
Data to Write Time Overlap	t _{DW}	20	_	25	_	ns
Data Hold From Write Time	t _{DH}	0	_	0	_	ns
Output Active From End of Write*1	t _{OW}	0	_	0	_	ns

NOTE: 1 Transition is measured ± 200 mV from steady state voltage with Load (B) This parameter is sampled and not 100% tested


Write Timing Waveform (1)



Write Timing Waveform (2) *6



- NOTES: *1 Transition is measured ±200 mV from high impedance voltage with Load (B) This parameter is sampled and not 100% tested
 - *2 A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE}
 - *3 two is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle
 - *4 During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied
 - *5 If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, output remain in a high impedance state
 - *6 \overline{OE} is continuously low ($\overline{OE} = V_{IL}$)
 - *7 DOUT is the same phase of write data of this write cycle
 - *8 DOUT is the read data of next address
 - *9 If CS is low during this period, I/O pins are the output state. Then the data input signals of opposite phase to the outputs must not be applied to them



HM624257 Series

Under Development

4-Bit CMOS Static RAM

262144-WORD × 4-BIT HIGH SPEED CMOS STATIC RAM

The Hitachi HM624257 is a high speed 1M static RAM organized as 256-kword \times 4-bit. It realizes high speed access time (35/45 ns) and low power consumption, employing the advanced CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624257, packaged in a 400-mil plastic SOJ is available for high density mounting.

■ FEATURES


- Single 5 V supply and high density 32-pin package (SOJ)
- High speed: Access time 35/45 ns (max.)
- Low power dissipation
 Active mode: 350 mW (typ.)
 Standby: 100 µW (typ.)
- Completely static memory:
 No clock or timing strobe required
- · Equal access and cycle time
- · Directly TTL compatible: All inputs and outputs

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM624257JP-35	35 ns	400 mil
HM624257JP-45	45 ns	32-pin
HM624257LJP-35	35 ns	Plastic SOJ
HM624257LJP-45	45 ns	(CP-32D)


■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₇	Address
I ₁ -I ₄	Data Input
I ₁ -O ₄	Data Output
CS	Chip Select
WE	Write Enable
v _{cc}	Power Supply
V _{SS}	Ground



PI	PIN ARRANGEMENT Top View						
NC 🗆	1	32 Vcc					
A0 🗆	2	31 🔲 A ₁₇					
A1 [3	30 A 16					
A2 [4	29 A15					
Аз 🗆	5	28 A ₁₄					
A4 [6	27 🔲 A ₁₃					
A5 🗌	7	26 🔲 A ₁₂					
A6 🗆	8	25 A11					
A7 [9	24 NC					
A8 🗌	10	23 🔲 I1					
A9 [11	22 🔲 12					
A ₁₀	12	21 🔲 O1					
l4 [13	20 O2					
Із [_	14	19 🔲 O ₃					
CS □	15	18 🔲 O4					
Vss [16	17 WE					

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	V _{in}	-0.5^{*1} to $+7.0$	v
Power Dissipation	P _T	10	w
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range Under Bias	T _{bias}	-10 to +85	°C

NOTE: *1 V_{in} min = -2 0 V for pulse width \leq 10 ns

■ FUNCTION TABLE

CS	WE	Mode	V _{CC} Current	D _{out} Pin	Ref. Cycle
Н	Х	Not Selected	I _{SB} , I _{SB1}	High-Z	_
L	Н	Read	I _{CC}	D _{out}	Read Cycle ^{(1)–(2)}
L	L	Write	I _{CC}	High-Z	Write Cycle ⁽¹⁾⁻⁽²⁾

NOTE: X H or L

\blacksquare RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min.	Тур.	Max.	Unit
Sumply Voltage	v _{cc}	4.5	5.0	5.5	v
Supply Voltage	V _{SS}	0	0	0	v
Input High (Logic 1) Voltage	V _{IH}	2.2	_	6.0	v
Input Low (Logic 0) Voltage	V _{IL}	-0.5*1	_	0.8	v

NOTE: *1 V_{1L} min = -2 0 V for pulse width \leq 10 ns

DC CHARACTERISTICS ($T_a = 0 \text{ to } +70 \text{ °C}, V_{CC} = 5 \text{ V } \pm 10\%, V_{SS} = 0 \text{ V}$)

Item	Symbol	Min.	Typ.*1	Max.	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2.0	μА	$V_{CC} = max.$ $V_{in} = V_{SS} \text{ to } V_{CC}$
Output Leakage Current	I _{LO}	_	_	10.0	μА	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	Icc		70	120	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{mA},$ min. cycle
Standby Power Supply Current	I _{SB}	_	30	60	mA	$\overline{CS} = V_{IH}$, min. cycle
Standby Power Supply Current (1)	I _{SB1}	_	0.02	2.0	mA	$ \overline{CS} \ge V_{CC} - 0.2 \text{ V} $ $0 \text{ V} \le V_{in} \le 0.2 \text{ V or} $ $V_{in} \ge V_{CC} - 0.2 \text{ V} $
Output Low Voltage	V _{OL}	_	_	0.4	v	$I_{OL} = 8 \text{ mA}$
Output High Voltage	V _{OH}	2.4	_	_	v	$I_{OH} = -4.0 \text{ mA}$

NOTE: 1 Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_a = +25 ^{\circ}\text{C}$ and specified loading

■ CAPACITANCE $(T_a = 25^{\circ}C, f = 1MHz)$

Item	Symbol	Min.	Max.	Unit	Test Conditions
Input Capacitance	C _{in}		6	pF	$V_{in} = 0 V$
Output Capacitance	C _{out}	_	11	pF	$V_{out} = 0 V$


NOTE: 1 This parameter is sampled and not 100% tested

AC CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5$ V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: V_{SS} to 3.0 V
 Input rise and fall times: 5 ns

- Input and output timing reference levels: 1.5 V
- · Output load: See Figures




NOTE: *Including scope & jig

■ Read Cycle


Item	S	HM62	4257-35	HM62		
	Symbol	Mın.	Max.	Min.	Max.	Unit
Read Cycle Time	t _{RC}	35		45	_	ns
Address Access Time	t _{AA}	_	35	_	45	ns
Chip Select Access Time	t _{ACS}		35		45	ns
Output Hold From Address Change	t _{OH}	5	_	5	_	ns
Chip Selection to Output in Low-Z	t _{LZ} *!	5	_	5	_	ns
Chip Deselection to Output in High-Z	t _{HZ} *1	0	20	0	20	ns
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	ns
Chip Deselection to Power Down Time	t _{PD}	_		_	30	ns

NOTE: 1 Transition is measured ±200 mV from steady voltage with Load (B) This parameter is sampled and not 100% tested

Read Timing Waveform (1) *1, *2



Read Timing Waveform (2) *1, *3




- NOTES: *1 WE is high for read cycle
 - *2 Device is continuously selected, $\overline{CS} = V_{IL}$
 - *3 Address valid prior to or coincident with \overline{CS} transition low

■ Write Cycle


Tanan.	S	НМ62	4257-35	НМ62-	T I i a	
Item	Symbol	Mın.	Max.	Min.	Max.	Unit
Write Cycle Time	t _{WC}	35	_	45	_	ns
Chip Selection to End of Write	t _{CW}	30	_	40	_	ns
Address Valid to End of Write	t _{AW}	30	_	40	_	ns
Address Setup Time	t _{AS}	0	_	0	_	ns
Write Pulse Width	t _{WP}	30	_	35	_	ns
Write Recovery Time	t _{WR}	3	_	3	_	ns
Data Valid to End of Write	t _{DW}	20	_		_	ns
Data Hold Time	t _{DH}	3	_	3	_	ns
Write Enabled to Output in High-Z	twz*1	0	15	0	20	ns
Output Active From End of Write	tow*1	5	_	5		ns

NOTE: 1 Transition is measured ±200 mV from steady state voltage with Load (B) This parameter is sampled and not 100% tested

Write Timing Waveform (1) (WE Controlled)



Write Timing Waveform (2) (CS Controlled)



NOTES:


- *I A write occurs during the overlap of a low \overline{CS} and a low \overline{WE}
- *2 two is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle
- *3 If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output buffers remain in a high impedance state
- *4 DOUT is the same phase of write data of this write cycle


■ Low V_{CC} Data Retention Characteristics $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	Min	Тур.	Max.	Unit	Test Conditions
V _{CC} for Data Retention	V _{DR}	2	_	_	v	
Data Retention Current	I _{CCDR}		2	100*1	μΑ	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$
Chip Deselect to Data Retention Time	t _{CDR}	0	_	_	ns	$ \overline{CS} \ge V_{CC} - 0.2 \text{ V,} V_{in} \ge V_{CC} - 0.2 \text{ V or} 0 \text{ V} \le V_{in} \le 0.2 \text{ V} $
Operation Recovery Time	t _R	5	_	_	ms	

NOTE: *1 V_{CC} = 3 0 V

Low V_{CC} Data Retention Timing Waveform





Maintenance Only

131072-word x 8-bit High Density CMOS Static RAM Module

The HM66204 is a high density 1 M-bit static RAM module consisted of 4 pieces of HM62256FP/LFP products (SOP type 256k static RAM) and a HD74HC138FP equivalent product (SOP type CMOS decoder logic).

An outline of the HM66204 is the standard 600 mil width 32 pin dual-in-line package. Its pin arrangement is completely compatible with 1 M-bit monolithic static RAM.

The HM66204 offers the features of low power and high speed by using high speed CMOS devices. And, the HM66204 makes high density mounting possible with no surface mount technology.

These features make the HM66204 ideally suited for high density compacted memory systems.

Features


- High density 32 pin DIP
 - Mounting 4 pcs. of 256k static RAM (SOP; HM62256FP/ LFP) and CMOS decoder logic (SOP; HD74HC138FP equivalent)
- Pin compatible with 1M monolithic static RAM
- High speed
 - Fast access time 120 ns/150 ns (maximum)
- Equal access and cycle time
- Completely static RAM
 - No clock or timing strobe required
- Low power standby and low power operation
 - Standby 40 μW (typical) (L-version)
 - Operation 50 mW(typical) (f = 1 MHz)
- Common data input and output, three state outputs
- Capable of battery backup operation (L-version)

Ordering Information

Part No.	Access Time	Package
HM66204-12	120 ns	
HM66204-15	150 ns	- (00!) 22 DID
HM66204L-12	120 ns	- 600-mil 32-pin DIP
HM66204L-15	150 ns	

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Voltage on any pin relative to VSS	V _T	-0.5 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C
Power dissipation	PT	1.0	W




Pin Arrangement

	NC 1	32 V _{cc}
	A16 2	31 A15
	A14 3	30 NC
	A12 4	29 WE
	A7 5	28 A13
	A6 6	27 A8
	A5 7	26 A9
	A4 8	25 A11
	A3 9	24 OE
	A2 10	23 A10
	A1 [1]	22 CS
	A0 12	21 I/O8
	I/O1 13	20 1/07
	I/O2 14	19 1/06
	I/O3 15	18 I/O5
	V _{ss} [16]	17 I/O4
ĺ	(Top V	'iew)

Pin Description

	-
Pin Name	Function
A0 - A16	Address
I/O1 - I/O8	Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
VCC	Power Supply
V_{SS}	Ground
NC	No Connection

Block Diagram



Mode Selection

Mode	ĊS	WE	ŌĒ	I/O	Current	Note
Not selected (Power down)	Н	X	Х	High-Z	I _{SB} , I _{SB1}	
Read	L	Н	L	Dout	I _{CC}	Read cycle (1) - (3)
Write	L	L	Н	Din	I _{CC}	Write cycle (1)
write	L	L	L	Din	I _{CC}	Write cycle (2)

Note) X = Don't care (H or L)

Electrical Characteristics

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	
	V_{SS}	0	0	0	V	
Input high (logic 1) Voltage	17	3.85*1		6.0	v	A15, A16, CS
	V_{IH}	2.2	-	6.0	v	Others except A15, A16, CS
Input low (logic 0) Voltage	V_{IL}	-0.5	_	0.8	v	

Note) *1. V_{IH} min is determined by $V_{CC} \times 0.7$.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test Conditions	Notes
Input leakage current	I _{LI}			8	μA	$V_{in} = V_{SS}$ to V_{CC}	
input leakage current	1.LI1			2	μА	$V_{in} = V_{SS}$ to 3.5V	
Out		-	_	8	μА	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	
Output leakage current	I _{LO}	_	_	2	μА	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } 3.5 \text{V}$	
Operating power supply current: DC	I _{CC}		10	25	mA	$\overline{CS} = V_{IL}$ $I_{I/O} = 0 \text{mA}$	
Average operating power supply	Inc.	_	37	80	mA ·	MIN. cycle duty = 100%	-12
current (1)	I _{CC1}	_	35	80	ША	$I_{I/O} = 0 \text{mA}$	-15
Average operating power supply current (2)	I_{CC2}	_	10	15	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{V}_{\text{IH}} = \text{V}_{\text{CC}}$ $\text{V}_{\text{IL}} = 0\text{V}, \text{I}_{\text{I/O}} = 0\text{mA}$ f = 1MHz	
Standby power supply current: DC	I _{SB}	_	2	12	mA	CS = V _{IH}	
Standby power supply current (1): DC	I _{SB1}	_	8	400	μΑ	$ \overline{CS} \ge V_{CC} - 0.2V A15 \cdot A16 \ge V_{CC} - 0.2V $	HM66204L Series
(1). 20		-	0.16	8	mA	or $0V \le A15 \cdot A16 \le 0.2V$	
Output low voltage	VOL	_	_	0.4	V	I _{OL} = 2.1 mA	
Output high voltage	V _{OH}	2.4	_		V	I _{OH} = -1.0 mA	

Note) *1. Typical values are at $V_{CC} = 5.0V$, $T_a = +25^{\circ}C$ and specified loading.



Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	_	45	pF	Vin = 0V
Input/output capacitance	C _{I/O}		_	50	pF	$V_{I/O} = 0V$

Note) This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

AC Test Conditions

• Input pulse levels:

0.8V to 4.0V... CS, A15, A16

0.8V to $2.4V\dots$ Other pin except $\overline{\text{CS}}$,

A15, A16

• Input rise and fall times: 5 ns

• Input and output timing reference level: 1.5V


Output load: 1 TTL Gate and C_L (100pF)

(Including scope & jig)


Read Cycle

D	C	HM66	204-12	НМ66	T714	
Parameter	Symbol	min	max	min	max	- Unit
Read cycle time	t _{RC}	120	_	150	_	ns
Address access time	t _{AA}	_	120	_	150	ns
Chip select access time	tACS	_	120	_	150	ns
Output enable to output valid	t _{OE}	_	60	_	70	ns
Output hold from address change	tOH	10		10	-	ns
Chip selection to output in low Z	t _{CLZ}	10	-	10	_	ns
Output enable to output in low Z	tOLZ	5	_	5	_	ns
Chip deselection to output in high Z	tCHZ	0	40	0	50	ns
Output disable to output in high Z	tOHZ	0	40	0	50	ns


Read Cycle Timing No. 1*1



Read Cycle Timing No. 2*1,*2,*4



Read Cycle Timing No. 3*1, *3, *4



Notes) *1. WE is high for read cycle.

*2. Device is continuously selected, \overline{CS} = V_{IL}.


*3. Address should be valid prior to or coincident with \overline{CS} transition low.

*4. \overline{OE} = V_{IL}.


Write Cycle

Parameter	Symbol	HM66	HM66204-12		HM66204-15	
rarameter	Symbol	min	max	min		– Unit
Write cycle time	twc	120	_	150	_	ns
Chip selection to end of write	tCW	100	_	120	_	ns
Address valid to end of write	t _{AW}	100	_	120	_	ns
Address setup time	t _{AS}	0	-	0		ns
Write pulse width	twp	90	_	110		ns
Write recovery time	twR	5	_	5	_	ns
Write to output in high Z	twhz	0	40	0	50	ns
Data to write time overlap	t _{DW}	50	_	60	_	ns
Data hold from write time	^t DH	0		0	-	ns
Output disable to output in high Z	tohz	0	40	0	50	ns
Output active from end of write	tow	5		5	_	ns

Write Cycle Timing No. 1 (OE Clock)



Write Cycle Timing No. 2*5 (OE Low Fixed)



- Notes) *1. A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - *2. twn is measured from the earlier of CS or WE going high to the end of write cycle.
 - *3. During this period, I/O pins are in the output state.
 - The input signals of opposite phase to the outputs must not be applied.
 - *4. If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
 - *5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
 - *6. Dout should be held in phase of the written data during this write cycle.

 - *8. If CS is low during this period, I/O pins are in the output state. The input signals which are opposite to the output level should not be applied to I/O pins.


Low V_{CC} Data Retention Characteristics (Ta = 0° C to + 70° C)

Data retention characteristics is guaranteed only for L version.


Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions	
V_{CC} for data retention	V _{DR}	2.0	_	-	v	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ A15, A16 $\ge \text{V}_{\text{CC}} - 0.2\text{V}$ or A15, A16 $\le 0.2\text{V}$	
Data retention current	I _{CCDR}	_	_	200	μΑ	$V_{CC} = 3.0V, \overline{CS} \ge 2.8V$ $A15 \cdot A16 \ge 2.8V$ or $0V \le A15 \cdot A16 \le 0.2V$	
Chip deselect to data retention time	t _{CDR}	0	_	_	ns	C	
Operation recovery time	t _R	t _{RC} *1	_	_	ns	- See retention waveform	

Note) *1. t_{RC} = Read Cycle Time.

Low V_{CC} Data Retention Waveform



Package Dimensions; Unit: mm (inch)



HM63921-20/25/35 - Product Preview

2K × 9-Bit CMOS Parallel In-Out FIFO Memory

■ DESCRIPTION

The HM63921 is a First-In, First-Out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and half-full flag, to prevent data overflow or underflow.

Expansion logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data.


Data is toggled in and out of the device through the use of the write enable (\overline{W}) and read enable (\overline{R}) pins. The device has a read/write cycle time of 30/35/45ns. Organization of HM63921 provides a 9-bit data bus. the ninth bit could be used for control or parity for error checking at the option of the user. The HM63941 is fabricated using the Hitachi CMOS 1.3micron technology. The device is available in DIP.

■ FEATURES

- First-In, First-Out Dual Port Memory
- 2k × 9 Organization
- Low-Power CMOS 1.3micron Technology
- Asynchronous and Simultaneous Read and Write
- Fully Expandable in Depth and/or Width
- Single 5V (± 10%) Power Supply
- Empty and Full Warning Flags
- Half-Full Flag

ORDERING INFORMATION

Type Name	Access Time	Package
HM63921P-20	20ns	300-mil 28-pin
HM63921P-25	25ns	Plastic DIP
HM63921P-35	35ns	(DP-28NA)




■ PIN ARRANGEMENT

w [1	28 VCC
D8 🗌	2	27 🔲 D4
D ₃	3	26 D ₅
D ₂	4	25 🔲 D6
D1 [5	24 🔲 D7
D ₀	6	23 🔲 FL/RT
XI 🗌	7	22 🔲 RS
FF [8	21 🔲 EF
Q ₀	9	20 🔲 XO/HF
Q1 [10	19 🔲 Q7
Q2 [11	18 🔲 Q ₆
Q3 [12	17 🔲 Q ₅
Q8 [13	16 🔲 Q4
Vss 🗌	14	15 🔲 🖪
	(Тор	View)

■ PIN DESCRIPTION

Pin Name	Function
$D_{0}-D_{8}$	Data Inputs
RS	Reset
$\overline{\mathbf{w}}$	Write Enable
R	Read Enable
FL	First Load
RT	Retransmit
XI	Expansion-In
$\overline{\text{XO}}$	Expansion-Out
ĦF	Half-Full Flag
FF	Full Flag
ĒF	Empty Flag
Q ₀ -Q ₈	Data Outputs

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage(1)	V_{T}	$-0.5^{(2)}$ to $+7.0$	V
Power Dissipation	P_{T}	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	T _{bias}	-10 to +85	°C

NOTES: 1. Relative to V_{SS} .

2. -3.5V for pulse width ≤ 10 ns.

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70 \,^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Cumula, Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
Input Voltogo	V _{IH}	2.2	_	6.0	V
Input Voltage	V_{IL}	-0.5(1)	_	0.8	V

NOTE: 1. -3.0V for pulse width ≤ 10 ns.

■ DC CHARACTERISTICS ($T_a = 0$ °C to +70°C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V, V_{in} = 0V - V_{CC}$	_		2	μΑ
Output Leakage Current	I _{LO}	$\overline{R} = V_{IH}, V_{out} = 0V - V_{CC}$	_		2	μΑ
			-20		120	mA
Operating Power Supply Current	I _{CC1}	Average Operating Current	-25	_	110	mA
			-35	_	100	mA
Standby Power Supply Current	I _{SB1}	$\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH}$		_	10	mA
Standby Fower Supply Current	I _{SB2}	All inputs $\geq V_{CC} - 0.2V$ or $\leq V_{CC}$		_	1	mA
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4		_	V
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$			0.4	V

CAPACITANCE ($T_a = 25$ °C, f = 1MHz)

Parameter	Symbol	Test Conditions	Тур.	Max.	Unit
Input Capacitance	C _{in}	$V_{in} = 0V$	_	6	pF
Output Capacitance	C _{out}	$V_{out} = 0V$	_	10	pF

NOTE: 1. This parameter is sampled and not 100% tested.


AC CHARACTERISTICS ($T_a = 0$ °C to 70°C, $V_{CC} = 5 \pm 10\%$)

Test Conditions

• Input Pulse Levels: V_{SS} to 3.0V

• Input and Output Timing Reference Level: 1.5V

- Input Rise and Fall Times: 5ns
- Output Load: See Figure



^{*}Including scope and jig.

• Read Cycle

Parameter	Symbol	HM63921-20		HM63	921-25	HM63921-35		Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi
Read Cycle Time	t _{RC}	30	_	35	_	45	_	ns
Access Time	t _A	_	20		25	_	35	ns
Read Recovery Time	t _{RR}	10		10	_	10	_	ns
Read Pulse Width	t _{RPW}	20	_	25		35		ns
Read Low to DB Low Z	t _{RLZ} (1)	5	_	5	_	5	_	ns
Read High to DB High Z	t _{RHZ} (1)	_	15		15	_	20	ns
Data Valid from Read High	t _{OH}	3		3		3	_	ns
Read Pulse Width After Empty Flag High	t _{RPE}	20	_	25		35	_	ns
Write High to DB Low Z (Read Data Flow Through Mode)	t _{WLZ} (1)	3	_	3	_	3		ns

 $\label{eq:NOTE:note} \textbf{NOTE:} \qquad 1. \ t_{RLZ}, \, t_{RHZ} \ \text{and} \ t_{WLZ} \ \text{are sampled and not} \ 100\% \ \text{tested}.$

• Write Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Oint
Write Cycle Time	t _{WC}	30	_	35	_	45	_	ns
Write Recovery Time	t _{WR}	10	_	10	_	10	_	ns
Write Pulse Width	t _{WPW}	20	_	25	_	35	_	ns
Data Setup Time	t _{DS}	10	_	15	_	20	_	ns
Data Hold Time	t _{DH}	0	_	0	_	5	_	ns
Effective Write Pulse Width After Full Flag High	t _{WPF}	20		25	_	35	_	ns

• Reset Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Reset Cycle Time	t _{RSC}	30	_	35	_	45	_	ns
Reset Pulse Width	t _{RS}	20	_	25		35	_	ns
Reset Setup Time	t _{RSS}	0	_	0	_	0	_	ns
Reset Recovery Time	t _{RSR}	10		10		10	_	ns

• Retransmit Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Oint
Retransmit Cycle Time	t _{RTC}	30	_	35	_	45	_	ns
Retransmit Pulse Width	t _{RT}	20	_	20	_	35	_	ns
Retransmit Setup Time	t _{RTS}	0	_	0	_	0	_	ns
Retransmit Recovery Time	t _{RTR}	10	-	10	_	10		ns

• Flag Timing

Parameter	Cumbal	HM63921-20		HM63921-25		HM63921-35		Unit
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oiiii
Reset to Empty Flag Low	t _{EFL}	_	20	l –	25	_	35	ns
Reset to Full Flag High	t _{FFH}	_	20	_	25	_	35	ns
Reset to Half-Full Flag High	t _{HFH}	_	30	_	35	_	45	ns
Read Low to Empty Flag Low	t _{REF}	_	20	_	25	_	35	ns
Read High to Full Flag High	t _{RFF}	_	20	_	25	_	35	ns
Write High to Empty Flag High	t _{WEF}	_	20	_	25	_	35	ns
Write Low to Full Flag Low	t _{WFF}	_	20	_	25	_	35	ns
Write Low to Half-Full Flag Low	t _{WHF}	_	30	_	35		45	ns
Read High to Half-Full Flag High	t _{RHF}	_	30	_	35	_	45	ns

• Expansion Timing

Parameter	Symbol	HM63	HM63921-20		HM63921-25		HM63921-35	
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Expansion in Setup to Write or Read	t _{EFL}	_	15	_	20	_	30	ns
Expansion in Recovery Time	t _{RFF}	_	15	_	20	_	30	ns
Expansion in Pulse Width	t _{WHF}	10	_	10	-	10	_	ns
Expansion Out High Delay From Clock	t _{REF}	10	_	10	_	10	_	ns
Expansion Out Low Delay From Clock	t _{RFF}	10	_	10	_	15	_	ns

SIGNAL DESCRIPTIONS

Inputs

• Reset (RS)

The device is reset whenever $\overline{\rm RS}$ input is taken to low state, for minimum reset pulse width. When device is reset, both read and write pointers are set to the first location. A reset cycle is required after power on. Both read enable $(\overline{\rm R})$ and write enable $(\overline{\rm W})$ inputs must be in the high state during reset. Empty flag $(\overline{\rm EF})$ will go low and full flag $(\overline{\rm EF})$ and half-full $(\overline{\rm HF})$ will go high during reset cycle.

Write enable (W)

Write cycle is initiated at the falling edge of \overline{W} , if the full flag (FF) is not set, provided that data set-up and hold time requirements relative to the rising edge of (\overline{W}) are met. Data is stored in the device sequentially and independently of any simultaneous read operation. To inhibit further write operations and prevent internal data overflow full flag (FF) will go low.

Read enable (R)

Read cycle is initiated at the falling edge of \overline{R} , if the empty flag (\overline{EF}) is not set. Data is accessed on a first-in, first-out basis independently of simultaneous write operation. As read enable (\overline{R}) goes high, all outputs will return to high impedance state, till next read operation. After the last data has been read from the FIFO, the empty flag (\overline{EF}) will go low, preventing further read operations with output kept in high impedance state. Empty flag (\overline{EF}) will go high during a valid write cycle (t_{WEF}), thereafter a valid read can start.

- First load/retransmit (FL/RT)
 For depth expansion mode, this pin is grounded to indicate that it is the first device, while this pin of the rest of devices should connect to V_{CC} for correct operation. In single device mode, this pin resets the read pointer to the beginning of the FIFO memory, therefore data can be reread from the beginning. Both R and W should be kept high while RT is taken low.
- Expansion-in (XI)
 For single device mode expansion-in (XI) is grounded. For depth expansion mode, expansion-in (XI) should be connected to expansion-out (XO) of previous device.
- Data In (D₀ to D₈)
 Data inputs for 9-bit wide data.

Outputs

is reset.

Full Flag (FF)
 The full flag (FF) will go low when FIFO is full, inhibiting further write operations until one or more read operations are completed or the FIFO

Empty flag (EF)
 The empty flag (EF) will go low when the FIFO becomes empty, inhibiting further read opera

tions, until one or more write operations are completed, or FIFO is set to retransmit.

• Expansion-out (XO)/Half-full flag (HF)
This output has dual functionality depending how it is used. In depth expansion configuration expansion-out (XO) is connected to next expansion-in (XI). The expansion-out (XO) of the last FIFO is connected to the expansion-in (XI) of the first FIFO. In this way the first FIFO indicates the next FIFO that it will receive the next data. In like manner, any FIFO which becomes full will indicate the next FIFO that it will receive the next data. The second function of this output is in stand alone and/or parallel expansion configurations to indicate the system user that the FIFO is almost full.

• Data outputs (Q_0 to Q_8) Data outputs for 9-bit wide data. These outputs are in high impedance state when \overline{R} is in high state

VARIOUS OPERATIONS MODE

- Single device mode
 If only one FIFO is used, the expansion-in (XI) pin should be grounded.
- Width expansion mode
 Width expansion by 9-bit increments may be
 achieved when separately paralleling the data in puts and the data outputs. In this configuration
 any flags of any device may be used. To avoid
 output contention of the flags for short periods of
 time, the flag outputs should not be wired to gether.
- Depth expansion mode Multiple of FIFOs could provide multiple of 2k x 9 as (N) x (2k) by 9-bits wide, where N is the number of FIFOs connected in depth expansion mode.


The following arrangement must be provided.

- First load (FL) of the first FIFO should be connected to ground.
- 2. All other (FL) should be connected to V_{CC}.
- Connect the expansion-out (XO) of each FIFO to expansion-in (XI) of the next FIFO serially and XO of the last FIFO to XI of the first FIFO.
- Connect all the empty flag (EF) together to OR gate and connect all the full flag (FF) together to OR gate to obtain two separate valid empty flag (EF) and full flag (FF) outputs.
- 5. (RT) and (AF) will not be available in this mode.
- Compound expansion mode Combination of width and depth expansion modes will provide larger FIFO arrays.




TIMING WAVEFORM


• Read Cycle



• Write Cycle




• Reset Cycle




NOTES: 1. $\overline{W} = \overline{R} = V_{IH}$ during reset.

2. $t_{RSC} = t_{RST}$, t_{RSR} .


• Retransmit Cycle




• Full-Flag Cycle (From Last Write to First Read)




• Empty-Flag Cycle (From Last Read to First Write)




• Half-Full Flag Cycle




• Read Data Flow Through Mode




• Write Data Flow Through Mode




• Expansion Out Cycle 1




• Expansion Out Cycle 2 (Read Data Flow Through Mode)



• Expansion Out Cycle 3 (Write Data Flow Through Mode)



• Expansion In Cycle



HM63941-25/35/45 - Preliminary

4K × 9-Bit CMOS Parallel In-Out FIFO Memory

■ DESCRIPTION

The HM63941 is a First-In, First-Out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and almost-full flag, to prevent data overflow or underflow.

Expansion logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data.


Data is toggled in and out of the device through the use of the write enable (\overline{W}) and read enable (\overline{R}) pins. The device has a read/write cycle time of 35/45/60ns. Organization of HM63941 provides a 9-bit data bus. the ninth bit could be used for control or parity for error checking at the option of the user. The HM63941 is fabricated using the Hitachi CMOS 1.3micron technology. The device is available in DIP.

■ FEATURES

- First-In, First-Out Dual Port Memory
- 4k × 9 Organization
- Low-Power CMOS 1.3micron Technology
- Asynchronous and Simultaneous Read and Write
- Fully Expandable in Depth and/or Width
- Single 5V (± 10%) Power Supply
- Empty and Full Warning Flags
- Almost-Full Flag

■ ORDERING INFORMATION

Type Name	Access Time	Package
HM63941P-25 HM63941P-35 HM63941P-45	25ns 35ns 45ns	28-pin Plastic DIP



■ PIN ARRANGEMENT

₩ 🔲 1	28 VCC
D ₈ 🗌 2	27 🔲 D4
D ₃ 🗌 3	26 🔲 D ₅
D ₂ 4	25 🔲 D ₆
D ₁ 🔲 5	24 🔲 D7
D ₀ 🗌 6	23 🔲 FL/RT
X1 ☐ 7	22 🔲 RS
FF 🗌 8	21 🔲
Q ₀ 🗌 9	20 🔲 XO/ĀF
Q1 🔲 10	19 🔲 Q7
Q ₂ 🗌 11	18 🔲 Q ₆
Q3 🔲 12	17 🔲 Q ₅
Q8 🔲 13	16 🔲 Q4
V _{SS} 🗌 14	15 🔲 🛱
(Тор	View)

■ PIN DESCRIPTION

Function
Data inputs
Reset
Write enable
Read enable
First load
Retransmit
Expansion-in
Expansion-out
Almost-full flag
Full flag
Empty flag
Data outputs

301

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage ⁽¹⁾	V _T	$-0.5^{(2)}$ to $+7.0$	V
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	T _{bias}	-10 to +85	°C

NOTES: 1. Relative to V_{SS}.

2. -3.5V for pulse width ≤ 10 ns.

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Complex Valtage	v_{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
Input Voltage	V _{IH}	2.0	_	6.0	V
	V _{II} ,	-0.5(1)		0.8	V

NOTE: 1. -3.0V for pulse width ≤ 10 ns.

DC CHARACTERISTICS ($T_a = 0$ °C to +70°C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V, V_{in} = 0V - V_{CC}$	_	_	2	μА
Output Leakage Current	I _{LO}	$\overline{R} = V_{IH}, V_{out} = 0V - V_{CC}$	_	_	2	μΑ
Operating Power Supply Current	I _{CC1}	Average Operating Current		_	80	mA
Operating Power Supply Current	I_{CC2}	$\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH}$	_		10	mA
Standby Power Supply Current	I _{SB}	All Inputs $\geq V_{CC} - 0.2V$ or $\leq V_{CC}$	_		1	mA
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_	_	V
Output Low Voltage	V_{OL}	$I_{OL} = 8mA$	_	_	0.4	V

EXECUTANCE $(T_a = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Test Conditions	Тур.	Max.	Unit
Input Capacitance	C _{in}	$V_{in} = 0V$	_	TBD	pF
Output Capacitance	C _{out}	$V_{out} = 0V$	_	TBD	pF

AC CHARACTERISTICS ($T_a = 0$ °C to 70°C, $V_{CC} = 5 \pm 10\%$)


Test Conditions

• Input Pulse Levels: V_{SS} to 3.0V

• Input and Output Timing Reference Level: 1.5V

• Input Rise and Fall Times: 5ns

• Output Load: See Figure



^{*}Including scope and jig.

• Read Cycle

Parameter	Cumbal	HM63	941-25	HM63	941-35	HM63	941-45	Unit
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	t _{RC}	35	_	45	_	60	_	ns
Access Time	t _A	_	25	_	35	_	45	ns
Read Recovery Time	t _{RR}	10	_	10	_	15	_	ns
Read Pulse Width	t _{RPW}	25	_	35	_	45	_	ns
Read Low to DB Low Z	t _{RLZ}	5	_	5		10		ns
Read High to DB High Z	t _{RHZ}	_	15	_	20	_	25	ns
Data Valid from Read High	t _{OH}	5	_	5	_	5	_	ns

• Write Cycle

Parameter	Symbol	HM63941-25		HM63941-35		HM63941-45		Unit
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilit
Write Cycle Time	t _{WC}	35		45	_	60	_	ns
Write Recovery Time	t _{WR}	10	_	10		15	_	ns
Write Pulse Width	t _{WPW}	20	_	35		45	_	ns
Data Setup Time	t _{DS}	15	_	20	_	25	_	ns
Data Hold Time	t _{DH}	0	_	0	_	5	_	ns

• Reset Cycle

Parameter	Sumb al	HM63941-25		HM63941-35		HM63941-45		Unit
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont
Reset Cycle Time	t _{RSC}	35	_	45	_	60		ns
Reset Pulse Width	t _{RS}	25		35	_	45		ns
Reset Recovery Time	t _{RSR}	10		10		15	_	ns

• Retransmit Cycle

Do 40	Sumb al	HM63941-25		HM63941-35		HM63941-45		Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Retransmit Cycle Time	t _{RTC}	35	_	45	_	60	_	ns
Retransmit Pulse Width	t _{RT}	20		35	_	45	_	ns
Retransmit Recovery Time	t _{RTR}	10		10		15	_	ns

• Flag Timing

Parameter	C	HM63941-25		HM63941-35		HM63941-45		Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Reset to Empty Flag Low	t _{EFL}	_	30	_	45	_	60	ns
Read Low to Empty Flag Low	t _{REF}	_	25	_	35	_	45	ns
Read High to Full Flag High	t _{RFF}	_	25	_	35	_	45	ns
Write High to Empty Flag High	t _{WEF}		25	_	35	_	45	ns
Write Low to Full Flag Low	t _{WFF}	_	25	_	35	_	45	ns
Write Low to Almost-Full Low	t _{WAF}	_	30	-	40	_	55	ns
Read High to Almost-Full High	t _{RAF}		30		40	_	55	ns

SIGNAL DESCRIPTIONS

Inputs

Reset (RS)

The device is reset whenever $\overline{\rm RS}$ input is taken to low state, for minimum reset pulse width. When device is reset, both read and write pointers are set to the first location. A reset cycle is required after power on. Both read enable $(\overline{\rm R})$ and write enable $(\overline{\rm W})$ inputs must be in the high state during reset. Empty flag $(\overline{\rm EF})$ will go low and full flag $(\overline{\rm FF})$ and almost-full $(\overline{\rm AF})$ will go high during reset cycle.

Write enable (W)

Write cycle is initiated at the falling edge of \overline{W} , if the full flag (FF) is not set, provided that data set-up and hold time requirements relative to the rising edge of (\overline{W}) are met. Data is stored in the device sequentially and independently of any simultaneous read operation. To inhibit further write operations and prevent internal data overflow full flag (FF) will go low.

• Read enable (R)

Read cycle is initiated at the falling edge of $\overline{\mathbb{R}}$, if the empty flag ($\overline{\mathbb{E}}\overline{\mathbb{F}}$) is not set. Data is accessed on a first-in, first-out basis independently of simultaneous write operation. As read enable ($\overline{\mathbb{R}}$) goes high, all outputs will return to high impedance state, till next read operation. After the last data has been read from the FIFO, the empty flag ($\overline{\mathbb{E}}\overline{\mathbb{F}}$) will go low, preventing further read operations with output kept in high impedance state. Empty flag ($\overline{\mathbb{E}}\overline{\mathbb{F}}$) will go high during a valid write cycle (t_{WEF}), thereafter a valid read can start.

First load/retransmit (FL/RT)

For depth expansion mode, this pin is grounded to indicate that it is the first device, while this pin of the rest of devices should connect to V_{CC} for correct operation. In single device mode, this pin resets the read pointer to the beginning of the FIFO memory, therefore data can be reread from the beginning. Both \overline{R} and \overline{W} should be kept high while \overline{RT} is taken low.

Expansion-in (XI)
 For single device mode expansion-in (XI) is grounded. For depth expansion mode, expansion-in (XI) should be connected to expansion-out (XO) of previous device.

Data In (D₀ to D₈)
 Data inputs for 9-bit wide data.

Outputs

Full Flag (FF)

The full flag (FF) will go low when FIFO is full, inhibiting further write operations until one or more read operations are completed or the FIFO is reset.

Empty flag (EF)
 The empty flag (EF) will go low when the FIFO becomes empty, inhibiting further read opera

tions, until one or more write operations are completed, or FIFO is set to retransmit.

• Expansion-out (XO)/Almost-full flag (AF) This output has dual functionality depending how it is used. In depth expansion configuration expansion-out (XO) is connected to next expansion-in (XI). The expansion-out (XO) of the last FIFO is connected to the expansion-in (XI) of the first FIFO. In this way the first FIFO indicates the next FIFO that it will receive the next data. In like manner, any FIFO which becomes full will indicate the next FIFO that it will receive the next data. The second function of this output is in stand alone and/or parallel expansion configurations to indicate the system user that the FIFO is almost full.

• Data outputs (Q_0 to Q_8)

Data outputs for 9-bit wide data. These outputs are in high impedance state when \overline{R} is in high state.

VARIOUS OPERATIONS MODE

- Single device mode
 If only one FIFO is used, the expansion-in (XI) pin should be grounded.
- Width expansion mode
 Width expansion by 9-bit increments may be
 achieved when separately paralleling the data in puts and the data outputs. In this configuration
 any flags of any device may be used. To avoid
 output contention of the flags for short periods of
 time, the flag outputs should not be wired to gether.
- Depth expansion mode
 Multiple of FIFOs could provide multiple of 4k x 9
 as (N) x (4k) by 9-bits wide, where N is the number of FIFOs connected in depth expansion
 mode.


The following arrangement must be provided.

- First load (FL) of the first FIFO should be connected to ground.
- 2. All other (FL) should be connected to V_{CC}.
- Connect the expansion-out (XO) of each FIFO to expansion-in (XI) of the next FIFO serially and XO of the last FIFO to XI of the first FIFO.
- Connect all the empty flag (EF) together to OR gate and connect all the full flag (FF) together to OR gate to obtain two separate valid empty flag (EF) and full flag (FF) outputs.
- 5. (\overline{RT}) and (\overline{AF}) will not be available in this mode.
- Compound expansion mode
 Combination of width and depth expansion modes will provide larger FIFO arrays.




■ TIMING WAVEFORM


• Read Cycle



• Write Cycle




• Reset Cycle




NOTES: 1. $\overline{W} = \overline{R} = V_{IH}$ during reset.

2. $t_{RSC} = t_{RST}$, t_{RSR} .


• Retransmit Cycle




• Full-Flag Cycle (From Last Write to First Read)




• Full-Flag Cycle (Effective Write Pulse Width After FF High)




• Empty-Flag Cycle (From Last Write to First Read)



• Empty-Flag Cycle (Effective Read Pulse Width After EF High)



• Almost-Full Flag Cycle





Section 2 Cache Static RAM and Fast SRAM Modules





HM62A168/HM62A188 Series—Preliminary

Direct Mapped 8,192-Word × 16/18-Bit 2-Way 4,096-Word × 16/18-Bit Static Cache RAM

■ DESCRIPTION

The Hitachi HM62A168/HM62A188 is a high speed 128/144-kbit static cache RAM organized as 2-way set associative $4k \times 16/18$ or direct mapped $8k \times 16/18$. By using two HM62A168/HM62A188 with Intel's 82385 cache controller a high performance 80386 system can be achieved.

The HM62A168/HM62A188, packaged in a 52-pin PLCC is available for high density mounting.

■ FEATURES

- Meets INTEL 82385 cache memory controller
- · High Speed


- Address Latch
- Pin Programmable for 8k × 16/18 or 2-Way 4k × 16/18

■ ORDERING INFORMATION


Type No.	Access	Package
HM62168CP-25 HM62168CP-35 HM62168CP-45	25ns 35ns 45ns	52-pin PLCC
HM62188CP-25 HM62188CP-35 HM62188CP-45	25ns 35ns 45ns	52-pin PLCC

■ BLOCK DIAGRAM


Topology Two-Way Set Associative (MODE = Logic Low)



Topology Direct Map (MODE = Logic Low)




■ PIN-OUT



■ PIN DESCRIPTION

Pın Name	Function
CALEN	Cache Address Latch Enable
MODE	Mode Select
A ₀ to A ₁₂	Address
\overline{CS}_0 , \overline{CS}_1	Cache Chip Select
COEA, COEB	Cache Output Enable
CWEA, CWEB	Cache Write Enable
D ₀ to D ₁₅	Data Input/Output
CE	Cache Chip Enable
NC/DP ₀ , DP ₁	No connection Parity Input/Output

■ PIN ARRANGEMENT





311

■ FUNCTION TABLE

• Two-Way Mode (Mode = High) 2-4K \times 16/18

		I	nput Signa	al			I/O	Pin	Function
CE	\overline{CS}_0	\overline{CS}_1	COEA	COEB	CWEA	CWEB	D_0 – D_7 / DP_0	D ₈ -D ₁₅ /DP ₁	Function
Н	X	X	X	X	X	X	High-Z	High-Z	Disabled
X	Н	Н	X	X	X	X	High-Z	High-Z	Disabled
L	L	Н	L	Н	Н	Н	Output	High-Z	Read Way A
L	L	Н	Н	L	Н	Н	Output	High-Z	Read Way B
L	Н	L	L	Н	Н	Н	High-Z	Output	Read Way A
L	Н	L	Н	L	Н	Н	High-Z	Output	Read Way B
L	L	L	L	Н	Н	Н	Output	Output	Read Way A
L	L	L	Н	L	Н	Н	Output	Output	Read Way B
L	L	Н	X	X	L	Н	Input	High-Z	Write Way A
L	L	Н	X	X	Н	L	Input	High-Z	Write Way B
L	Н	L	X	X	L	Н	High-Z	Input	Write Way A
L	Н	L	X	X	Н	L	High-Z	Input	Write Way B
L	L	L	X	X	L	Н	Input	Input	Write Way A
L	L	L	X	X	Н	L	Input	Input	Write Way B
L	L	Н	X	X	L	L	Input	High-Z	Write Way A & B
L	Н	L	X	X	L	L	High-Z	Input	Write Way A & B
L	L	L	X	X	L	L	Input	Input	Write Way A & B

• Direct Mode (Mode = Low) $8K \times 16/18$

	Input Signal						I/O	Pin	Function
CE	\overline{CS}_0	\overline{CS}_1	COEA	COEB	CWEA	CWEB	D_0 – D_7 / DP_0	D ₈ -D ₁₅ /DP ₁	runction
Н	X	X	X	X	X	X	High-Z	High-Z	Disabled
X	Н	H	X	X	X	X	High-Z	High-Z	Disabled
X	X	X	Н	Н	X	X	High-Z	High-Z	Disabled
L	L	Н	L	L	H	H	Output	High-Z	Read D ₀ to D ₇
L	Н	L	L	L	Н	Н	High-Z	Output	Read D ₈ to D ₁₅
L	L	L	L	L	Н	Н	Output	Output	Read D ₀ to D ₁₅
L	L	Н	X	X	L	L	Input	High-Z	Write D ₀ to D ₇
L	H	L	X	X	L	L	High-Z	Input	Write D ₈ to D ₁₅
L	L	L	X	X	L	L	Input	Input	Write D ₀ to D ₁₅

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _{in}	$-0.5^{(1)}$ to $+7.0$	V
Power Dissipation	P _T	1.2	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range Under Bias	T _{bias}	-10 to +85	°C

NOTE: 1. V_{in} min. = -2.5V for pulse width \leq 10ns.

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to 70°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Sumb. Voltage	v_{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
Input High (Logic 1) Voltage	V_{IH}	2.2	_	$V_{CC} + 0.3$	V
Input Low (Logic 0) Voltage	V_{IL}	-0.3(1)	_	0.8	V

NOTE: 1. V_{IL} min. = -2.0V for pulse width \leq 10ns.

■ DC CHARACTERISTICS ($T_a = 0$ to 70 °C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Test Condition	Min.	Typ.(1)	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = Max., V_{in} = V_{SS} \text{ to } V_{CC}$	_		2.0	μΑ
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	-	_	10.0	μΑ
Operating Power Supply Current	I _{CC}	$V_{in} = 0V/V_{CC}, I_{I/O} = 0mA$ Min. Cycle, Duty = 100%	_		220	mA
Output Low Voltage	V _{OL}	$I_{OL} = 4mA$	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -1.0$ mA	2.4	_	_	V

NOTE: 1. Typical limits are at $V_{CC} = 5.0V$, $T_a = +25$ °C and specified loading.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1MHz)^{(1)}$

Parameter	Symbol	Max.	Max.	Unit	Test Conditions
Input Capacitance	C _{in}	_	6	pF	$V_{in} = 0V$
Input/Output Capacitance	C _{I/O}		10	pF	$V_{1/O} = 0V$

NOTE: This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a = 0$ to 70° C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Test Conditions

• Input Pulse Levels: V_{SS} to 3.0V

• Input and Output Timing Reference Levels: 1.5V

• Input Rise and Fall Times: 3ns

• Output Load: See Figures




*Including scope and jig.

313


• Read Cycle

Parameter	Symbol		168-25 188-25		168-35 188-35		168-45 188-45	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	25	_	35	_	45	_	ns
Address Access Time	t _{AA}	_	25	_	35	_	45	ns
A ₁₂ Address Access Time	t _{A12}	_	17	_	25	_	30	ns
Chip Select Access Time	t _{CS} , t _{CE}		20		25	_	30	ns
Output Enable to Output Valid	t _{OE}		10	_	13		16	ns
Output Hold from Address Change	t _{OH}	3	_	3		3	_	ns
Chip Select to Output Low-Z	t _{LZ}	3	_	3	_	3	_	ns
Output Enable to Output Low-Z	t _{OLZ}	2		2	_	2	_	ns
Chip Deselect to Output in High-Z	t _{HZ}	_	15	_	25	_	30	ns
Output Disable to Output High-Z	t _{OHZ}		10	_	14		14	ns
Address Latch Enable Pulse Width	t _{CALEN}	8	_	10	_	15	_	ns
Address Setup to Latch Low	t _{ASL}	4	_	6	_	10		ns
Address Hold to Latch Low	t _{AHL}	5	_	5	_	5	_	ns


• Read Timing Waveform (1) $(\overline{CWE} = High, \overline{COE} = Low, \overline{CS} = Low)$



• Read Timing Waveform (2) $(\overline{CWE} = High, \overline{COE} = Low, \overline{CS} = Low)$



• Read Timing Waveform (3) (CWE = High)




HM62A168/HM62A188 Series -


• Write Cycle

Parameter	Symbol		168-25 188-25		168-35 188-35		2168-45 2188-45	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	1
Write Cycle Time	t _{WC}	25	_	35	_	45	_	ns
Address Valid to End of Write	t _{AW}	18	_	25	_	40	_	ns
A ₁₂ Valid to End of Write	t _{A12W}	18	_	25	_	40	_	ns
Chip Select to End of Write	t _{CW}	18		25	_	30	_	ns
Data Valid to End of Write	t _{DW}	10	_	10		15	_	ns
Data Hold from End of Write	t _{DH}	0	_	0	_	0	_	ns
Write Enable Active to High-Z	t _{WHZ}	_	15	_	15	_	20	ns
Write Enable Inactive to Low-Z	t _{WLZ}	3	_	3	_	3		ns
Write Pulse Width	t _{WP}	18	_	25	_	30	_	ns
CE Pulse Width During Chip Enable Controlled Write	t _{CP}	18	_	25	_	30		ns
Address Setup Time	t _{AS}	0	_	0	_	0		ns
Write Recovery Time	t _{WR}	0	_	0	_	2	_	ns
Address Latch Enable Pulse Width	t _{CALEN}	8	_	10	_	15		ns
Address Setup to Latch Low	t _{ASL}	4	_	6		10	_	ns
Address Hold to Latch Low	t _{AHL}	5		5		5	_	ns

• Write Timing Waveform (1) (\overline{COE} = High, \overline{WE} Controlled)



• Write Timing Waveform (2) ($\overline{\mathsf{COE}} = \mathsf{High}, \overline{\mathsf{CE}}$ Controlled)



HM67C932 Series—Preliminary

8.192-Word × 9-Bit × 4-Row Static Cache RAM

■ DESCRIPTION

The Hitachi HM67C932 is a high speed 288-kbit static cache RAM organized as 4-way set associative $8k \times 9$ or direct mapped $32k \times 9$ with 4-row selector for burst mode. By using HM67C932 with high speed standard microprocessors a high performance computer system can be achieved.

The HM67C932, packaged in a 44-pin PLCC is available for high density mounting.

■ FEATURES


- For High Speed Standard Microprocessors
- High Speed Access Capability with Lower 2-address by Selector
- Pipeline Access Capability with On Chip Address and Row Latches (Edge Trigger Type Row Latch)*
- On Chip Parity Generator and Checker
- Drivability for Heavy Load (C_L = 100 pF) ∆
- PLCC 44-pin
- TTL I/O

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM67C932CP-20 HM67C932CP-25	20ns 25ns	44-pin PLCC

■ MAIN CHARACTERISTICS

	Item	Spec.	Remarks
	Address Access Time (max.)	20/25ns	
Access Time	Row Select Access Time (max.)	10/13ns	$C_L = 100 pF \triangle$
Time	OE Access Time (max.)	10/13ns	
Cycle T	ime (min.)	25/30ns	Clock Frequency 33 ~ 40 MHz
Power I	Dissipation (typ.)	0.8W	$V_{CC} = 5.0V$ $t_{CYC} = 60 \text{ns}$



■ PIN ARRANGEMENT




■ PIN DESCRIPTION

Pin Name	Function			
ALE	Address Latch Enable			
A ₀ -A ₁₂	Address			
RLE	Row Latch Enable (Edge Trigger)			
R ₀ -R ₁	Row			
I/O ₀ -I/O ₇	Data Input/Output			
I/O ₈	Data Input/Output (Even Parity)			
CS	Chip Select			
WE	Write Enable			
ŌĒ	Output Enable			
PC	Parity Control			
PError	Parity Error Output (Open Drain)			
v_{cc}	Power			
V _{SS}	Ground			
V _{CCQ}	Power (For Output Transistors)			
V _{SSQ}	Ground (For Output Transistors)			



^{*}For cache RAM with transparent row latch, request data sheet HM67B932.

■ BLOCK DIAGRAM



■ FUNCTION TABLE

• Truth Table

CS	ŌĒ	WE	PC	Mode	V _{CC} Current	I/O Pin	PError Pin	Ref. Cycle
Н	X	X	X	Not Selected	I _{SB} , I _{SB1}	High Z	High Z	
L	Н	Н	X	Output Disabled	I_{CC}, I_{CC1}	High Z	High Z	
L	L	Н	X	Read	I_{CC}, I_{CC1}	D _{out}	High Z or L (Error)	Read Cycle No. 1, 2
L	Н	L	L	Write	I_{CC}, I_{CC1}	D _{in}	High Z	Write Cycle No. 1-5
L	L	L	L	Write	I_{CC}, I_{CC1}	D _{in}	High Z	Write Cycle No. 6, 7
L	Н	L	Н	Write (Parity Generate)	I _{CC} , I _{CC1}	$\mathbf{D_{in}^{(1)}}$	High Z	Write Cycle No. 1
L	L	L	Н	Write (Parity Generate)	I_{CC}, I_{CC1}	$\mathbf{D}_{in}^{(1)}$	High Z	

NOTE: 1. D_{18} input is ignored and generated as parity bit from D_{10} to D_{17} .

• Input Latch Table

Address Latch

ALE	Mode	Latch Output
Н	Load	Address Input
L	Hold	Previous Address

• Row Latch

RLE	Mode	Latch Output
1	Load	Row Input
H or L	Hold	Previous Row

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-0.5 to +7.0	V
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (With Bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	Min.	Тур.	Max.	Unit
Cumply: Voltage	v_{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
I	V _{IH}	2.2	_	$V_{CC} + 0.5$	V
Input Voltage	V _{IL}	-0.5(1)	_	0.8	V

NOTE: 1. -3.0V for pulse width ≤ 20 ns.

\blacksquare DC and operating characteristics (V $_{CC}$ = 5V $\,\pm\,$ 10%, T_a = 0 to +70°C, V_{SS} = 0V)

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5V$, $V_{IN} = V_{SS}$ to V_{CC}	_	_	2	μA
Output Leakage Current	I _{LO}	$\overline{\frac{CS}{WE}} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{VE} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}$	_	_	10	μΑ
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0\text{mA}$	_	_	TBD	mA
Average Operating Current	I _{CC1}	Min. Cycle, Duty: 100% , $I_{I/O} = 0$ mA	_	_	TBD	mA
	I _{SB}	$\overline{\mathrm{CS}} = \mathrm{V_{IH}}$	_		TBD	mA
Standby Power Supply Current	I _{SB1}	$\overline{\frac{\text{CS}}{\text{V}_{\text{IN}}}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ $\text{V}_{\text{IN}} \le 0.2\text{V or V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$	-	_	TBD	mA
Output Low Voltage	$V_{OL}^{(1)}$	$I_{OL} = 16mA$	_	_	0.4	V
Output High Voltage	V	$I_{OH} = -8mA$	2.4		_	V
Output High Voltage	V _{OH}	$I_{OH} = -100\mu A$	2.7	_	_	V

NOTE: 1. Including PError Output.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1.0MHz)$

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}	$V_{in} = 0V$	_	_	6	pF
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$	_	_	10	pF
Output Capacitance (PError)	C _{out}	$V_{out} = 0V$	_	_	10	pF

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to +70°C)

• AC Test Conditions


• Input Pulse Levels: 0.4V to 2.4V

• Input Timing Reference Levels: 0.8V, 2.0V

• Output Timing Reference Levels: $V_{OL} = 0.8V$, $V_{OH} = 2.0V$

• Input Rise and Fall Times: 4ns

• Output Load: See Figure



^{*}Including scope and jig.


• Read Cycle

To	011	HM67C9	HM67C932-20 ▲		HM67C932-25	
Item	Symbol	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	t _{RC}	25	_	30	_	ns
Row Selector Read Cycle Time	t _{RCR}	15	_	A 18	_	ns
Address Latch Enable Pulse Width	t _{LEW}	5	_	7	_	ns
Address Latch Enable Setup Time	t _{LES}	3	_	5	_	ns
Address Latch Enable Hold Time	t _{LEH}	3	_	3	_	ns
Row Latch Enable Pulse Width	t _{REW}	5		7	_	ns
Row Latch Enable Setup Time	t _{RES}	3	_	5	_	ns
Row Latch Enable Hold Time	t _{REH}	3		3	_	ns
Address Access Time	t _{AA}	_	20	_	25	ns
Output Hold from Address Change	t _{OH}	5	_	5	0	_
Address Latch Enable Access Time	t _{ALE}	_	20	_	25	ns
Output Hold from End of Address Latch Hold	t _{OLEH}	5	_	5	_	ns
Row Selector Access Time	t _{RA}	_	10	_	13	ns
Output Hold from Row Selector Change	t _{ORH}	0		0	_	ns
Chip Select Access Time	t _{ACS}	_	20		25	ns
Chip Selection to Output in Low Z	t _{CLZ} (1), (3)	0	_	0	_	ns
Chip Deselection to Output in High Z	t _{CHZ} ^{(1), (3)}	0	8	0	10	ns
Output Enable to Output Valid	t _{OE}	0	10	0	13	ns
Output Enable to Output in Low Z	t _{OLZ} (1), (3)	0	_	0	_	ns
Output Disable to Output in High Z	t _{OHZ} (1), (3)	0	8	0	10	ns
Address to Parity Error Valid	t _{APE}	_	25		30	ns
Address Change to Parity Error in High Z	t _{APH} ^{(2), (3)}	5	_	5	_	ns
Address Latch Enable to Parity Error Valid	t _{LEPE}	_	25		30	ns
End of Address Latch Hold to Parity Error in High Z	t _{LEPH} (2),(3)	5		5		ns
Row Selector to Parity Error Valid	t _{RPE}	_	15	_	18	ns
Row Selector Change to Parity Error in High Z	t _{RPH} ^{(2), (3)}	3	_	₫3	_	ns
Chip Selection to Parity Error Valid	t _{CPE}	_	25	_	30	ns
Chip Deselection to Parity Error in High Z	t _{CPH} ^{(2), (3)}	0	_	0	_	ns
Output Enable to Parity Error Valid	t _{OPE}	_	15		18	ns
Output Disable to Parity Error in High Z	t _{OPH} (2), (3)	0	_	0	_	ns


NOTES:

- 1. Transition is measured \pm 200mV from steady state voltage with Load B.
- 2. Transition is measured \pm 200mV from steady state voltage with Load D.
- 3. This parameter is sampled and not 100% tested.

• Timing Waveform of Read Cycle No. 1 (Cache Read Cycle) (1)



• Timing Waveform of Read Cycle No. 2 (Serial Read Cycle With Row Selector) (1), (2)



NOTES: 1. $\overline{WE} = V_{IH}$, PC: Do not care 2. $\overline{CS} = V_{IL}$, $\overline{OE} = V_{IL}$

HM67C932 Series


• Write Cycle

Item	Crimbal	HM67C932-20		HM67C932-25		Unit
пеш	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	t _{WC}	25	_	30	_	ns
Chip Selection to End of Write	t _{CW}	15		20	_	ns
Address Setup Time	t _{AS}	0	_	0	_	ns
Address Latch Enable Setup Time	t _{ALES}	0	_	0		ns
Row Selector Setup Time	t _{RS}	0		0	_	ns
Address Valid to End of Write	t _{AW}	15	_	20	_	ns
Write Pulse Width	t _{WP}	12	_	15	_	ns
Write Recovery Time	t _{WR}	3	_	3	_	ns
Write Recovery to End of Address Latch Hold	t _{LEWR}	3		3	_	ns
Write Recovery to Row Selector Change	t _{RWR}	5	_	5	_	ns
Write to Output in High Z	t _{WHZ} (1), (2)	0	8	0	10	ns
Data Valid to End of Write	t _{DW}	8		10		ns
Data Valid to End of Write (Parity Generate Mode)	t _{DW2}	12		15		ns
Data Hold Time	t _{DH}	0	_	0	_	ns
Output Active from End of Write	t _{OW} (1), (2)	0		0		ns
Parity Control Setup Time	t _{PW}	12		15		ns
Parity Control Hold Time	t _{PH}	0		0	_	ns

NOTES:

- 1. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with Load B.
- 2. This parameter is sampled and not 100% tested.


• Timing Waveform of Write Cycle No. 1 (Cache Write Cycle) (1), (2)




NOTES:

- 1. $\overline{CS} = V_{IL}$, \overline{PError} : Do not care.
- 2. D_{18} input is not cared with parity generate mode. Parity of written data is not checked.


• Timing Waveform of Write Cycle No. 2 ($\overline{OE} = H, \overline{WE}$ Controlled) (7)




• Timing Waveform of Write Cycle No. 3 ($\overline{OE} = H, \overline{CS}$ Controlled) (7)




• Timing Waveform of Write Cycle No. 4 (\overline{OE} = Clocked, \overline{WE} Controlled) (7)




• Timing Waveform of Write Cycle No. 5 (\overline{OE} = Clocked, \overline{CS} Controlled) (7)



• Timing Waveform of Write Cycle No. 6 ($\overline{OE} = L, \overline{WE}$ Controlled) (7)



• Timing Waveform of Write Cycle No. 7 ($\overline{OE} = L, \overline{CS}$ Controlled) (7)



NOTES:

- 1. A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE} .
- 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. Output data is the same phase of write data of this write cycle.
- 4. If the $\overline{\text{CS}}$ low transition occurs after the $\overline{\text{WE}}$ low transition, output remains in a high impedance state.
- 5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- 6. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remains in high impedance state.
- 7. ALE = V_{IH} , PC = V_{IL} , \overline{PError} : Do not care.

HB66B1616A-25/35

16,384-Word × 16-Bit High Speed Static RAM Module

■ DESCRIPTION

The HB66B1616A is a high speed 16K \times 16 Static RAM module, mounted 4 pieces of 64K bit SRAM (HM6289JP) sealed in SOJ package. An outline of the HB66B1616A is 36-pin dual in-line package. Therefore, the HB66B1616A makes high density mounting possible without surface mount technology. The HB66B1616A provides common data inputs and outputs. Its module board has decoupling capacitors to reduce noise.

■ FEATURES

- Single 5V (± 5%) Supply
- High Speed

• Low Power Dissipation

0.4mW typ. (CMOS level)

- Equal Access and Cycle Time
- Completely Static RAM


No Clock or Timing Strobe Required

Directly TTL Compatible: All Inputs and Outputs


■ ORDERING INFORMATION

Part No.	Access	Package
HB66B1616A-25	25ns	36-pin dual in-line
HB66B1616A-35	35ns	leaded type

■ PHYSICAL OUTLINE




■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin Name	Function
$A_0 \sim A_{13}$	Address Input
$DQ_0 \sim DQ_{15}$	Data-in, Data-out
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
V _{CC}	Power Supply (+5V)
GND	Ground

■ BLOCK DIAGRAM



* M0~M3: HM6289JP



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _{in}	$-0.5^{(1)}$ to $+7.0$	V
Power Dissipation	P_{T}	4.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range Under Bias	T _{bias}	-10 to +85	°C

NOTE: 1. V_{in} min. = -2.0V for pulse width \leq 10ns.

■ TRUTH TABLE

CS	ŌĒ	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	X	X	Not Selected	I _{SB} , I _{SB1}	High-Z	_
L	L	Н	Read	I _{CC}	D _{out}	Read Cycle (1-3)
L	Н	L	Write	I_{CC}	D _{in}	Write Cycle (1) (2)
L	L	L	Write	I _{CC}	D _{in}	Write Cycle (3-6)

NOTE: X means don't care.

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0$ to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
	V _{SS}	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V _{IH}	2.2		6.0	V
Input Low (Logic 0) Voltage	V _{IL}	-0.5(1)	_	0.8	V

NOTE: 1. V_{IL} min. = -2.0V for pulse width \leq 10ns.

\blacksquare DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to $70\,^{\circ}C,~V_{CC}=5V~\pm~5\%,~V_{SS}=0V)$

Parameter	Symbol	Test Condition	Min.	Typ.(1)	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = Max., V_{in} = V_{SS} \text{ to } V_{CC}$	-10	_	10	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{to} \text{V}_{\text{CC}}$	-2	_	2	μΑ
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{mA}$ Min. Cycle	_	240	480	mA
Standby Power Supply Current	I _{SB}	$\overline{\text{CS}} = V_{\text{IH}} \text{ Min. Cycle}$	_	60	120	mA
Standby Power Supply Current (1)	I _{SB1}	$\overline{CS} = \ge V_{CC} - 0.2V$ $0V \le V_{in} \le 0.2V \text{ or}$ $V_{in} \ge V_{CC} - 0.2V$		0.08	8	mA
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_	_	V
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_	_	0.4	V

NOTE: 1. Typical limits are at $V_{CC} = 5.0V$, $T_a = +25^{\circ}C$ and specified loading.

■ CAPACITANCE $(T_a = 25$ °C, f = 1MHz $)^{(1)}$

Parameter	Symbol	Test Conditions	Min.	Max.	Unit
Input Capacitance (Address, \overline{CS} , \overline{OE} , \overline{WE})	C _{in}	$V_{in} = 0V$	_	35	pF
Input/Output Capacitance (DQ)	C _{I/O}	$V_{I/O} = 0V$		15	pF

NOTE: 1. This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a = 0$ to 70° C, $V_{CC} = 5V \pm 5\%$, unless otherwise noted.)


Test Conditions

• Input Pulse Levels: V_{SS} to 3.0V

• Input and Output Timing Reference Levels: 1.5V

• Input Rise and Fall Times: 5ns

• Output Load: See Figures



^{*}Including scope and jig capacitance.


• Read Cycle

Domonoston	Cumbal	HB66B1616A-25		HB66B1616A-35		Tinia	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	
Read Cycle Time	t _{RC}	25	_	35		ns	
Address Access Time	t _{AA}		25	_	35	ns	
Chip Select Access Time	t _{ACS}		25	_	35	ns	
Chip Selection to Output in Low-Z	t _{CLZ} (1)	5		5		ns	
Output Enable to Output Valid	t _{OE}	_	12	_	15	ns	
Output Enable to Output in Low-Z	t _{OLZ} (1)	0		0		ns	
Chip Deselection to Output in High-Z	t _{CHZ} (1)	0	12	0	20	ns	
Chip Disable to Output in High-Z	t _{OHZ} (1)	0	10	0	10	ns	
Output Hold from Address Change	t _{OH}	3	_	5	_	ns	
Chip Selection to Power Up Time	t _{PU}	0	_	0		ns	
Chip Deselection to Power Down Time	t _{PD}	_	25	_	30	ns	


NOTE: 1. Output transition is measured ±200mV from steady state voltage with Load (B).

This parameter is sampled and not 100% tested.


• Read Timing Waveform (1) (1)



• Read Timing Waveform (2) (1) (2) (4)



• Read Timing Waveform (3) (1) (3) (4)



NOTES: 1. \overline{WE} is high for read cycle.

- 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 4. $\overline{OE} = V_{IL}$.




• Write Cycle

Parameter	Crombal	HB66B1616A-25		HB66B1616A-35		Timit	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	
Write Cycle Time	t _{WC}	25	_	35		ns	
Chip Selection to End of Write	t _{CW}	20	_	30	_	ns	
Address Valid to End of Write	t _{AW}	20		30	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	ns	
Write Pulse Width	t _{WP}	20		30	_	ns	
Write Recovery Time	t _{WR}	0		0	_	ns	
Output Disable to Output in High-Z	t _{OHZ} (1)	0	10	0	10	ns	
Write to Output in High-Z	t _{WHZ} ⁽¹⁾	0	8	0	10	ns	
Data to Write Time Overlap	t _{DW}	12	_	20	_	ns	
Data Hold from Write Time	t _{DH}	0		0	_	ns	
Output Active from End of Write	t _{OW} (1)	5	-	5		ns	


NOTE: 1. Output transition is measured ±200mV from steady state voltage with Load (B).

This parameter is sampled and not 100% tested.


• Write Timing Waveform (1) (OE = H, WE Controlled)




• Write Timing Waveform (2) ($\overline{OE} = H, \overline{CS}$ Controlled)




• Write Timing Waveform (3) (\overline{OE} = Clocked, \overline{WE} Controlled)




• Write Timing Waveform (4) (\overline{OE} = Clocked, \overline{CS} Controlled)



• Write Timing Waveform (5) ($\overline{OE} = L$, \overline{WE} Controlled)



• Write Timing Waveform (6) ($\overline{OE} = L, \overline{CS}$ Controlled)



NOTES:

- 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$ (twp).
- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
- 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- 5. If \overline{CS} is low during this period, I/O pins are in the output state after tow. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Dout is the same phase of write data of this write cycle, if twR is long enough.
- 7. If the \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, the output buffers remain in a high impedance state.

HB66A2568A-25/35

262,144-Word × 8-Bit High Speed Static RAM Module

■ DESCRIPTION

The HB66A2568A is a high speed 256K × 8 Static RAM module, mounted 8 pieces of 256K bit SRAM (HM6207HJP) sealed in SOJ package. An outline of the HB66A2568A is 60-pin zigzag in-line package. Therefore, the HB66A2568A makes high density mounting possible without surface mount technology. The HB66A2568A provides separate data inputs and output. Its module board has decoupling capacitors to reduce noise.

■ FEATURES

- Single 5V (± 10%) Supply
- High Speed

Low Power Dissipation

- Equal Access and Cycle Time
- Completely Static RAM


No Clock or Timing Strobe Required

• Directly TTL Compatible: All Inputs and Outputs


■ ORDERING INFORMATION

Part No.	Access	Package
HB66A2568A-25	25ns	60-pin zigzag in-line
HB66A2568A-35	35ns	leaded type

■ PHYSICAL OUTLINE




■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin Name	Function
$A_0 \sim A_{17}$	Address Input
$D_0 \sim D_7$	Data-in
$Q_0 \sim Q_7$	Data-out
\overline{CS}_1 , \overline{CS}_2	Chip Select
WE	Write Enable
V _{CC}	Power Supply (+5V)
V _{SS}	Ground
NC	Non-connection

■ BLOCK DIAGRAM





* M0~M7: HM6207HJP

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _{in}	$-0.5^{(1)}$ to $+7.0$	V
Power Dissipation	P _T	8.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range Under Bias	T _{bias}	-10 to +85	°C

NOTE: 1. V_{in} min. = -2.5V for pulse width \leq 10ns.

■ TRUTH TABLE

\overline{CS}_1 , \overline{CS}_2	WE	Mode	V _{CC} Current	D _{out} Pin	Ref. Cycle
Н	X	Not Selected	I_{SB}, I_{SB1}	High-Z	
L	Н	Read	I_{CC}	D _{out}	Read Cycle
L	L	Write	I _{CC}	High-Z	Write Cycle

NOTE: X means don't care.

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0$ to $70^{\circ}C$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Cumply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V _{IH}	2.2	_	6.0	V
Input Low (Logic 0) Voltage	V _{IL}	-0.5(1)	_	0.8	V

NOTE: 1. $V_{IL} \min = -2.0V$ for pulse width ≤ 10 ns.

\blacksquare DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to $70\,^{\circ}C,\,V_{CC}=5V\,\pm\,10\,\%,\,V_{SS}=0V)$

Parameter	Symbol	Test Condition	Min.	Typ.(1)	Max.	Unit
Input Leakage Current	I _{LI}	$V_{CC} = Max., V_{in} = V_{SS} \text{ to } V_{CC}$	-10	_	10	μΑ
Output Leakage Current	I_{LO}	$\overline{\text{CS}}_1$, $\overline{\text{CS}}_2 = \text{V}_{\text{IH}}$, $\text{V}_{\text{I/O}} = \text{V}_{\text{SS}}$ to V_{CC}	-10		10	μA
Operating Power Supply Current	I _{CC}	\overline{CS}_1 , $\overline{CS}_2 = V_{IL}$, $I_{I/O} = 0$ mA Min. Cycle, Duty = 100%	_	480	960	mA
Standby Power Supply Current	I _{SB}	\overline{CS}_1 , $\overline{CS}_2 = V_{IH}$ Min. Cycle	_	160	320	mA
Standby Power Supply Current (1)	I _{SB1}	$\overline{CS}_{1}, \overline{CS}_{2} = \geq V_{CC} - 0.2V$ $0V \leq V_{in} \leq 0.2V \text{ or}$ $V_{in} \geq V_{CC} - 0.2V$	_	0.16	16	mA
Output High Voltage	V _{OH}	$I_{OH} = -4mA$	2.4	_	_	V
Output Low Voltage	V _{OL}	$I_{OL} = 8mA$	_		0.4	V

NOTE: 1. Typical limits are at $V_{CC} = 5.0V$, $T_a = +25$ °C and specified loading.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1MHz)^{(1)}$

Parameter	Symbol	Test Conditions	Min.	Max.	Unit
Input Capacitance (Address, WE)	C _{I1}	$V_{in} = 0V$	_	70	pF
Input Capacitance (CS)	C _{I2}	$V_{in} = 0V$	_	45	pF
Input Capacitance (Data in)	C _{I3}	$V_{in} = 0V$	_	12	pF
Output Capacitance (Data out)	Co	$V_{out} = 0V$	_	16	pF

NOTE: 1. This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a = 0$ °C to 70°C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


• Test Conditions

• Input Pulse Levels: V_{SS} to 3.0V

• Input and Output Timing Reference Levels: 1.5V

• Input Rise and Fall Times: 5ns

• Output Load: See Figures




^{*}Including scope and jig capacitance.

• Read Cycle


Parameter	Crimbal	HB66A2	568A-25	HB66A2	568A-35	Unit	
rarameter	Symbol	Min.	Max.	Min.	Max.	Ullit	
Read Cycle Time	t _{RC}	25	_	35	_	ns	
Address Access Time	t _{AA}	_	25	_	35	ns	
Chip Select Access Time	t _{ACS}	_	25	_	35	ns	
Output Hold from Address Change	t _{OH}	5	_	5	_	ns	
Chip Selection to Output in Low-Z	t _{LZ} (1)	5	_	5	_	ns	
Chip Deselection to Output in High-Z	t _{HZ} (1)	0	12	0	20	ns	
Chip Selection to Power Up Time	t _{PU}	0		0	_	ns	
Chip Deselection to Power Down Time	t _{PD}		15	_	25	ns	

NOTE: 1. Transition is measured ±200mV from steady state voltage with Load (B)
This parameter is sampled and not 100% tested.

• Timing Waveform of Read Cycle (1) (1) (2)



• Timing Waveform of Read Cycle (2) (1) (3)



NOTES:


- 1. \overline{WE} is high for read cycle.
- 2. Device is continuously selected, $\overline{\text{CS}} = V_{\text{IL}}$.
- 3. Address valid prior to or coincident with \overline{CS} transition low.

• Write Cycle


D	C	HB66A2	568A-25	HB66A2	Unit	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	t _{WC}	25	_	35	_	ns
Chip Selection to End of Write	t _{CW}	20	_	30	_	ns
Address Valid to End of Write	t _{AW}	20		30		ns
Address Setup Time	t _{AS}	0	_	0		ns
Write Pulse Width	t _{WP}	20	_	30		ns
Write Recovery Time	t _{WR}	3	_	3		ns
Data Valid to End of Write	t _{DW}	15	_	20		ns
Data Hold Time	t _{DH}	0	_	0	_	ns
Write Enabled to Output in High-Z	t _{WZ} (1)	0	8	0	10	ns
Output Active from End of Write	t _{OW} (2)	0		0	_	ns

NOTE: 1. Transition is measured $\pm 200 \text{mV}$ from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

• Timing Waveform of Write Cycle (1) (WE Controlled)



• Timing Waveform of Write Cycle (2) (CS Controlled)



NOTES:

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- 4. Dout is the same phase of write data of this write cycle, if twR is long enough.

2K Entry TAG Memory for Cache Sub System

The HM644332 TAGM is a 2048-entry tag memory fabricated with CMOS technology. It supports compact cache systems with 2-way or 4-way set

associativity and a high level of performance for 32-bit microprocessor systems, when used together with fast static RAMs as data RAMs

Features

- Programmable organization. 512-entry × 4-way or 1024-entry × 2-way
- Memory organization. 512 words × 98 bits
 98 bits = (20 tag bits + 1 parity bit + 2 validity bits) ×
 4 ways + 6 LRU bits
- Fast access time: 25/30 ns max from address inputs, 18 ns max from tag data inputs
- Single + 5 V supply


- TTL-compatible inputs and outputs
- LRU (least recently used) replacement algorithm
- Purge functions (all purge and partial purge)
- Internal parity generator/checker
- 64-pin pin-grid-array

Ordering Information

Access Time

Part No.	From Address	From Tag Data	Package
HM644332G-25	25 ns	18 ns	64-pin PGA
HM644332G-30	30 ns	18 ns	

Pin Arrangement



Pin No.	Function	Pin No.	Function	Pin No.	Function
1	N.C.	23	A ₄	45	TD ₆
2	MHIT	24	A ₅	46	TD ₉
3	HIT ₀ /REP ₀	25	A ₇	47	v _{cc}
4	HIT ₂ /REP ₂	26	A ₉	48	TD ₁₃
5	HIT ₃ /REP ₃	27	N.C.	49	TD ₁₅
6	TD ₀	28	N.C.	50	TD ₁₇
7	TD ₂	29	PINV	51	TD ₁₉
8	EXTH	30	SBLK	52	A _o
9	MHENBL	31	SB ₁	53	A ₂
10	N.C.	32	INH	54	V _{ss}
11	TD ₇	33	INVL	55	A ₆
12	TD ₈	34	SET	56	A ₈
13	TD ₁₀	35	H/R	57	PURGE
14	TD ₁₁	36	HIT	58	MODE
15	TD ₁₂	37	HC ₀ /RC ₀	59	VINV
16	TD ₁₄	38	HC ₁ /RC ₁	60	SB ₀
17	TD ₁₆	39	HIT ₁ /REP ₁	61	v _{cc}
18	TD ₁₈	40	V _{SS}	62	WRITE
19	N.C.	41	TD ₁	63	RLATCH
20	N.C.	42	TD ₃	64	PERR
21	A ₁	43	TD ₄		
22	A ₃	44	TD ₅		


Pin Description


Symbol	Pin Name	Pin No.	I/O	Function
MODE	Mode	58	ı	Mode selection MODE = H: 512-entry x 4-way MODE = L: 1024-entry x 2-way
A ₀ -A ₉	Address	52, 21, 53, 22, 23, 24, 55, 25, 56, 26	ı	Address inputs: A_9 is not used for 4-way; fix it to H or L
TD ₀ -TD ₁₉	Tag Data	6, 41, 7, 42–45, 11, 12, 46, 13, 14, 15, 48, 16, 49, 17, 50, 18, 51	1	Tag information
PURGE	Purge	57	1	All purge is done when PURGE = L
INVL	Invalidate	33	1	Partial purge: V bit of specified address is forced to 0 (L)
SBLK	Way Select Enable	30	ı	Enables external way selection in replacement and invalidation cycles
SB ₀ , SB ₁	External Way Address	60, 31	ı	External way address input: Enabled when SBLK = H
WRITE	Write	62	1	Enables write
SET	Set	34	ı	Timing pulse Read cycle: Updates LRU Write cycle: Stores tag, sets V bits to H, and updates LRU Partial purge cycle: Shifts LRU and sets V bits to L
INH	Inhibit	32	ı	Inhibits all functions except all purge
H/R	Hit/Replace Selection	35	1	Output selection H/R = H: Hit information H/R = L: Replace information
RLATCH	Replace Latch	63	ı	Latch control for replace information
PINV	Parity Inversion	29	1	Used for testing only
VINV	Validity Inversion	59	1	Used for testing only
MHENBL	MHIT Enable	9	ı	Enables MHIT output
EXTH	External Hit Control	8	1	Forces MHIT output to L
HIT	Hit	36	0	Hit output: NOR of HIT ₀ to HIT ₃
HC ₀ /RC ₀ HC ₁ /RC ₁	Hit/Replace Code	37, 38	0	Coded output of hit or replace information
HIT ₀ /REP ₀ -HIT ₃ /REP ₃	Hit/Replace	3, 39, 4, 5	0	Uncoded output of hit or replace information
PERR	Parity Error	64	0	Indicates parity error
мніт	Modified Hit	2	0	Hit output modified by MHENBL and EXTH
v _{cc}	Power	47, 61	ı	Connects to + 5V power supply
V _{ss}	Ground	40, 54	ı	Connects to ground



353

Block Diagrams





Function Tables

1. Basic Functions (all combinations not listed below are inhibited)

	Input				Tag Info.	Control	Control Info.		
INH	PURGE	SET	WRITE	INVL	Tag Bits	P Bit (Parity)	V Bits (Validity)	LRU Bits	Function Mode
L	Н	×	×	×	No change	No change	No change	No change	Inhibit*3
Н	Н	Н	×	×	No change	No change	No change	No change	Tag read
Н	Н	J	Н	Н	No change	No change	No change	No change 1 or updated	Tag read
Н	Н	U	L	н	TD ₀ -TD ₁₉	Set	Н	Updated	Tag write
×	L	Н	×	×	Undefined	Undefined	L (All)	Initialized	All purge
Н	Н	T	н	L	No change	No change	No change L*2	No change 1 or shifted 4	Partial purge

×: Hor L

Notes: *1 When SBLK = L and there is no hit, LRU is not changed.

*2 When SBLK = L and there is no hit, the V bits are not changed.

*3 In inhibit mode, HIT and PERR outputs are H but all other outputs are L.

*4 Shifted means that the partially-purged way becomes the least recently used way.

2. Hit or Replace Information Output

Input	out Internal Information 1, 2 Output												
MODE	A _g	hit _o /	hit ₁ /	hit ₂ / rep ₂	hit ₃ /	HIT _o /	HIT ₁ / REP ₁	HIT ₂ / REP ₂	HIT ₃ / REP ₃	HC ₀ /	HC ₁ / RC ₁	+3 HIT	Mode
Н	×	L	L	L	L	L	L	L	L	L	L	Н	4-way
Н	×	Н	L	L	L	Н	L	L	L	L	L	L	
Н	×	L	Н	L	L	L	н	L	L	Н	L	L	
Н	×	L	L	Н	L	L	L	н	L	L	н	L	
Н	×	L	L	L	Н	L	L	L	Н	Н	Н	L	
L	L	L	×	L	×	L	L	L	L	L	L	Н	2-way
L	L	Н	×	L	×	Н	L	L	L	L	L	L	
L	L	L	×	Н	×	L	L	Н	L	L	Н	L	
L	Н	×	L	×	L	L	L	L	L	L	L	Н	
L	Н	×	Н	×	L	L	Н	L	L	Н	L	L	
L	Н	×	L	×	Н	L	L	L	Н	Н	Н	L	•

×: HorL

Notes: *1 Internal information rep₀ to rep₃ is determined by on-chip LRU logic when SBLK = L.

When SBLK = H, the internal information is determined by external signals SB₀ and SB₁.

*2 Correct operation is not guaranteed if 2 or more ways are hit at the same time.

*3 HIT output is valid when H/R = H.

3. Partial Purge ($\overline{INVL} = L$)

		Input				nterna	I Info.		F	Purge	d Way		SET	
MODE	A ₉	SBLK	SB ₀	SB ₁	hit _o	hit ₁	hit ₂	hit ₃	0	1	2	3	LRU	Mode
Н	×	L	×	×	L	L	L	L			_		No change	4-way
Н	×	L	×	×	Н	L	L	L	Q	_		_	Shifted	
Н	×	L	×	×	L	Н	L	L	_	Q	_	_	Shifted	
Н	×	L	×	×	L	L	Н	L	_	_	Q	_	Shifted	
Н	×	L	×	×	L	L	L	Н			_	Q	Shifted	
Н	×	Н	L	L	×	×	×	×	Q	_		_	Shifted	
Н	×	Н	Н	L	×	×	×	×	_	Q	_		Shifted	
Н	×	Н	L	Н	×	×	×	×	_		Q	_	Shifted	
Н	×	Н	Н	Н	×	×	×	×				Q	Shifted	
L	L	L	×	×	L	×	L	×	_				No change	2-way
L	L	L	×	×	Н	×	L	×	Q	_		_	Shifted	
L	L	L	×	×	L	×	Н	×	_		Q	_	Shifted	
L	L	Н	L	L	×	×	×	×	Q		_	_	Shifted	
L	L	Н	L	Н	×	×	×	×		_	Q	_	Shifted	
L	Н	L	×	×	×	L	×	L			_		No change	
L	Н	L	×	×	×	Н	×	L	_	Q	_	_	Shifted	
L	Н	L	×	×	×	L	×	Н	_		_	Q	Shifted	
L	Н	Н	Н	L	×	×	×	×		Q		_	Shifted	
L	Н	Н	Н	Н	×	×	×	×				Q	Shifted	

Note: Correct operation is not guaranteed if 2 or more ways are hit at the same time

4. Parity Error and V Bits 1

(n: 0 to 3)

pen	vn _o	vn ₁	PEn	Hit Info. ²
L	L	L	L	
L	L	Н	Н	Hit
L	Н	L	Н	Hit
L	Н	Н	L	Hıt
Н	L	L	L	_
Н	L	Н	Н	Hıt
Н	Н	L	Н	Hit
Н	Н	н	Н	Hit

pen: Internal parity error in way n vn₀/vn₁: Duplicate validity bits.

PEn: Determined by the following equation: $PEn = (vn_0 + vn_1) \cdot pen + (vn_0 \oplus vn_1)$

Notes: *1 PERR is the NOR of PE0 to PE3.

*2 Output information when internal hit is valid.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit	
Supply Voltage	V _{cc}	-0.5 to +7.0	V	
Input Voltage at Any Pin Relative to V _{SS}	V _{in}	-3.0 to +7.0	V	
Output Voltage at Any Pin Relative to $V_{\rm SS}$	V _{out}	-0.5 to +7.0	V	_
Output Current	lout	±20	mA	
Power Dissipation	P _T	1.5	W	
Operating Temperature	T _{opr}	-10 to +85	°C	
Storage Temperature	T _{stg}	-65 to +125	°C	

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min.	Тур.	Max.	Unit	
Supply Voltage	V _{cc} *1	4.5	5.0	5.5	٧	
Input Low Voltage	V _{IL} *1	-0.5 *2	_	0.8	٧	
Input High Voltage	V _{IH} *1	2.2		6.0	٧	

Notes: *1 All voltages are relative to V_{SS}.

DC and Operating Characteristics ($T_a = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}$)

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Operating Power	l _{cc}	Min. cycle, I _{out} = 0 mA		_	200	mA
Supply Current		Cycle = 100 ns, I _{out} = 0 mA			180	mA
Input Leakage Current	I _{IL}	V _{in} = V _{SS} to V _{CC}	-10		10	μА
Output Voltage	V _{OL}	I _{OL} = 8 mA	_		0.4	٧
	V _{OH}	I _{OH} = -4 mA	2.4	_	_	٧

Capacitances ($T_a = 25^{\circ}C$, f = 1 MHz)

ltem	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}	V _{in} = 0 V	_	_	10	pF
Output Capacitance	C _{out}	V _{out} = 0 V	_		TBD	pF

Note: These parameters are sampled, not 100% tested.

^{*2 -3.0} V for pulse width of 20 ns or less.

AC Characteristics ($T_a = 0$ to +70°C, $V_{CC} = 5$ V ±10%, $V_{SS} = 0$ V, unless otherwise noted)

AC Test Conditions

• Input pulse levels

• Output load.


0 V to 3 0 V

• Input pulse rise and fall times.

0 ns to 5 ns (time between 0.8 V and 2 2 V)

• Input and output timing reference levels. 15 V

See figure



1. Tag Read Cycle (MODE = H or L, PURGE = H, WRITE = H, INVL = H, PINV = H or L, VINV = H or L, INH = H)

		HM6443	32G-25	HM6443	32G-30	
Item	Symbol	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	t _{RC}	50		50		ns
Address Valid to HIT, HC _n , HIT _n	t _{AH}	_	25		30	ns
Address Valid to MHIT	t _{AMH}	_	27		32	ns
Tag Data Valid to HIT, HC _n , HIT _n	t _{TH}		18		18	ns
Tag Data Valid to MHIT	t _{TMH}	_	20		20	ns
HIT, HC _n . HIT _n Hold Time	t _{HH}	0		0	_	ns
Address Valid to RC _n , REP _n	t _{AR}		35		40	ns
Address Valid to PERR	t _{AP}		35	_	40	ns
Address Setup Time for SET	t _{AS}	25	_	25		ns
Tag Data Setup Time for SET	t _{TS}	25	_	25		ns
SET Pulse Width	t _{sw}	20		20		ns
SET Recovery Time	t _{SR}	5		5	_	ns
RLATCH Setup Time	t _{RLS}	10		10		ns
RC _n , REP _n Hold Time for RLATCH	t _{RH}	0		0		ns
SBLK, SB_0 , SB_1 Setup Time for RC_n , REP_n	t _{SBR}		25	_	25	ns
SBLK, SB ₀ , SB ₁ Hold Time	^t sbh	5	_	5	_	ns
RC_n , REP_n Hold Time for SBLK, SB_0 , SB_1	t _{SH}	0		0		ns
SBLK, SB ₀ , SB ₁ Setup Time for SET	t _{SBS}	25		25	_	ns
PERR Hold Time	t _{PH}	0		0		ns
H/R to Multiplex Output Change	t _{HR}	_	10		12	ns
MHENBL, EXTH to MHIT Output	^t ммн		10		12	ns

2. Tag Write Cycle (MODE = H or L, PURGE = H, WRITE = L, INVL = H, H/R = L, INH = H)

		HM6443	32G-25	HM6443	32G-30	
Item	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	t _{wc}	50		50	_	ns
Address Valid to RC _n , REP _n	t _{AR}		35	_	40	ns
Address Setup Time for SET	t _{AS}	25		25	_	ns
Tag Data Setup Time for SET	t _{TS}	25	_	25	_	ns
SET Pulse Width	t _{sw}	20		20		ns
SET Recovery Time	t _{SR}	5	_	5	_	ns
RLATCH Setup Time	t _{RLS}	10		10	_	ns
SBLK, SB ₀ , SB ₁ Setup Time for SET	t _{SBS}	25	_	25	_	ns
SBLK, SB ₀ , SB ₁ Setup Time for RC _n , REP _n	t _{SBR}	_	25	_	25	ns
RC _n , REP _n Hold Time for SBLK, SB ₀ , SB ₁	t _{SH}	0		0	_	ns
SBLK Hold Time	t _{SBH}	5	_	5	_	ns
PINV, VINV Setup Time for SET	t _{IS}	25	_	25	_	ns
PINV, VINV Recovery Time for SET	t _{IR}	5		5	_	ns

3. Partial Purge (MODE = H or L, PURGE = H, WRITE = H, INVL = L, H/R = H or L, INH = H, RLATCH = L, PINV = H or L, VINV = H or L)


		HM644332G-25		HM644332G-30		
Item	Symbol	Min.	Max.	Min.	Max.	Unit
Partial Purge Cycle	t _{PPC}	50		50	_	ns
Address Setup Time for SET	t _{AS}	25		25		ns
Tag Data Setup Time for SET	t _{TS}	25		25		ns
SET Pulse Width	t _{sw}	20	_	20		ns
SET Recovery Time	t _{SR}	5	_	5	_	ns
SBLK, SB ₀ , SB ₁ Setup Time for SET	t _{SBS}	25		25		ns
SBLK, SB ₀ , SB ₁ Hold Time	t _{sвн}	5		5		ns

4. All Purge (SET = H, other control inputs are H or L)


		HM644332G-25		HM644332G-30			
Item	Symbol	Min.	Max.	Min.	Max.	Unit	
All Purge Cycle Time	t _{APC}	100		100		ns	
Purge Pulse Width	t _{PPW}	50	_	50	_	ns	
Purge Recovery Time	t _{PR}	50		50	-	ns	

Timing Charts


1. Tag Read Cycle




2. Tag Write Cycle



3. Partial Purge Cycle



4. All Purge Cycle



Function Description

Tag Read

The TAG input data (TD_0-TD_{19}) and the contents of the addressed location are compared. If they are the same, a hit is assumed. HIT goes low and the HCn and HITn outputs indicate the hit way associatively. If there is no hit, the LRU logic of the tag RAM automatically specifies which way is to be replaced.

The replacement information is presented at the RCn and REPn outputs by forcing the H/R input low. These signals will be latched and used for writing data into data memory.

Tag Write

If there is no hit, the tag RAM must be updated. A write operation is performed by setting WRITE low and inputting a SET pulse. The tag data will be written into the appropriate way by the internal LRU logic.

The way can be also specified externally by using SBLK, SB_0 , and SB_1 inputs. In tag write mode, the V bits (validity bits) and the parity bit are set, and the LRU is updated.

All Purge

By asserting the \overline{PURGE} input low, all the V bits are reset and LRU is initialized.

In this operation, the contents of each tag and its parity will not be identified.


Partial Purge

A partial purge operation is performed by setting INVL low and inputting a SET pulse.

The V bit specified by the address input is reset and the LRU is shifted so that the partially-purged way becomes the least recently used way.



Package Dimensions



Section 3 MOS Pseudo Static RAM





HM65256B Series

32768-word X 8-bit High Speed Pseudo Static RAM

■ FEATURES

- Single 5V (±10%)
- High Speed

Access Time


Cycle Time

Random Read/Write Cycle Time 160/190/235/310ns Static Column Mode Cycle Time 55/65/80/105ns


- Low Power
 175mW typ. Active.
- All inputs and outputs TTL compatible
- Static Column Mode Capability
- Non Multiplexed Address
- 256 Refresh Cycles (4ms)
- Refresh Functions Address Refresh Automatic Refresh
 Self Refresh

■ ORDERING INFORMATION


HM65256BP-10 HM65256BP-12 HM65256BP-20 HM65256BP-20 HM65256BLP-10 HM65256BLP-10 HM65256BLP-10 HM65256BLP-10 HM65256BPP-10 HM65256BPP-10 HM65256	Type No.	Access Time	Package
HM65256BP-15 HM65256BP-10 HM6526BP-10 HM6526BP-1	HM65256BP-10	100ns	
HM65256BP-20 200ns 600 mil 28 pin HM65256BLP-10 100ns Plastic DIP HM65256BLP-12 120ns Plastic DIP HM65256BLP-15 150ns Plastic DIP HM65256BLP-20 200ns Plastic DIP HM65256BSP-10 100ns Plastic DIP HM65256BSP-15 150ns Plastic DIP HM65256BLSP-10 100ns Plastic DIP HM65256BLSP-12 120ns Plastic DIP HM65256BLSP-15 150ns Plastic DIP	HM65256BP-12	120ns	
HM65256BLP-10 100ns HM65256BLP-15 150ns HM65256BSP-10 100ns HM65256BSP-15 150ns HM65256BSP-15 150ns HM65256BSP-10 100ns HM65256BSP-15 150ns HM65256BSP-15 150ns HM65256BSP-15 150ns HM65256BSP-10 100ns HM65256BLSP-10 100ns HM65256BLSP-10 100ns HM65256BLSP-15 150ns HM65256BLSP-10 100ns HM65256BLSP-10 100ns HM65256BFP-10T 100ns HM65256BFP-10T 100ns HM65256BFP-15T 150ns HM65256BFP-15T 150ns HM65256BFP-10T 100ns HM6526BFP-10T	HM65256BP-15	150ns	
HM65256BLP-12	HM65256BP-20	200ns	600 mil 28 pin
HM65256BLP-15 HM65256BLP-10 HM65256BSP-10 HM65256BSP-12 HM65256BSP-15 HM65256BSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BFP-10T HM6526BFP-10T HM65256BFP-10T	HM65256BLP-10	100ns	Plastic DIP
HM65256BLP-20 HM65256BSP-10 HM65256BSP-12 HM65256BSP-15 HM65256BSP-20 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-15 HM65256BLSP-10 HM65256BLSP-10 HM65256BLSP-10 HM65256BFP-10T HM65256BFP-15T HM65256BFP-20T HM65256BLFP-10T HM65256BLFP-10T HM65256BLFP-10T HM65256BLFP-15T HM65256BLFP-15T HM65256BLFP-15T HM65256BLFP-10T HM65256BLFP-10T HM65256BLFP-10T HM65256BLFP-10T HM65256BLFP-15T HM65256BLFP-15T HM65256BLFP-10T HM6526BLFP-10T HM6526	HM65256BLP-12	120ns	
HM65256BSP-10 100ns HM65256BSP-12 120ns HM65256BSP-15 150ns HM65256BLSP-10 100ns Plastic DIP HM65256BLSP-12 120ns HM65256BLSP-15 150ns HM65256BLSP-15 150ns HM65256BLSP-10 100ns HM65256BLSP-10 100ns HM65256BFP-10T 100ns HM65256BFP-15T 120ns HM65256BFP-15T 150ns HM65256BFP-10T 100ns HM65256BFP-10T 100ns HM65256BFP-10T 100ns HM65256BFP-10T 100ns HM65256BFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns	HM65256BLP-15	150ns	
HM65256BSP-12 120ns HM65256BSP-15 150ns HM65256BLSP-10 100ns HM65256BLSP-12 120ns HM65256BLSP-15 150ns HM65256BLSP-10 100ns HM65256BLSP-10 100ns HM65256BFP-10T 100ns HM65256BFP-15T 150ns HM65256BFP-20T 200ns 28 pin HM65256BFP-10T 100ns HM65256BFP-10T 100ns HM65256BFP-15T 150ns HM65256BFP-15T 150ns HM65256BLFP-15T 150ns HM65256BLFP-15T 150ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 150ns HM65256BLFP-10T 150ns	HM65256BLP-20	200ns	
HM65256BSP-15 150ns HM65256BLSP-20 200ns 300 mil 28 pin HM65256BLSP-10 100ns HM65256BLSP-12 120ns HM65256BLSP-15 150ns HM65256BLSP-20 200ns HM65256BFP-10T 100ns HM65256BFP-15T 150ns HM65256BFP-10T 200ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 120ns HM65256BLFP-15T 120ns HM65256BLFP-15T 150ns	HM65256BSP-10	100ns	
HM65256BSP-20 200ns 300 mil 28 pin HM65256BLSP-10 100ns Plastic DIP HM65256BLSP-12 120ns Plastic DIP HM65256BLSP-15 150ns Plastic DIP HM65256BLSP-15 150ns Plastic DIP HM65256BLSP-15 150ns Plastic DIP HM65256BFP-10T 100ns Plastic SIP HM65256BFP-10T 100ns Plastic SOP HM65256BLFP-10T 120ns Plastic SOP HM65256BLFP-15T 150ns Plastic SOP	HM65256BSP-12	120ns	
HM65256BLSP-10 100ns HM65256BLSP-12 120ns HM65256BLSP-15 150ns HM65256BFP-10T 100ns HM65256BFP-15T 120ns HM65256BFP-20T 200ns 28 pin HM65256BFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 100ns HM65256BLFP-10T 150ns	HM65256BSP-15	150ns	
HM65256BLSP-12	HM65256BSP-20	200ns	300 mil 28 pin
HM65256BLSP-15 150ns HM65256BLSP-20 200ns HM65256BFP-10T 100ns HM65256BFP-12T 120ns HM65256BFP-15T 150ns HM65256BFP-20T 200ns 28 pin HM65256BLFP-10T 100ns HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BLSP-10	100ns	Plastic DIP
HM65256BLSP-20 200ns HM65256BFP-10T 100ns HM65256BFP-12T 120ns HM65256BFP-15T 150ns HM65256BFP-20T 200ns 28 pin HM65256BLFP-10T 100ns HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BLSP-12	120ns	
HM65256BFP-10T 100ns HM65256BFP-12T 120ns HM65256BFP-15T 150ns HM65256BFP-20T 200ns 28 pin HM65256BLFP-10T 100ns Plastic SOP HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BLSP-15	150ns	
HM65256BFP-12T 120ns HM65256BFP-15T 150ns HM65256BFP-20T 200ns 28 pin HM65256BLFP-10T 100ns HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BLSP-20	200ns	
HM65256BFP-15T 150ns HM65256BFP-20T 200ns 28 pin HM65256BLFP-10T 100ns HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BFP-10T	100ns	
HM65256BFP-20T 200ns 28 pin HM65256BLFP-10T 100ns Plastic SOP HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BFP-12T	120ns	į
HM65256BLFP-10T 100ns Plastic SOP HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BFP-15T	150ns	
HM65256BLFP-12T 120ns HM65256BLFP-15T 150ns	HM65256BFP-20T	200ns	28 pin
HM65256BLFP-15T 150ns	HM65256BLFP-10T	100ns	Plastic SOP
1501.5	HM65256BLFP-12T	120ns	
HM65256BLFP-20T 200ns	HM65256BLFP-15T	150ns	1
	HM65256BLFP-20T	200ns	



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



TRUTH TABLE

CE	ŌĒ	WE	I/O Pın	mode
L	L	Н	Low Z	Read
L	×	L	High Z	Write
L	н	Н	High Z	-
Н	L	×	High Z	Refresh
Н	Н	×	High Z	Standby

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to V_{SS}	V_T	-1.0 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

				,
Symbol	min.	typ.	max.	unit
v _{cc}	4.5	5.0	5.5	v
V_{SS}	0	0	0	V
V _{IH}	2.2	_	6.0	v
V_{IL}	-0.5*1	_	0.8	v
	V _{CC} V _{SS} V _{IH}	V _{CC} 4.5 V _{SS} 0 V _{IH} 2.2	Symbol min. typ. V _{CC} 4.5 5.0 V _{SS} 0 0 V _{IH} 2.2 -	Symbol min. typ. max. V _{CC} 4.5 5.0 5.5 V _{SS} 0 0 0 V _{IH} 2.2 - 6.0

Note) *1. V_{IL} min = -3.0V for pulse width ≤ 10 ns.

■ DC ELECTRICAL CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Test Conditions	HM6	5256B	Series	HM65	256BL	Series	
r arameter	Symbol	rest Conditions	min.	typ.	max.	min.	typ.	max.	Unit
Operating Power Supply Current	I _{CC1}	$I_{I/O} = 0$ mA $t_{cyc} = min.$	-	35	65	_	35	65	mA
Standby Power	I _{SB1}	$\overline{\text{CE}} = V_{IH}, \overline{\text{OE}} = V_{IH}$	-	1	2	-	1	2	mA
Supply Current	I _{SB2}	$\overline{\text{CE}} \ge V_{CC} - 0.2 \text{V}, \overline{\text{OE}} \ge V_{CC} - 0.2 \text{V}$	-	-	-	_	0.05	0.1	mA
Operating Power Supply	I _{CC2}	$\overline{\text{CE}} = V_{IH}, \overline{\text{OE}} = V_{IL}$	-	1	2	_	0.6	1	mA
Current in Self Refresh Mode	I _{CC3}	$\overline{\text{CE}} \ge V_{CC} - 0.2 \text{V}, \overline{\text{OE}} \le 0.2 \text{V}$	_	_	_	_	50	100	μA
Input Leakage Current	I_{LI}	V_{CC} = 5.5V $V_{in} = V_{SS}$ to V_{CC}	-10	-	10	-10	-	10	μA
Output Leakage Current	I_{LO}	$\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}	-10	-	10	-10	-	10	μА
Output Voltage	v_{OL}	<i>I_{OL}</i> = 2.1 mA	-	-	0.4	_	-	0.4	v
output rossugo	V_{OH}	I _{OH} = -1 mA	2.4	_	_	2.4	_	_	v

■ CAPACITANCE

Item	Symbol	Test Conditions	typ.	max.	Unit
Input Capacitance	Cin	Vin = 0V	-	5	pF
Input/Output Capacitance	C _{I/O}	<i>V_{I/O}</i> = 0V	-	7	pF

Note) This Parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$)

AC Test Conditions

Input Pulse Levels 2.4V, 0.4V Input Rise and Fall Times 5ns Timing Measurement Level 2.2V, 0.8V Reference Level V_{OH} = 2.0V, V_{OL} = 0.8V Output Load 1 TTL and 100pF (including scope and jig)

Item	Symbol	HM652	56B-10	HM652	56B-12	HM652	56B-15	HM652	56B-20	Unit
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Unit
Random Read or Write Cycle Time	tRC	160	_	190	-	235	-	310	-	ns
Static Column Mode Read or Write Cycle	tRSC	55	-	65	-	80	-	105	-	ns
Chip Enable Access Time	†CEA	_	100	-	120	-	150	-	200	ns
Address Access Time	t _{AA}	_	50	-	60	-	75	-	100	ns
Output Enable Access Time	†OEA	-	40	_	50	_	60	-	75	ns
Chip Disable to Output in High Z	^t CHZ	_	25	-	25	-	30	-	35	ns
Chip Enable to Output in Low Z	t _{CLZ}	30	Ī -	30	-	35	-	40	T -	ns
Output Enable to Output in Low Z	tOLZ	10	_	10	_	10	-	10	-	ns
Output Disable to Output in High Z	tOHZ	_	25	-	25	-	30	-	35	ns
Chip Enable Pulse Width	t _{CE}	100n	4m	120n	4m	150n	4m	200n	4m	s
Chip Enable Precharge Time	tp	50	-	60	-	75	-	100	-	ns
Address Set-up Time	tAS	0	_	0	-	0	-	0	-	ns
Row Address Hold Time	tRAH	20	-	20	-	25	_	30	-	ns
Column Address Hold Time	^t CAH	100	-	120		150	-	200	-	ns
Read Command Set-up Time	tRCS	0	-	0	-	0	-	0	T -	ns
Read Command Hold Time	t _{RCH}	0	-	0	-	0	-	0	T -	ns
Output Enable Hold Time	^t OHC	0	_	0	-	0	-	0	-	ns
Output Enable to Chip Enable Delay Time	^t OCD	0	-	0	-	0	-	0	-	ns
Output Hold Time from Column Address	^t OH	5	-	5	-	5	-	10	-	ns
Write Command Pulse Width	t _{WP}	25	-	25	T -	30	-	35	-	ns
Chip Enable to End of Write	t _{CW}	100	-	120	-	150	_	200	-	ns
Column Address Set-up Time	tASW	0	 -	0	-	0	_	0	_	ns

(to be continued)




Item	Cumbal	HM652	56B-10	HM652	56B-12	HM652	56B-15	HM652	56B-20	Unit
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Unit
Column Address Hold Time after Write	t _A HW	0	_	0	-	0	-	0	_	ns
Data Valid to End of Write	t_{DW}	20	-	20	-	25	-	30	-	ns
Data In Hold Time for Write	t_{DH}	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	tow	5	_	5	_	5	_	5	-	ns
Write to Output in High Z	twHZ	-	25	-	25	-	30	-	35	ns
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns
Refresh Command Delay Time	t _{RFD}	50	-	60	-	75	-	100	_	ns
Refresh Precharge Time	tFP	30	_	30	-	30	-	30	-	ns
Refresh Command Pulse Width for Automatic Refresh	t_{FAP}	80	10000	80	10000	80	10000	80	10000	ns
Automatic Refresh Cycle Time	tFC	160	I -	190	_	235	-	310	_	ns
Refresh Command Pulse Width for Self Refresh	tFAS	10000	_	10000	-	10000	_	10000	-	ns
Refresh Reset Time for Self Refresh	tFRS	160	_	190	_	235	-	310	-	ns
Refresh Period	tREF	-	4	_	4	_	4	_	4	ms

Notes:


- (1) t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit conditions.
- (2) t_{CLZ} , t_{OLZ} and t_{OW} are sampled under the condition of t_T =5ns, and not 100% tested
- (3) A write occurs during the overlap of a low \overline{CE} and low \overline{WE} .
- (4) If $\overline{\text{CE}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state
- (5) If input signals of opposite phase to the outputs are applied in write cycle, \overline{OE} or \overline{WE} must disable output buffers prior to applying data to the device and data inputs must be floating prior to \overline{OE} or \overline{WE} turning on output buffers
- (6) $V_{I\!H}$ (min) and $V_{I\!L}$ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{I\!H}$ and $V_{I\!L}$.
- (7) An initial pause of $100\mu s$ is required after power-up followed by a minimum of 8 initialization cycles.

TIMING WAVEFORMS


Read Cycle No. 1 (CE controlled)




Read Cycle No. 2 (OE controlled)




Write Cycle No. 1 (OE Clock)




Write Cycle No. 2 (OE low fix)




• Static Column Mode Read Cycle




• Static Column Mode Write Cycle



Automatic Refresh Cycle



Self Refresh Cycle



HM658128 Series

131072-word x 8-bit High Speed CMOS Pseudo Static RAM

The Hitachi HM658128 is a pseudo-static RAM organized as 131,072-word \times 8-bit. HM658128 realizes low power consumption and high speed access time by employing 1.3 μ m CMOS process technology.

The HM658128 supports 3 refresh functions: Address Refresh, Auto Refresh and Self Refresh. Low power version dissipates only 0.5mW (typ.) in Self Refresh Mode and retains the data with battery backup for short time. Self Refresh Mode is guaranteed only for L-version.

The HM658128 is pin-compatible with 256k-bit PSRAM and static RAM.

FEATURES

- Single 5V (±10%)
- High Speed
 - O Access Time

CE Access Time . . . 100/120/150ns

O Cycle Time

Random Read/Write Cycle Time . . . 180/210/250ns


- Low Power . . . 200mW typ. (Active)
 - 0.5mW (standby)
- All inputs and outputs TTL compatible
- Non Multiplexed Address
- 512 Refresh Cycles (8ms)
- Refresh Functions

Address Refresh Automatic Refresh

Self Refresh (Only for L-version)

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM658128DP-10 HM658128DP-12 HM658128DP-15	100ns 120ns 150ns	600 mil 32 pin
HM658128LP-10 HM658128LP-12 HM658128LP-15	100ns 120ns 150ns	Plastic DIP
HM658128DFP-10 HM658128DFP-12 HM658128DFP-15	100ns 120ns 150ns	32 pin Plastic
HM658128LFP-10 HM658128LFP-12 HM658128LFP-15	100ns 120ns 150ns	SOP



■ PIN ARRANGEMENT

	~	• •
RFSH 1		32 Ve i
A16 2		31 A ::
Λ11 3		30 CS
A12 4		29 WE
Λ7 5		28 A::
Аь 6		27 A×
As 7		26 A9
A1 8		25 Aıı
Аз 9		24 ŌĒ
A ₂ 10		23 A10
A1 [11		22 CE
Ao 12		21 1 07
1 Oo 13		20 1 0₁
I O ₁ 14		19 1/05
I O ₂ 15		18 I Oı
V>> 16		17 I O


(Top View)

■ PIN DESCRIPTION

FIN DESCI	AIF HON
Symbol	Pin Name
A0 – A16	Address Inputs
I/O – I/O7	Data Input/Output
RFSH	Refresh
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
CS	Chip Select
v_{cc}	Power Supply
V_{SS}	Ground



BLOCK DIAGRAM



TRUTH TABLE

CE	CS at CE going Low	RFSH	ŌĒ	WE	I/O Pin	Mode
L	Н	×	L	Н	Low Z	Read
L	Н	×	X	L	High Z	Write
L	Н	×	Н	Н	High Z	_
L	L	×	×	×	High Z	CS Standby
Н	x	L	×	×	High Z	Refresh*1
Н	×	Н	X	X	High Z	Standby

Note) *1. Self refresh is guaranteed only for L-version.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to V_{SS}	V_T	-1.0 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

■ RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	V
Supply voltage	V_{SS}	, , , , , , , , , , , , , , , , , , , ,	0	0	V
Input Voltage	V_{IH}	2.2	- 1	6.0	V
	V_{IL}	-0.5*1	_	0.8	V

Note) *1. V_{IL} min = -3.0V for pulse width ≤ 10 ns.



DC CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Operating Power Supply Current	I _{CC1}	$I_{I/O} = 0$ $t_{cyc} = \min.$	_	40	75	mA
Standby Power Supply Current	I _{SB1}	$\overline{\text{CE}} = V_{IH}$ $\overline{\text{RFSH}} = V_{IH}$	-	1	2	mA
Standby Power Supply Current	I _{SB2}	$\overline{CE} \ge V_{CC} - 0.2V$ $\overline{RFSH} \ge V_{CC} - 0.2V$	-	100	200	μА
Operating Power	I _{CC2}	$\frac{\overline{CE} = V_{IH}}{\overline{RFSH} = V_{IL}}$	-	1	2	mA
Supply Current in Self Refresh Mode*1	I _{CC3}	$ \overline{CE} \ge V_{CC} - 0.2V \overline{RFSH} \le 0.2V $	-	100	200	μΑ
Input Leakage Current	I_{LI}	$V_{CC} = 5.5V$ $V_{in} = V_{SS} \text{ to } V_{CC}$	-10	-	10	μΑ
Output Leakage Current	ILO	$\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	-10	_	10	μА
Output Voltage	V_{OL}	I_{OL} = 2.1 mA	-		0.4	V
Output Totage	v_{OH}	$I_{OH} = -1 \text{mA}$	2.4	_	_	V

Note) *1. This characteristics is guaranteed only for L-version.

■ CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Item	Symbol	Test Condition	typ.	max.	Unit
Input Capacitance	C_{in}	$V_{in} = 0V$	_	8	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	-	10	pF

Note) This Parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V ± 10%)

AC Test Conditions

Input Pulse Levels 2.4V, 0.4V

Input Rise and Fall Times 5ns

Timing Measurement Level 2.2V, 0.8V

Reference Level $V_{OH} = 2.0 \text{V}, V_{OL} = 0.8 \text{V}$

Item 658128-8	Symbol	HM658128-10		HM658128-12		HM658128-15		Unit
Item	Symbol	min.	max.	min.	max.	min.	max.	Omt
Random Read or Write Cycle Time	tRC	180	_	210	_	250	-	ns
Random Read Modify Write Cycle Time	tRWC	240	_	280	_	330	-	ns
Chip Enable Access Time	t _{CEA}	_	100	_	120	_	150	ns
Output Enable Access Time	t _{OEA}	_	30	-	40	_	50	ns
Chip Disable to Output in High Z	t _{CHZ}	_	30	-	35	_	40	ns
Chip Enable to Output in Low Z	tCLZ	30	_	35	_	40	_	ns
Output Disable to Output in HighZ	t _{OHZ}	_	25	_	30	_	35	ns
Output Enable to Output in Low Z	tOLZ	5	-	5	_	5	_	ns
Chip Enable Pulse Width	t _{CE}	100n	1μ	120n	1μ	150n	1μ	S
Chip Enable Precharge Time 40	t_P	5070	-	6080	_	70 ⁹⁰	_	ns
Address Set-up Time	tAS	0	_	0	_	0	-	ns
Address Hold Time	t _{AH}	30	_	35	_	40	_	ns
Read Command Set-up Time	tRCS	0	_	0	_	0	_	ns
Read Command Hold Time	t _{RCH}	0	_	0	-	0	_	ns
RFSH Hold Time	tRHC	15	_	15	_	15	_	ns
Refresh Command Delay Time (Standby Mode)	tRCD	l –	5	_	5	I -	5	ns

(to be continued)



658,28-8	S	HM658	HM658128-10		HM658128-12		128-15	-Unit	
Item 250,000 5	Symbol	min.	max.	min.	max.	min.	max.	Unit	
Chip Select Set-up Time	t _{CSS}	0	_	0	_	0	_	ns	
Chip Select Hold Time	t _{CSH}	30	_	35	-	40	_	ns	
Write Command Pulse Width 30	t _{WP}	30	_	35	_	40	_	ns	
Chip Enable to End of Write	t _{CW}	100	-	120	_	150	-	ns	
Data In to End of Write	t _{DW}	25	-	30	_	35	_	ns	
Data In Hold Time for Write	t _{DH}	0	_	0	-	0	-	ns	
Output Active from End of Write	tow	5	_	5	_	5	-	ns	
Write to Output in High Z	twHZ	_	25	-	30	-	35	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	
Refresh Command Delay Time	tRFD	70	-	80	_	90	-	ns	
Refresh Precharge Time 30	t _{FP}	30 40	_	3040	_	30.40	-	ns	
Refresh Command Pulse Width for Automatic Refresh	t _{FAP}	80n	8μ	80n	8μ	80n	8μ	s	
Automatic Refresh Cycle Time	tFC	180	_	210	_	250	_	ns	
Refresh Command Pulse Width for Self Refresh	tFAS*9	8.	_	8	-	8	_	μs	
Refresh Reset Time for Self Refresh	t _{RFS} *9	180	_	210	-	250	_	ns	
Refresh Reset Time for Automatic Refresh	t _{RFA}	0	_	0		0	_	ns	
Refresh Period (512 cycles)	tREF	_	8	_	8	_	8	ns	


Notes:

- (1) t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit conditions under the condition of t_T = 5 ns and not 100% tested.
- (2) tCHZ, tCLZ, tOHZ, tOLZ, tWHZ and tOW are sampled under the condition of tT = 5 ns and not 100% tested.


 (3) A write occurs during the overlap of a low CE and a low WE. Write end is defined at the earlier of WE going high or CE going high.
- (4) If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 (5) If input signals of opposite phase to the outputs are
- applied in write cycle, \overline{OE} or \overline{WE} must disable output buffers prior to applying data to the device and data inputs must be floating prior to \overline{OE} or \overline{WE} turning on output buffers.
- (6) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times
- are measured between V_{IH} and V_{IL} . An initial pause of 100μ s is required after power-up followed by a minimum of 8 initialization cycles.
- (8) After Self Refresh, Auto Refresh should be started within 15 µs. (only for L-version)
- (9) This characteristics is guaranteed only for L-version.

TIMING WAVEFORMS


Read Cycle




● Write Cycle-1 (OE Clock)




Write Cycle-2 (OE Low Fix)




Read Modify Write Cycle



• Automatic Refresh Cycle




• Self Refresh Cycle




Note) Self refresh is guaranteed only for L-version.


CS Standby Mode




SUPPLY CURRENT VS. SUPPLY VOLTAGE(1)




SUPPLY CURRENT VS. AMBIENT TEMPERATURE(1)




SUPPLY CURRENT VS. SUPPLY VOLTAGE(2)




SUPPLY CURRENT VS. AMBIENT TEMPERATURE(2)




SUPPLY CURRENT VS. SUPPLY VOLTAGE(3)




SUPPLY CURRENT VS. AMBIENT TEMPERATURE (3)




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




STANDBY CURRENT VS. SUPPLY VOLTAGE(1)




STANDBY CURRENT VS. AMBIENT TEMPERATURE (1)



STANDBY CURRENT VS. SUPPLY VOLTAGE(2)




STANDBY CURRENT VS. AMBIENT TEMPERATURE(2)




(1) HITACHI


LOW LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE




HIGH LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE




HIGH LEVEL OUTPUT CURRENT VS. OUTPUT VOLTAGE



LOW LEVEL OUTPUT CURRENT VS. OUTPUT VOLTAGE



ACCESS TIME VS. LOAD CAPACITANCE



Section 4 Video Memory



HM63021 Series

2048-word x 8-bit Line Memory

HM63021 is a 2048-word x 8-bit static Serial Access Memory (SAM) with separate data inputs and outputs. Since it has an internal address counter, no external address signal is required and internal addresses are scanned serially. Using five different address scan modes, it is applicable to FIFO memories, double-speed conversions, 1H delay lines and 1H/2H delay lines for digital TV signals. Its minimum cycle times are 28 ns and 34 ns each corresponding to 8 fsc of PAL TV signals and NTSC TV signals. All inputs and outputs are TTL-compartiable. This device is packaged in a 300-mil dual-in-line plastic package.

(DP-28N)


Features

- Five modes for various applications
- Corresponds to Digital TV system with 4 fsc sampling (PAL, NTSC)
- Decoder signal output pin; Fewer external circuits
- Asynchronous Read/Write operation;
 Separate address counters for Read/Write
 No Address Input required
- High Speed; Cycle Time 28/34/45 ns (min)
- Completely Static Memory; No refresh required
- 8-bit SAM with separate I/O
- Low Power; 250 mW typ. Active
- Single 5 V supply
- TTL compatible

Ordering Information

Type No.	Cycle Time	Package
HM63021P-28	28 ns	
HM63021P-34	34 ns	300-mil 28-pin Plastic DIP
HM63021P-45	45 ns	riastic Dir

Pin Arrangement



Pin Description

Pin No.	Pin Name	Functions
1	MODE1	Mode Input 1 (All Modes)
2	RCLK/CLK	Read Clock Input (TBCE, DSC, TBC) Clock Input (1H/2H, D)
3	RRES/RES	Read Reset Input (TBCE, DSC, TBC) Reset Input (1H/2H, D)
4-11	Din 0 – Din 7	Data Inputs (All Modes)
12	WE	Write Enable Input (All Modes)
13	High Z/WDEC/DEC1	High Impedance (TBCE, DSC) Write Decode Pulse Output (TBC) Decode Pulse Output 1 (1H/2H, D)
14	V _{SS}	Ground (All Modes)
15	WCLK/WT/DEC4	Write Clock Input (TBCE, DSC, TBC) Write Timing Input (1H/2H) Decode Pulse Output 4 (D)
16	WRES/DS/DEC3	Write Reset Input (TBCE, DSC, TBC) Delay Select Input (1H/2H) Decode Pulse Output 3 (D)
17-24	Dout 0 - Dout 7	Data Outputs (All Modes)
25	ŌĒ	Output Enable Input (All Modes)
26	MODE3/RDEC/DEC2	Mode Input 3 (TBCE) Read Decode Pulse Output (TBC) Decode Pulse Output 2 (1H/2H, D)
27	MODE2	Mode Input 2 (All Modes)
28	v _{cc}	Power Supply (+5V) (All Modes)

Mode Table

Mode Signals				A 11 11 17 17 1		
MODE1	MODE2	MODE3	- Mode	Application Example		
Н	Н	Н	Time base compression/expansion (TBCE)	Picture in Picture		
Н	Н	L	Double speed conversion (DSC)	Non interlace		
Н	L	_ *1	Time base correction (TBC)	Time Base Corrector		
L	Н	_ *1	1H/2H delay (1H/2H)	Vertical filter		
L	L	_ *1	Delay line (D)	Delay line		


Note) *1. Decoder Output Signal (RDEC, DEC2)

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin relative to V _{SS}	V _T	-0.5^{*1} to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature under bias	Tbias	-10 to +85	°C

Note) *1. -3.5V for pulse width ≤ 10 ns

Block Diagram



Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	v
Supply Voltage	V _{SS}	0	0	0	v
Input Voltage	V _{IH}	2.4	_	6.0	v
input voitage	VIL	-0.5 ^{*1}	-	0.8	v

Note) *1. -3.0V for pulse width ≤ 10 ns.

DC and Operating Characteristics (Ta = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

				, 55	
Symbol	min	typ*1	max	Unit	Test Condition
I _{LI}		_	10	μΑ	$V_{CC} = 5.5 \text{ V}$ $V_{IR} = V_{SS} \text{ to } V_{CC}$
I _{LO}	-	_	10	μА	$\overrightarrow{OE} = V_{IH}$ $V_{out} = V_{SS}$ to V_{CC}
I _{CC}	_	50	90	mA	Min. cycle, Iout = 0 mA
V _{OL}	_	_	0.4	v	I_{OL} = 8 mA*2, Dout 0 to Dout 7, DEC Output pin
V _{OH}	2.4	_	_	v	I _{OH} = -4 mA, Dout 0 to Dout 7 pin
3	2.4	_	_	v	I _{OH} = -1 mA, DEC Output pin
	I _{LO}	I _{LI} - I _{LO} -	I _{LI} I _{LO} I _{CC} - 50 V _{OL} V _{OH} 2.4 -	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol min typ*1 max Unit I _{LI} - - 10 μA I _{LO} - - 10 μA I _{CC} - 50 90 mA V _{OL} - - 0.4 V V _{OH} 2.4 - - V

Notes) *1. Typical values are at VCC = 5V, Ta = 25°C and for reference only.

*2. IOL = 6mA for 45ns version.

Capacitance (Ta = 25° C, f = 1.0 MHz)

Parameter	Symbol	min	typ	max	Unit	Conditions
Input Capacitance	Cin	_	_	6	pF	Vin = 0V
Output Capacitance*2	Cout	_	_	9	pF	Vout = 0V

Notes) *1. This parameter is sampled and not 100% tested.


*2. 13, 15 – 24, 26 pin


AC Characteristics ($V_{CC} = 5V \pm 10\%$, Ta = 0 to $+70^{\circ}$ C, unless otherwise noted.)

AC Test Conditions

Input and Output timing reference levels: 1.5V

Input pulse levels: V_{SS} to 3V Input rise and fall times: 5 ns





Read Cycle

Parameter		Symbol -	HM63021-28		HM63021-34		HM63021-45		- Unit
		Symbol -	min	max	min	max	min	max	Omt
Read Cycle Time		tRC	28	_	34	_	45	_	ns
Read Clock Width		tRWL	10	_	10		15		ns
Read Clock within		tRWH	10	_	10	10 –		_	ns
Access Time		^t AC	_	20	_	25	_	30	ns
Decode Output Access Time	(fall)	tDA1	_	20		25	_	30	ns
Decode Output Access Time	(rise)	tDA2	_	40	_	50	_	60	ns
Output Hold Time		^t OH	5	_	5	_	5	_	ns
Decode Output Hold Time	(fall)	tDOH1	5	_	5	-	5	_	ns
Decoue Output Hold Time	(rise)	^t DOH2	5	_	5	_	5	_	ns
Output Enable Access Time		t _{OE}	_	20	_	25	-	30	ns
Output Disable to Output in High Z		tOHZ	0	15	0	20	0	25	ns
Output Enable to Output in Low Z		tOLZ	5	_	5	_	5	_	ns

Write Cycle

Parameter	Crambal	HM63021-28		HM63021-34		HM63021-45		T7	
rarameter	Symbol —	min	D21-28 max	min	max	min	max	- Unit	
Write Cycle Time	^t WC	28	_	34		45	_	ns	
write Cycle Time	twc(1H/2H Mode)	56	_	68	_	90	_	ns	
Write Clock Width	twwL	10	_	10	_	15	_	ns	
WITTE CLOCK WIGHT	twwH	10	_	10	_	15	_	ns	
Input Data Setup Time	t_{DS}	5		5	_	7		ns	
Input Data Hold Time	t _{DH}	5	_	5	_	7	_	ns	
WE Setup Time	twesl.	5		5	_	7	-	ns	
we setup time	tWESH	5	_	5	-	7	_	ns	
WE Hold Time	tWEHL.	5	_	5		7	-	ns	
WE HOR TIME	twehh	5		5	_	7		ns	
WT Setup Time	twTSL	5		5	_	7	_	ns	
w i Sciup Tille	twTSH	5	max _	5 –	_	7		ns	
WT Hold Time	^t WTHL	5	_	5	_	7	_	ns	
wi noid time	twTHH	5		5 5 5 5 5 5 5 5 5		7		ns	

Reset Cycle

Parameter	Symbol	HM63021-28		HM63021-34		HM63021-45		****
rarameter	Symbol	min	max	min	max	min	max	Unit
Reset Setup Time	t _{RES}	8	_	9	_	10	_	ns
Reset Hold Time	^t REH	5	-	5	_	7	_	ns
Clock Setup Time Before Reset	tREPS	8	_	9	_	10	_	ns
Clock Hold Time Before Reset	tREPH	5	-	5	_	7	_	ns

Mode Description

Time Base Compression/Expansion Mode
 This mode turns HM63021 into a 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES), one each for read and write. The internal address counters increment by 1 address clock and are

reset to address 0. A write-inhibit function of HM63021 stops writing automatically after the data has been written into all addresses 0 to 2047. The write-inhibit function is released by reset using $\overline{\text{WRES}}$, and the HM63021 restarts writing into address 0.

Double-Speed Conversion Mode
 This mode turns HM63021 into a 1024-word x



8-bit x 2 memory with asynchronous input/output. It is used for generating non-interlaced TV signals. When the original signal and the interpolated signal (1 field delay) of interlaced signals are input to the HM63021, multiplexed per dot, it outputs non-interlaced signals for each line. 8 fsc should be input to RCLK and WCLK. A standard H synchronizing signal and a non-interlace H synchronizing signal are input to WRES and RRES respectively. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135-1024 = 111 bits) is ignored.

TBC Mode

This mode turns HM63021 into 2048-word x 8-bit FIFO memory with asynchronous input/ The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES). one each for read and write. The internal address counters increment by 1 address at each clock and are reset to address 0. The internal address counters return to address 0 after they reach address 2047. The HM63021 outputs a write decode pulse from WDEC, synchronizing it with address 2047 in the write address counter, and read a decode pulse from RDEC, synchronizing with address 2047 in the read address counter. Using these pulses, the memory area can be extended easily (multiple-HM63021s can be used with ease).

1H/2H Delay Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 delay line with synchronous input/output. Delay time is defined by the reset period

of RES. Since the HM63021 outputs a 901 decode pulse (DEC1) and a 910 decode pulse (DEC2), connecting DEC2 to RES, for example, outputs 1H- and 2H- delayed signals alternately at a 8- fsc cycle when the original signal is input at a 4- fsc cycle. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135-1024 = 111 bits) is ignored.


Delay Line Mode

This mode turns HM63021 into a 2048-word x 8-bit delay line with synchronous input/output. Delay time (3 to 2048 bits) is defined by the reset period of RES. The delay is 2048 bits when RES is fixed High. Signals delayed by 910 bits to 1135 bits for example, can be easily obtained without external circuits by just connecting selected decoded pulses on $\overline{\rm DEC1} - \overline{\rm DEC4}$ to RES.


Notes on Using HM63021

- Hitachi recommends that pin 13 (high impedance) should be fixed by pulling up or down with a resistor (of several $k\Omega$) in TBC or DSC mode.
- Hitachi recommends that the mode signal input pins and DS pin should be fixed by pulling them up or down with a resistor (of several kΩ).
- Data integrity cannot be guaranteed when mode is changed during operation.
- When a read address coincides with a write address in TBCE, TBC or DSC mode, the data is written correctly but it is not always read correctly.

(1) Read after Write (3 bits delay)



(2) Write after Read (2048 bits delay)




HM63021 Series

- At power on, the output of the address counter is not defined. Therefore, operations before the system is reset cannot be guaranteed, and decode signal output is not defined until after the first reset cycle.
- The decode signal is latched by a decode output latch circuit at the previous address of the internal counter address and is output synchronized with the next address. For example, WDEC in TBC mode is latched at write address 2046 and is output at write address 2047. If a write reset is performed on address 2047 at this time,

the write address becomes 0 and $\overline{\text{WDEC}}$ is output.


The same operation is performed in other modes.

• In the reset cycle, the input levels of WRES, RRES, RES are raised to satisfy t_{REH}, and are fixed high until t_{REPH} in the next pre-reset cycle is satisfied. The rise timings of the reset signals (RES, WRES, RRES) are optionals provided that the t_{REPS} specification is satisfied. The timings at which RES, WRES, and RRES fall after pre-reset are also optional, provided that the t_{REPH} and t_{RES} specifications are satisfied.




 Hitachi recommends that t_m (time between mode set and the first cycle (Pre-reset)) should be kept for 2 cycle time (56ns / 68ns / 90ns) or more while the power supply is on.

(1) TBCE, TBC, DSC and Delay Line Mode



(2) 1H / 2H Delay Mode



Decode Signal

When internal address counter reaches the specified address as shown below, decode outputs become low.

Mode	Pin No.	Pin Name	Internal Address counter	Timing of the Output Signal	Operation	
TDC	13	WDEC	Write 2047	After Write 2047	Completion of Writing on all bits is detected.	
TBC	26	RDEC	Read 2047	Output of 2046	Completion of Reading from all bits is detected.	
111/211	13	DEC1	Read 900 (2H)	Output of 900 (1H)	By inputting this signal to pin #3, 901/1802-bit delay output is obtained.	
111/211	H/2H		Output of 909 (1H)	By inputting this signal to pin #3, 910/1820-bit delay output is obtained.		
	13		Read 900	Output of 899	By inputting this signal to pin #3, 901-bit delay output is obtained.	
		DEC1	Read 1810	Output of 1809	By inputting this signal to pin #3 after the frequency of DEC1 is devided into two, 1811-bit delay output is obtained.	
Dolov	Delay 26 DE	1	26 <u>DEC</u> 2	Read 909	Output of 908	By inputting this signal to pin #3, 910-bit delay output is obtained.
		DEC2		Read 1819	Output of 1818	By inputting this signal to pin #3 after the frequency of DEC2 is devided into two, 1820-bit delay output is obtained.
	16	DEC3	Read 1134	Output of 1133	By inputting this signal to pin #3, 1135-bit delay output is obtained.	
	15	DEC4	Read 1125	Output of 1124	By inputting this signal to pin #3, 1126-bit delay output is obtained.	

Note) When counter is reset by Reset Signal (RRES, RES, WRES), address becomes 0.

Write-inhibit Function


When internal address counter is as follows, writing is inhibited automatically for the next cycle. The write-inhibit function is cancelled by reset through \overline{WRES} or \overline{RES} .

Mode	Write-inhibit Function (internal counter address)				
TBCE	Write-inhibit after address 2047				
DSC	Write-inhibit after address 1023 x 2				
TBC	No function				
1H/2H	Write-inhibit after address 1023				
D	No function				

Note) When address counter is reset by WRES or RES, address becomes 0.




Read Reset Cycle (TBCE, TBC Modes)



- Notes) *1. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of tREPS and tREPH, and it is not reset at the next falling edge of RCLK even if RRES is kept low. When trees, trees, trees, and trees cannot meet the specifications, the reset operation is not guaranteed. Output is from the read address of the previous cycle.

 - *3. When RRES is fixed high, the data at the read address counter is reset after the data of address 2047 is output, and the same operation restarts.


Write Reset Cycle (TBCE, TBC Modes)



The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of Note) treps and treph, and it is not reset at the next falling edge of WCLK even if WRES is kept low.

When tres, treh, treps, and treph cannot meet the specifications, the reset operation is not guaranteed.

Reset Cycle (DSC Mode)




- Notes) *1. The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of tREPS and tREPH, and is not reset at the next falling edge of WCLK even if WRES is kept low.

 When there there there and trephy cannot meet the secfications, the reset operation is not guaranteed.
 - When trees, treet, trees, and trees at the first falling edge of RCLK after RRES falls, meeting the specifications of trees and trees at the first falling edge of RCLK after RRES falls, meeting the specifications of trees and trees at the next falling edge of RCLK even if RRES is kept low.

 When trees the tree and trees are trees at the next falling edge of RCLK even if RRES is kept low.
 - When trees, treff, treff and treff cannot meet the specifications, reset operation is not guaranteed.

 *3. When treff trees, treff (WRES to WCLK), or treff, treff, treff (PRES to RCLK) cannot meet the specifications, the output of video signal A is not guaranteed. (Reset Timing I).
 - *4. When treps (WRES to RCLK), or tres, tres, treps, treps, treps to RCLK) cannot meet the specifications, the interpolation signal B is not guaranteed. (Reset Timing II).

Reset Cycle (1H/2H Mode)




- Notes) *1.
- WT is the input during half cycle of CLK, meeting the specifications of t_{WTSL} , t_{WTHL} , t_{WTSH} , and t_{WTHH} . Data is written when WT is low. Reset is possible when WT is high.

 Read address counter is reset at the first falling edge of CLK after RES falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of CLK even if RES is kept low.

 When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.


 When DS is fixed high, 1H output data is delayed by n bits and 2H output data is delayed by 2n bits where 2n is the reset cycle of RES. When DS is fixed low, 1H output data is delayed by n-5 bits and 2H output data is delayed by 2n-5 bits.

Reset Cycle (D Mode)



*1. The read address counter is reset at the first falling edge of CLK after RES falls, meeting the specifications of tREPS and tREPH, and it is not reset at the next falling edge of CLK even if RES is kept low. When tRES, tREH, tREPS, and tREPH cannot meet the specifications, the reset operation is not guaranteed.


Write Enable (TBCE, DSC, TBC, D Modes)



Notes) *1. When tweel, tweeh, tweeh, and tweel cannot meet this specifications, the write enable operation is not guaranteed.


*2. In the delay line mode, \overline{CLK} takes the place of \overline{WCLK} .

Write Enable (1H/2H Mode)




Note) *1. When twtsl, twthl, twehl, and twehl cannot meet the specifications, the write enable operation is not guaranteed.

Decode Output (TBC, D Modes)




Notes) *1. In TBC mode, WCLK or RCLK takes the place of CLK.
*2. DEC is WDEC or RDEC in TBC, DEC1, DEC2, DEC3 or DEC4 in D mode.

Decode Output (1H/2H Mode)



Note) *1. When twtsl, twtsl, twtsl, and twth cannot meet the specifications, the decode output operation is not guaranteed.

Output Enable (All Modes)



Note) *1. Transition of t_{OHZ} and t_{WLZ} is measured ±200 mV from steady state voltage with Output Load B. This parameter is sampled and not 100% tested.

HM53051P*

* An Application Note is available for this device, contact your local Hitachi representative.

262144-word x 4-bit Frame Memory

HM53051P is a 262,144-word x 4-bit frame memory, using the most advanced $1.3\mu m$ CMOS processes. It performs serial access by an internal address generator.

It offers a high-speed cycle time of 45ns or 60ns (min). As input data and output data can be written or read in any cycle, synchronized with a system clock, and the delay between data read/write operations is freely settable. Y/C separation and frozen pictures can be realized easily in 4fsc NTSC digital TV or VCR systems. Also, it enables random access in 32-word x 4-bit data block. With this function, picture in picture or a multiplexed picture can be displayed with ease.

Features

- 262,144-word x 4-bit serial access memory
- Organized with dual ports

Serial input x 4-bit
Serial output x 4-bit

High Speed

Read/Write Cycle Time: 45ns/60ns (min)

Access Time: 35ns/40ns (max)

Semi-synchronous Read/Write Cycle

Low Power

Active: 200mW (typ)


Random Access in 32-word x 4-bit blocks


External Refresh Control is unnecessary

Ordering Information


Type No.	Cycle Time	Package	
HM53051P-45	45ns	300 mil 18-pin	
HM53051P-60	60ns	Plastic DIP	

Block Diagram





Pin Arrangement



Pin Description

Pin Name	Function
Din	Data Input
Dout	Data Output
ŌĒ	Output Enable
TAS	Transfer Address Strobe
CLK	System Clock
CGW	Clock Gate (Write)
CGR	Clock Gate (Read)
SAD	Serial Address
SAS	Serial Address Strobe
WE	Write Enable


Functional Description

Serial access memory with I/O separated

Read cycle and write cycle of HM53051 can be operated independently synchronized with a system clock. It realizes time compression or expansion for picture in picture in digital TV, for example.

Write cycle by CGW


Write data are taken in at the falling edge of the system clock $\overline{\text{CLK}}$ when $\overline{\text{CGW}}$ is low. If $\overline{\text{CGW}}$ is high, HM53051 does not enter write cycle (cycle time is defined by system clock cycle time). Time is compressed easily with $\overline{\text{CGW}}$.



● Read Cycle by CGR

Read data is output at the falling edge of the system clock $\overline{\text{CLK}}$ when $\overline{\text{CGR}}$ is low. If $\overline{\text{CGR}}$ is high, HM53051 does not enter read cycle (cycle time is


defined by system clock time). Time is expanded is realized easily with CGR.



Random Access

The HM53051 is also capable of random access by serial address input, SAD. Random access by the unit of 32-word \times 4-bit is performed, when \overline{TAS} is low after read address (AR0 – AR12), write address (AW0 – AW12) and mode setting flags, \overline{RF} (Read

Flag), WF (Write Flag) and MF (Mode Flag) are read into by SAD with synchronous SAS. In order to output data continuously, the address specified by SAD increments automatically.



Mode Programming

Operation mode in HM53051 is programmed by the combination of SAD 5-bit.


MF	WF	RF	AW0	AR0	Mode
0	0	0	×	×	Write/read address asynchronous transfer
0	0	1	×	×	Write address asynchronous transfer
0	1	0	×	×	Read address asynchronous transfer
0	1	1	×	×	-
1	0	0	×	×	Write/read address synchronous transfer
1	0	1	×	×	Write address synchronous transfer
1	1	0	×	×	Read address synchronous transfer
1	1	1	1	1	System reset
1	1	1	0	0	
1	1	1	0	1	Inhibit
1	1	1	1	0	

Note) x means Don't care.

Read/Write Address Asynchronous Transfer Mode


• Read address asynchronous transfer mode

(1) Read address asynchronous transfer mode (1) (CGR: Low)



Note) The data block at read address AR, specified by SAD, is output starting from the 32-nd system clock after the of TAS.

(2) Read address asynchronous transfer mode (2) (CGR: High)




Notes) *1. The data block at read address AR, specified by SAD, is output starting from the 32-nd system clock after the falling of TAS.

*2. If CGR is turned to low after 33-rd clock from the falling edge of TAS, the data at read address AR (D2, D3, D4...) is output with synchronous CLK while CGR is low.


Write address asynchronous transfer mode

(1) Write address asynchronous transfer mode (1) (CGW: Low)



Note) The data block at write address AW, specified by SAD, is taken in starting from the 1-st clock after the falling edge of TAS.


(2) Write address asynchronous transfer mode (2) (CGW; High)



Note) If CGW is turned to low after falling of TAS, the data block at write address AW is taken in with synchronous CLK.


Read/Write Address Synchronous Transfer Mode

• Read address synchronous transfer mode



Note) When TAS turns to low, the data block at read address AR, specified by SAD, is output after the data block at the present read address ARN, and the next address ARN+1 is put out.

Write address synchronous transfer mode



Note) When TAS turns to low, the data block being written is taken into write address AW.


System Reset Mode

System reset mode is the same as read/write address asynchronous transfer mode except that read/write address are reset to 0.

System reset by SAD

Note) System reset mode starts when MF, WF, RF, AWO, and ARO are all high.

System reset by SAS and TAS



Note) System reset mode starts when both SAS and TAS are low at the falling edge of the CLK.


• 1 field delay

Note) Field-delayed data is output, when CGR and CGW turn to high before the system reset at the beginning of every field, and turn to low simultaneously after the 33rd clock from the system reset.


Notes on Using HM53051

- Input/output data of 32 words is not written or read in read/write address asynchronous transfer mode or during system reset. The data is written or read out in blocks of 32-word x 4-bit. Input data of less than 32 words is not written in write address asynchronous transfer mode or during system reset. When asynchronous read address transfer mode or system reset mode is activated, output from the current data block will continue. When output data from the current data block is finished, the next data block is not read out if it has less than 32 words.
- Input data is not read out immediately. The data (32 word x 4-bit) is written into the memory array in the next 32 cycles after it is taken in. The data can be read out only after writing to the memory array is completed. If read address transfer mode is programmed after the 33 word clock from on input data block, new data can be read out. If this mode is programmed before the 33 word clock, new data or old data is output.

(1) Read/write address asynchronous transfer mode




(2) Read/write address synchronous transfer mode




Mode programming

Do not reprogram read address transfer mode before a read operation of the previous read address transfer mode or system reset mode is completed. If it is reprogrammed during a read operation, address becomes invalid, and the device may malfunction. Do not reprogram write address transfer mode or system reset mode before a write operation of the previous write address transfer mode or system reset mode is completed. If it is reprogrammed during a write operation, address become invalid, and the device may malfunction.


(1) Read address asynchronous transfer mode




(2) Read address synchronous transfer mode



(3) Write address asynchronous transfer mode



(4) Write address synchronous transfer mode



- Addresses must be set by read and write address asynchronous transfer or system reset 100μs after power on. Before an address can be set,
- 32 CLK initialization cycles or more are required.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	v
Power Dissipation	P _T	1.0	w
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (under bias)	Tbias	-10 to +85	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	v
Innut Voltage	V _{IH}	2.7		6.5	v
Input Voltage	v_{IL}	-0.5*1	_	0.8	v

Note) *1. -3.0V for pulse width ≤ 10 ns.

DC and Operating Characteristics (Ta = 0 to $\pm 70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Operating Power Supply Current	I _{CC}	Min. cycle, Iout = 0 mA	_	40	60	mA
Input Leakage Current	I _{LI}	$V_{CC} = 5.5 \text{ V}$ $Vin = V_{SS} \text{ to } V_{CC}$	-10	_	10	μΑ
Output Leakage Current	I _{LO}	$\overline{OE} = V_{IH}$ Vout = V_{SS} to V_{CC}	-10	_	10	μΑ
Output Voltage	V _{OL}	I _{OL} = 4.2 mA		_	0.4	V
Output Voltage	V _{OH}	$I_{OH} = -2 \text{ mA},$	2.4	_		V

Capacitance (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	Cin	Vin = 0 V	_	_	5	pF
Output Capacitance	Cout	Vout = 0 V	_	_	7	pF

Note) This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

AC Test Conditions


• Input and output timing reference levels: 1.5 V

Input pulse levels: V_{SS} to 3 V
 Input rise and fall times: 5 ns
 Output Load: 2 TTL + 50 pF

(Including scope and jig)


Parameter	Symbol	HM33	051-45	HM530	051-60	** **
	Symbol	min	max	min	max	Unit
System Clock Cycle Time	t _{CC}	45	300	60	300	ns
CLK Pulse Width	t _{CL}	15	_	15	_	ns
LK Pulse width	^t CH	15	_	15	_	ns
Access Time from CLK	t _{AC}	4607	35	_	40	ns
Output Hold Time	tOH	5	-	8		ns
Output Enable Access Time	tOEA	_	25	_	30	ns
Output Enable to Output in Low Z	tOLZ	5	_	5	_	ns
Output Disable to Output in High Z	^t OHZ	0	20	0	20	ns
CGR Setup Time	tGRS	15		15	_	ns
CGR Hold Time	^t GRH	5	_	5	_	ns
CGW Setup Time	tGWS	15	-	15		ns
CGW Hold Time	^t GWH	5	_	5		ns
Write Command Setup Time	tWCS	15	_	15	_	ns
Write Command Hold Time	twCH	5	_	5	-	ns
Data Input Setup Time	tDS	15	_	15	_	ns
Data Input Hold Time	t _{DH}	5	_	5	_	ns
SAS Cycle Time	t _{SC}	45		60	_	ns
SAS Pulse Width	tSL	15		15	_	ns
SAS Pulse width	t _{SH}	15	_	15	_	ns
Serial Address Setup Time	tSAS	15		15	_	ns
Serial Address Hold Time	tSAH	5	_	5	_	ns
SAS Setup Time during Mode Programming	tSSH	15		15	_	ns
SAS Hold Time during Mode Programming	tSHH	5	_	5		ns
TAS Setup Time	tTS	15	_	15		ns
TAS Hold Time	tTH	5	_	5		ns
SAS Setup Time during System Reset by SAS/TAS	tSSL	15		15		ns
SAS Hold Time during System Reset by SAS/TAS	tSHL	5		5	-	ns

Read/Write Cycle




- Notes) *1. Write Cycle starts when \overline{CGW} is low and \overline{WE} is low. Data are not written when \overline{WE} is high. Time-compression mode is realized by controlling CGW.
 - *2. Read cycle starts when \overline{CGR} is low. Time-expansion mode is realized by controlling \overline{CGR} .

Read Cycle (OE control)




- Notes) *1. t_{OHZ} is defined by the time at which the output achieves the open circuit condition. *2. t_{OLZ} and t_{OHZ} are sampled and not 100% tested.

Mode Selection



Note) SAS operates asynchronously with CLK. When TAS is low at the falling edge of the CLK, the address transfer cycle starts. SAS should be high during the address transfer cycle.

SAS, TAS Reset Mode



Note) The mode which was selected by SAD before SAS and TAS reset, if SAS and TAS are reset, should be changed because SAD is newly taken into by SAS. The mode should be reselected by SAD after SAS and TAS reset.

HM53461 Series

65,536-word x 4-bit Multiport CMOS Video RAM

The HM53461 is a 262, 144-bit multiport memory equipped with a 64k-word x 4-bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved.

Utilizing the Hitachi $2\mu m$ CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

FEATURES

Multiport organization

(RAM; 64k-word x 4-bit and SAM; 256 word x 4-bit)

Double layer polysilicon/polyicide n-well CMOS process

• Single 5V (±10%)

Low power Active RAM; 380mW max.

SAM; 220mW max.

Standby 40mW max.

Access Time
 RAM; 100ns/120ns/150ns

SAM; 40ns/40ns/60ns

Cycle Time Random read or write cycle time (RAM)

190ns/220ns/260ns

Serial read or write cycle time (SAM)

40ns/40ns/60ns

TTL compatible

• 256 refresh cycles 4ms

Refresh function RAS — only refresh


CAS - before - RAS refresh

Hidden refresh

- Fast serial access operation asynchronized with RAM port except data transfer cycle
- Real time read transfer capability
- Write mask mode capability

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM53461P-10	100ns	
HM53461P-12	120ns	400 mil 24-pin
HM53461P-15	150ns	Plastic DIP
HM53461ZP-10	100ns	
HM53461ZP-12	120ns	24-pin Plastic ZIP
HM53461ZP-15	150ns	_




■ PIN ARRANGEMENT

HM53461P Series HM53461ZP Series SC[1 24 Vss I/03 I/04 2 SOE SI/O₁ 2 23 SI/O 3 SI/03 4 5 SI/04 22 SI/O₃ SI/O₂ 3 V_{SS} 6 SC 21 SOE SI/01 8 DT/OE 4 9 SI/02 DT/OE 10 20 I/O₄ 1/0, 5 11 I/01 I/02 12 I/O₂ 6 19 I/O₃ 13 WE RAS 14 18 CAS 15 A6 WE 7 A5 16 17 A4 17 Ao RAS 8 V_{CC} 18 19 A7 A3 20 16 Aı A6 9 21 A2 A1 22 15 A2 As 10 23 A0 CAS 24 E A4 11 14 A₃ (Bottom View) Vcε 12 13 A7 (Top View)

■ PIN DESCRIPTION

Pin Name	Function
A0 - A7	Address Inputs
I/O1 – I/O4	RAM Port Data Input/Output
SI/O1 – SI/O4	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SOE	SAM Port Enable
v_{CC}	Power Supply
V_{SS}	Ground

BLOCK DIAGRAM



MASSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{SS}	1V to +7V
Power supply voltage relative to V _{SS}	0.5V to +7V
Operating temperature, Ta (Ambient)	0°C to +70°C
Storage temperature	55°C to +125°C
Short circuit output current	50mA
Power dissipation	1W

■ RECOMMENDED DC OPERATING CONDITIONS (T_a =0 to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input High voltage	V_{IH}	2.4		6.5	V
Input Low voltage	V_{IL}	-0.5*2	_	0.8	V

Notes: 1. All voltages referenced to V_{SS} . 2. -3.0V for pulse width ≤ 10 ns.

■ DC ELECTRICAL CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)

PAM BORT	Coumbal	SAM	PORT	HM53461	HM53461	HM53461	77-14
RAM PORT	Symbol	Standby	Active	-10	-12	-15	Unit
Operating current \overline{RAS} , \overline{CAS} cycling t_{RC} = min.	I _{CC1}	0	×	70	60	50	mA
	I _{CC7}	×	0	110	100	80	mA
Standby current \overline{RAS} , $\overline{CAS} = V_{IH}$	I _{CC2}	0	×	7	7	7	mA
	I _{CC8}	X	0	40	40	30	m A
RAS only refresh current	I _{CC3}	0	X	60	50	40	m A
$CAS = V_{IH}$, RAS cycling $t_{RC} = min$.	I _{CC9}	×	0	100	90	70	m A
Page mode current $\overline{RAS} = V_{IL}$, \overline{CAS} cycling $t_{PC} = \min$.	I _{CC4}	0	×	50	40	. 35	m A
CAS cycling $t_{PC} = \min$.	I _{CC10}	X	0	90	80	65	m A
CBR refresh current RAS cycling	I _{CC5}	0	X	60	50	40	mA
$t_{RC} = \min.$	I _{CC11}	X	0	100	90	70	mA
Data transfer current	I _{CC6}	0	×	75	65	55	m A
\overline{RAS} , \overline{CAS} cycling t_{RC} = min.	I _{CC12}	×	0	115	105	85	m A

Parameter	Symbol	min.	max.	Unit
Input leakage	I_{LI}	-10	10	μА
Output leakage	ILO	-10	10	μΑ
Output high voltage I_{OH} =-2mA	V _{OH}	2.4	_	V
Output low voltage I_{OL} =4.2mA	VOL	_	0.4	V

■ INPUT/OUTPUT CAPACITANCE

Parameter	Symbol	typ.	max.	Unit
Address	CI1		5	pF
Clocks	C12	_	5	pF
I/O, SI/O	C _{I/O}	_	7	pF

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (T_a =0 to +70°C, V_{CC} =5V±10%, V_{SS} =0V)^{1),10),11)}

Parameter	Symbol	HM53	461-10	HM53	3461-12	HM53	461-15	Unit	Not
	Symbol	min.	max.	min.	max.	min.	max.	Unit	NOT
Random Read or Write Cycle Time	tRC	190	-	220	-	260	_	ns	
Read-Modify-Write Cycle Time	t _{RWC}	260	_	300		355		ns	
Page Mode Cycle Time	t _{PC}	70	-	85	-	105	_	ns	
Access Time from RAS	tRAC	-	100	_	120	_	150	ns	2,
Access Time from CAS	t _{CAC}	_	50		60	-	75	ns	3, 4
Output Buffer Turn Off Delay referenced to CAS	t _{OFF1}	0	25	0	30	0	40	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	6
RAS Precharge Time	t _{RP}	80	-	90	-	100	–	ns	
RAS Pulse Width	tRAS	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	50	10000	60	10000	75	10000	ns	
RAS to CAS Delay Time	t _{RCD}	25	50	25	60	30	75	ns	7
RAS Hold Time	t _{RSH}	50	-	60	_	75	_	ns	
CAS Hold Time	t _{CSH}	100	_	120	_	150	_	ns	
CAS to RAS Precharge Time	tCRP	10	-	10	-	10	-	ns	
Row Address Setup Time	tASR	0	_	0	-	0	_	ns	
Row Address Hold Time	tRAH	15	-	15	_	20	-	ns	
Column Address Setup Time	tASC	0	_	0	_	0	—	ns	1
Column Address Hold Time	[†] CAH	20	_	20	_	25	T -	ns	
Write Command Setup Time	twcs	0	_	0	-	0	 	ns	8
Write Command Hold Time	twch	25	-	25	_	30	-	ns	
Write Command Pulse Width	twp	15	-	20	_	25	_	ns	
Write Command to RAS Lead Time	tRWL	35	_	40	_	45	_	ns	
Write Command to CAS Lead Time	tCWL	35	_	40	-	45	_	ns	
Data-in Setup Time	t _{DS}	0	_	0	_	0	_	ns	9
Data-in Hold Time	t _{DH}	25	_	25	_	30	_	ns	8,
Read Command Setup Time	tRCS	0	_	0	_	0	_	ns	Ť
Read Command Hold Time	tRCH	0	_	0	-	0	<u> </u>	ns	\vdash
Read Command Hold Time referenced to RAS	tRRH	10	_	10	-	10	 	ns	T
Refresh Period	tREF	_	4		4	_	4	ms	
RAS Pulse Width (Read-Modify-Write Cycle)	tRWS	170	10000	200	10000	245	10000	ns	
CAS to WE Delay	tCWD	85	_	100	_	125	_	ns	8
CAS Setup time (CAS-before-RAS refresh)	tCSR	10	<u> </u>	10	_	10	 _ 	ns	
CAS Hold Time (CAS-before-RAS refresh)	t _{CHR}	20	 	25	 _ _	30	 	ns	1
RAS Precharge to CAS Hold Time	tRPC	10	 	10	-	10		ns	+
CAS Precharge Time	t _{CP}	10		15	 _ 	20	 	ns	${\dagger}$
Access Time from OE	 		30		35	_	40	ns	+-
Output Buffer Turn-off Delay referenced to $\overline{\text{OE}}$	tOAC	0	25	0	30	-0	40	ns	\vdash
OE to Data-in Delay Time		25		30	-	40	-	ns	+
OE Hold Time referenced to WE	tonu	10	 _	15	+=-	20		ns	\vdash
Data-in to CAS Delay Time	toen	0	-	0	 	0	-	ns	+
Data-in to OE Delay Time	IDZC	0	-	0	 	0	+=-	ns	+
OE to RAS Delay Time	tozo	35	 _	40	 	45	 	ns	+
	tord tscc	40	+	40	-	60	 - -	ns	+-
Serial Clack Cycle Time		+0	1	70		30			+-
Serial Clock Cycle Time	 		40	_	40		60	ne	1 1
Serial Clock Cycle Time Access Time from SC Access Time from SOE	t _{SCA}	_	40	-	40 30		60 40	ns ns	1

(to be continued)




P	Countral	HM53	461-10	HM53	461-12	HM534	461-15	Unit	Note
Parameter	Symbol	min.	max.	min.	max.	min.	max.	Lint	Note
SC Precharge Width	t _{SCP}	10	-	10	_	10	_	ns	
Serial Data-out Hold Time after SC High	t _{SOH}	10	_	10	_	10	_	ns	
Serial Output Buffer Turn-off Delay from SOE	t _{SEZ}	0	25	0	25	0	30	ns	
Serial Data-in Setup Time	tSIS	0	_	0	-	0	_	ns	
Serial Data-in Hold Time	t _{SIH}	15	-	20	_	25	_	ns	
DT to RAS Setup Time	t _{DTS}	0	_	0	_	0	_	ns	
DT to RAS Hold Time(Read Transfer Cycle)	t _{RDH}	80	T -	90	_	110	-	ns	
DT to RAS Hold Time	t _{DTH}	15	-	15	_	20		ns	
DT to CAS Hold Time	t _{CDH}	20	_	30		45		ns	
Last SC to DT Delay Time	tSDD	5		5	-	10		ns	
First SC to DT Hold Time	t _{SDH}	25	<u> </u>	25	_	30		ns	
DT to RAS Delay Time	tDTR	10	_	10	_	10		ns	
WE to RAS Setup Time	t ws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15	_	15	_	20	_	ms	
I/O to RAS Setup Time	t _{MS}	0	_	0	-	0		ns	
I/O to RAS Hold Time	t _{MH}	15	_	15	-	20	-	ns	
Serial Output Buffer Turn-off Delay from RAS	t _{SRZ}	10	50	10	60	10	75	ns	
SC to RAS Setup Time	tSRS	30	_	40	-	45	_	ns	
RAS to SC Delay Time	t _{SRD}	25	_	30	_	35	_	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	_	60	_	75	_	ns	
Serial Data Input to DT Delay Time	t _{SZD}	0	_	0	_	0	_	ns	
SOE to RAS Setup Time	t _{ES}	0	-	0	_	0	_	ns	
SOE to RAS Hold Time	t _{EH}	15	_	15	_	20	_	ns	
Serial Write Enable Setup Time	tsws	0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	t _{SWH}	35	_	35	_	55	_	ns	
Serial Write Disable Setup Time	tswis	0	-	0	_	0	_	ns	
Serial Write Disable Hold Time	t _{SWIH}	35	_	35	_	55	_	ns	
DT to Sout in Low-Z Delay Time	t _{DLZ}	5	_	10	-	10	-	ns	

Notes)

- 1. AC measurements assume t_T=5ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD} (\max)$.
- 5.t_{OFF}(max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively be t_{CAC} .
- $8.t_{WCS}$ and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycle and to WE leading edge in delayed write or read-modify-write cycles.
- Measured with a load circuit equivalent to 2TTL and 50pF.
- 11. An initial pause of 100 µs is required after power-up. Then execute at least 8 initialization cycles.




- WAVE FORMS
- READ CYCLE




Do not care

• EARLY WRITE CYCLE



Note) *1. When \overline{WE} is "H" level, the all data on the I/O can be written into the cell. When \overline{WE} is "L" level, the data on the I/O are not written except for when I/O is 'high' at the falling edge of \overline{RAS} .


• DELAYED WRITE CYCLE



Note) *1. When WE is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.

When WE is "L" level, the data on I/Os are not written exept for when I/O="H" at the falling edge of RAS.


• READ MODIFY WRITE CYCLE




Note) *1. When \overline{WE} is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.

When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O="H" at the falling edge of \overline{RAS} .

• PAGE MODE READ CYCLE




● PAGE MODE WRITE CYCLE (Early Write)




Note) *1. When \overline{WE} is "H" level, all the data on I/O-I/O4 can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O="H" at the falling edge of \overline{RAS} .

● PAGE MODE WRITE CYCLE (Delayed Write)




Note) *1. When \overline{WE} is "H" level, all the data on I/O-I/O4 can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O="H" at the falling edge of \overline{RAS} .


• RAS-ONLY REFRESH CYCLE




• CAS-BEFORE-RAS REFRESH



• HIDDEN REFRESH CYCLE



• READ TRANSFER CYCLE (1)*1,*2




Note

- *1) In the case that the previous data transfer cycle was read transfer.
- Do not care

- *2) Assume that SOE is "L" level.
- *3) CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.


• READ TRANSFER CYCLE (2)*1,*2



- *1) In the case that the previous data transfer cycle was write transfer or pseudo transfer.
- *2) Assume that SOE is "L" level,
- *3) CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.


Note)

• PSEUDO TRANSFER CYCLE



CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.


• WRITE TRANSFER CYCLE



Note) *1.


CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.

• SERIAL READ CYCLE



Do not care

• SERIAL WRITE CYCLE



Do not care

HM53462 Series

65,536-word x 4 bits Multiport CMOS Video RAM (with Logic operation mode)

The HM53462 is a 262, 144 bit multiport memory equipped with a 64k-word x 4 bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved. RAM port has another new function, logic operation capability. By this function logic operation between memory data and input data can be done in one cycle. Utilizing the Hitachi 2μ m CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

FEATURES

Multiport organization

(RAM; 64k-word x 4 bit and SAM; 256-word x 4 bit)

Double layer polysilicon/polyicide n-well CMOS process

Single 5V (±10%)

Low powr Active RAM; 380 mW max.

SAM; 220 mW max.

Standby 40 mW max.
Access Time RAM: 100ns/120ns/150ns

SAM: 40ns/40ns/60ns

Cycle Time Random read or write cycle time (RAM)

190ns/220ns/260ns

Serial read or write cycle time (SAM)

40ns/40ns/60ns

TTL compatible

256 refresh cycles . . 4ms

Refresh function RAS — only refresh


CAS - before - RAS refresh

Hidden refresh

- Fast serial access operation asynchronized with RAM port except data transfer cycle
- Real time read transfer capability
- Write mask mode capability
- Logic operation capability between Din and Dout
- SAM organization can be changed to 1024 x 1


ORDERING INFORMATION

Type No.	Access Time	Package
HM53462P-10 HM53462P-12 HM53462P-15	100ns 120ns 150ns	400 mil 24 pin Plastic DIP
HM53462ZP-10 HM53462ZP-12 HM53462ZP-15	100ns 120ns 150ns	24 pin Plastic ZIP



PIN ARRANGEMENT

HM53462P Series




HM53462ZP Series

L 04 2 SI/03 4 V _{5S} 6 SI/01 8 DT/0E 10 I/02 12 RAS 14 A5 16 V _{cc} 18 A3 20 A1 22		9 11 13 15 17 19 21	I/03 SOE SI/04 SC SI/01 I/01 WE A6 A4 A7 A2 A0
A1 22 CAS 24		21 23	A2 A0

■ PIN DESCRIPTION

Pin Name	Function
A0 - A7	Address Inputs
I/O1 - I/O4	RAM Port Data Input/Output
SI/O1 – SI/O4	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SOE	SAM Port Enable
V_{CC}	Power Supply
V_{SS}	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS}	1V to +7V
Power supply voltage relative to V_{SS}	0.5V to +7V
Operating temperature, Ta (Ambient)	0°C to +70°C
Storage temperature	-55°C to +125°C
Short circuit output current	50mA
Power dissipation	

■ INPUT/OUTPUT CAPACITANCE

Parameter	Symbol	typ.	max.	Unit
Address	CI,	_	5	pF
Clocks	CI ₂	-	5	pF
I/O, SI/O	C _{I/O}	_	7	pF

RECOMMENDED DC OPERATING CONDITIONS ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min.	typ.	max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	v
Input High voltage	V_{IH}	2.4	-	6.5	v
Input Low voltage	V_{IL}	-0.5*2	_	0.8	V

Notes) 1. All voltages referenced to V_{SS} .

2. -3.0V for pulse width ≤ 10 ns.

DC ELECTRICAL CHARACTERISTICS ($Ta = 0 \text{ to } +70 \text{ }^{\circ}\text{C}$, $V_{CC} = 5 \text{V} \pm 10\%$, $V_{SS} = 0 \text{V}$)

RAM PORT	Symbol	SAM	PORT	HM53462	HM53462	HM53462	Unit
RAM FORT	Symbol	Standby	Active	-10	-12	-15	Omit
Operating current RAS, CAS cycling	I _{CC1}	0	×	70	60	50	m A
$t_{RC} = \min$.	I _{CC7}	×	0	110	100	80	mA.
Standby current \overline{RAS} , $\overline{CAS} = V_{IH}$	I _{CC2}	0	X	7	7	7	mA
Sunday deficie RAS, CAS 7 IH	I _{CC8}	X	0	40	40	30	m A
RAS only refresh current	I _{CC3}	0	X	60	50	40	m A
$\overline{\text{CAS}} = V_{IH}$, $\overline{\text{RAS}}$ cycling $t_{RC} = \min$.	I _{CC9}	X	0	100	90	70	m A
Page mode current $\overline{RAS} = V_{IL}$,	I _{CC4}	0	Х	50	40	35	mA
$\overline{\text{CAS}}$ cycling t_{PC} = min.	I _{CC10}	X	0	90	80	65	m A
CBR refresh current RAS cycling	I _{CC5}	0	X	60	50	40	mA
$t_{RC} = \min$	I _{CC11}	X	0	100	90	70	mA
Data transfer current	I _{CC6}	0	×	75	65	55	m A
\overline{RAS} , \overline{CAS} cycling t_{RC} = min.	I _{CC12}	×	0	115	105	85	m A

Parameter	Symbol	min.	max.	Unit
Input leakage	I_{LI}	-10	10	μA
Output leakage	ILO	-10	10	μΑ
Output high voltage $I_{OH} = -2 \text{ mA}$	V _{OH}	2.4	-	v
Output low voltage I_{OL} = 4.2 mA	V _{OL}	_	0.4	v

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS ($Ta = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}^{1}$), 10), 11)

Parameter	Symbol	HM:	53462		3462		3462 5	Unit	Note
		min.	max.	min.	max.	min.	max.		
Random Read or Write Cycle Time	†RC	190	-	220	_	260	-	ns	
Read-Modify-Write Cycle Time	†RWC	260	_	300	-	355	-	ns	
Page Mode Cycle Time	t _{PC}	70	-	85	-	105	-	ns	
Access Time from RAS	tRAC	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	†CAC	-	50	_	60	_	75	ns	3, 4
Output Buffer Turn Off Delay referenced to CAS	t _{OFF1}	0	25	0	30	0	40	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	6
RAS Precharge Time	tRP	80	_	90	_	100	-	ns	
RAS Pulse Width	tRAS	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	†CAS	50	10000	60	10000	75	10000	ns	
RAS to CAS Delay Time	†RCD	25	50	25	60	30	75	ns	7
RAS Hold Time	†RSH	50	-	60		75	_	ns	
CAS Hold Time	^t CSH	100	_	120	_	150	-	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	-	10		ns	1
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	†RAH	15	_	15	_	20	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	†CAH	20		20	_	25	_	ns	-
Write Command Setup Time	twcs	0		0	-	0	_	ns	8
Write Command Hold Time	tWCH	25	<u> </u>	25	 	30	_	ns	<u> </u>
Write Command Pulse Width	twp	15	 	20		25	_	ns	
Write Command to RAS Lead Time	tRWL	35		40	_	45		ns	
Write Command to CAS Lead Time	tCWL	35	 	40		45		ns	
Data-in Setup Time	t _{DS}	0		0	 	0		ns	9
Data-in Hold Time		25		25	 	30	 	ns	8, 9
Read Command Setup Time	tp.cs	0		0	 	0	-	ns	0, /
Read Command Hold Time	†RCS	0		0	-	0	 	ns	<u> </u>
Read Command Hold Time referenced to RAS	tRCH tRRH	10	_	10		10	-	ns	
Refresh Period	tREF	 	4	_	4		4	ms	
RAS Pulse Width (Read-Modify-Write Cycle)	tRWS	170	10000	200	10000	245	10000	ns	
CAS to WE Delay	†CWD	85	-	100	 -	125	_	ns	8
CAS Setup Time (CAS – before – RAS refresh)	t _{CSR}	10	-	10	-	10	_	ns	
CAS Hold Time (CAS – before – RAS refresh)	^t CHR	20	-	25	-	30	-	ns	
RAS Precharge to CAS Hold Time	†RPC	10	_	10		10	_	ns	
CAS Precharge Time	†CP	10	_	15	_	20	_	ns	
Access Time from OE	tOAC	T -	30	_	35	_	40	ns	
Output Buffer Turn-off Delay referenced to OE	tOFF2	0	25	0	30	0	40	ns	
OE to Data-in Delay Time	tODD	25	-	30	-	40	_	ns	
OE Hold Time referenced to WE	^t OEH	10	-	15	-	20	_	ns	
Data-in to CAS Delay Time	†DZC	0	 	0	† – – –	0	T -	ns	
Data-in to OE Delay Time	†DZO	0	-	0	 -	0	-	ns	
OE to RAS Delay Time	tORD	35	†	40	-	45	T -	ns	

(to be continued)




		HM5	3462	HM5	3462	HM5	3462		
Parameter	Symbol			-1		-		Unit	Note
		min.	max.	min.	max.	min.	max.		
Serial Clock Cycle Time	†SCC	40	-	40	_	60	-	ns	
Access Time from SC	†SCA	_	40	Ī -	40	-	60	ns	10
Access Time from SOE	†SEA	-	25	_	30	_	40	ns	10
SC Pulse Width	†SC	10	_	10	_	10	-	ns	
SC Precharge Width	†SCP	10	_	10	_	10	-	ns	
Serial Data-out Hold Time after SC High	^t SOH	10	_	10	_	10	-	ns	
Serial Output Buffer Turn-off Delay from SOE	tSEZ	0	25	0	25	0	30	ns	
Serial Data-in Setup Time	†SIS	0	-	0	_	0	-	ns	
Serial Data-in Hold Time	tSIH	15	_	20	-	25	-	ns	
DT to RAS Setup Time	†DTS	0	-	0	-	0	_	ns	
DT to RAS Hold Time (Read Transfer Cycle)	[†] R DH	80	-	90	-	110	-	ns	
DT to RAS Hold Time	†DTH	15	_	15	_	20	-	ns	
DT to CAS Hold Time	†CDH	20	-	30	-	45	-	ns	
Last SC to DT Delay Time	†SDD	5	-	5	_	10	-	ns	
First SC to DT Hold Time	^t SDH	25	-	25	_	30	-	ns	
DT to RAS Delay Time	t _{DTR}	10	-	10	_	10	_	ns	
WE to RAS Setup Time	t ws	0	_	0	_	0	-	ns	
WE to RAS Hold Time	tWH	15	-	15	_	20	-	ns	
I/O to RAS Setup Time	t _{MS}	0	-	0	-	0	Ī -	ns	
I/O to RAS Hold Time	^t MH	15	_	15	_	20	_	ns	
Serial Output Buffer Turn off Delay from RAS	tSRZ	10	50	10	60	10	75	ns	
SC to RAS Setup Time	tSRS	30	_	40	_	45	-	ns	
RAS to SC Delay Time	†SR D	25	-	30	-	35	-	ns	
Serial Data Input Delay Time from RAS	†SID	50	-	60	_	75	-	ns	
Serial Data Input to DT Delay Time	tSZD	0	-	0	_	0	_	ns	
SOE to RAS Setup Time	tES	0	T -	0	_	0	_	ns	
SOE to RAS Hold Time	†EH	15	-	15	_	20	-	ns	
Serial Write Enable Setup Time	tsws	0	_	0	_	0		ns	
Serial Write Enable Hold Time	tSWH	35	-	35	_	55	-	ns	
Serial Write Disable Setup Time	†SWIS	0	-	0	-	0	_	ns	
Serial Write Disable Hold Time	†SWIH	35	T -	35	-	55	-	ns	
DT to Sout in Low-Z Delay Time	tDLZ	5	-	10	-	10	-	ns	

Notes)

- 1. AC measurements assume $t_T = 5 \text{ ns}$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively be t_{CAC} .
- 8. t_{WCS} and t_{CWD} are not restrictive operating para-


- meters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycle and to WE leading edge in delayed write or read-modify-write cycles,
- Measured with a load circuit equivalent to 2TTL and 50 pF.
- 11. After power-up, pause for more than 100 µs and execute at least 8 initialization cycles. Then execute at least one logic reset cycle including write mask reset (on the falling edge of RAS, WE = "Low" and I/O1 I/O = "High"), and execute one or more transport cycle for initiation of SAM port.

- WAVE FORMS
- READ CYCLE



• EARLY WRITE CYCLE


Do not care



Note) *1. When \overline{WE} is "H" level, the all data on the I/O can be written into the cell. When \overline{WE} is "L" level, the data on the I/O are not written except for when I/O is "H" level at the falling edge of \overline{RAS} .




DELAYED WRITE CYCLE



Note) *1. When WE is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.

When WE is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of RAS.


• READ MODIFY WRITE CYCLE




Note) *1. When WE is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.

When WE is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of RAS.

• PAGE MODE READ CYCLE




• PAGE MODE WRITE CYCLE (Early Write)



Note) *1. When WE is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.


When WE is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of RAS.

PAGE MODE WRITE CYCLE (Delayed Write)




Note) *1. When \(\frac{\overline{WE}}{\overline{WE}} \) is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.
\(\frac{\overline{When WE}}{\overline{WE}} \) is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of RAS.


• RAS-ONLY REFRESH CYCLE




• CAS-BEFORE-RAS REFRESH CYCLE



• HIDDEN REFRESH CYCLE



• READ TRANSFER CYCLE (1)*1,*2



NOTE *1) In the case that the previous data transfer cycle was read transfer.

Do not care


Do not care

Inhibit rising transient

*2) Assume that SOE is "Low".

*3) CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.

• READ TRANSFER CYCLE (2)*1,*2




NOTE *1) In the case that the previous data transfer cycle was read transfer.

*2) Assume that SOE is "Low"


*3) CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.

• PSEUDO TRANSFER CYCLE




*1) CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

• WRITE TRANSFER CYCLE




*1) CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

• SERIAL READ CYCLE



Do not care

• SERIAL WRITE CYCLE



Do not care

■ ELECTRICAL AC CHARACTERISTICS (Logic operation mode)

Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		Unit
r at affice ter		min.	max.	min.	max.	min.	max.	Onit
Write cycle time	tFRC	230	-	265	_	310	-	ns
RAS pulse width in write cycle	t _{RFS}	140	10000	165	10000	200	10000	ns
CAS pulse width in write cycle	tCFS	80	10000	95	10000	105	10000	ns
CAS hold time in write cycle	t _{FCSH}	140	_	165	_	200	_	ns
RAS hold time in write cycle	t _{FRSH}	80	_	95	_	105	_	ns
Page mode cycle time (Write cycle)	t _{FPC}	100	-	120	_	135	_	ns
CAS hold time (Logic operation set/reset cycle)	t _{FCHR}	90	_	100	_	120	_	ns
$\overline{\text{CAS}}$ hold time from $\overline{\text{RAS}}$ precharge (x4 \rightarrow x1 set cycle)	^t PSCH	10	_	10	_	10	-	ns

■ LOGIC CODE (FC0 - 3 are AX0 - AX3 in Logic Operation Set Cycle)


				0 1			
FC3	FC2	FC1	FC0	LOGIC			
				Symbol	Write Data		
0	0	0	0	0	Zero		
0	0	0	1	AND1	Di · M i		
0	0	1	0	AND2	<u>Di</u> ∙Mi		
0	0	1	1	X4 →X1	-		
0	1	0	0	AND3	Di · Mi		
0	1	0	1	THROUGH	Di		
0	1	1	0	EOR	Di · Mi + Di · Mi		
0	1	1	1	OR1	Di + M i		
1	0	0	0	NOR	Di · Mi		
1	0	0	1	ENOR	Di·Mi+ Di·Mi		
1	0	1	0	INV1	Di		
1	0	1	1	OR2	Di + Mi		
1	1	0	0	INV2	Mi		
1	1	0	1	OR3	Di + Mi		
1	1	1	0	NAND	$\overline{\text{Di}} + \overline{\text{Mi}}$		
1	1	1	1	1	ONE		

- SAM organization changes to 1024 x 1
- Logic operation mode reset

Di : External Data-in


: The data of the memory cell

LOGIC OPERATION SET/RESET CYCLE (With CAS before RAS refresh)




*1) Logic code A0-A3 (A4-A7: don't care)
*2) Write mask data

LOGIC OPERATION MODE




Note) *1. When \overline{WE} is 'high', the all data on the I/O can be written into the cell. Do not care When WE is 'low', the data on the I/O are not written except for when I/O is 'high' at the falling edge of RAS.

 t_{DTH}



Do not care NOTE 1) When $\overline{\text{WE}}$ is "H" level, all the data on I/01-4 can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of \overline{RAS} .


PAGE MODE WRITE CYCLE (Delayed Write)



Note) *1. When \overline{WE} is 'high', the all data on the I/O can be written into the cell. When \overline{WE} is 'low', the data on the I/O are not written except for when I/O is 'high' at the falling edge of \overline{RAS} .

Do not care

PAGE MODE WRITE CYCLE (Early Write)



Note) *1. When \overline{WE} is 'high', the all data on the I/O can be written into the cell. When \overline{WE} is 'low', the data on the I/O are not written except for when I/O is 'high' at the falling edge of \overline{RAS} .

Do not care

DESCRIPTION

1. LOGIC OPERATION MODE

HM53462 has an internal logic operation unit which makes a process of graphics simple. The logic is determined in "Logic operation set/reset cycle", and the operation is executed in every write cycle succeeding to the logic operation set/reset cycle. In this mode the internal read-modify-write operation is executed and the cell data is converted into the new data given by the logic operation between Din and the old cell data.

2. LOGIC OPERATION SET/RESET CYCLE

A logic operation set/reset cycle is performed by bringing \overline{CAS} and \overline{WE} low when \overline{RAS} falls (Fig. 1). The logic code and the bits to be masked are datermined respectively by Ax0-3 state and I/01-4 state at the falling edge of \overline{RAS} . Furthermore, in this cycle \overline{CAS} – before – \overline{RAS} refresh operation is executed, too. In the case of executing the conventional \overline{CAS} – before – \overline{RAS} refresh operation, \overline{WE} must be high when \overline{RAS} falls.

2.1. Logic code

The logic code is shown in Table 1. When power

is turned on, at least one logic reset cycle including write mask reset is required to initialize logic code. If the logic code is (Ax3, Ax2, Ax1, Ax0) = (0, 0, 1, 1), the SAM organization is changed converter (Fig. 2). In the case that the SAM organization is changed to $1,024 \times 1$, one data transfer cycle is needed to initialie the SAM selector.

Once the SAM organization is changed to 1024 x 1, this code is maintained unless power is turned off.

2.2. Write mask

HM53462 has two kinds of mask registers (register 1, 2). The register 1 is set by bringing WE low at the falling edge of RAS during the write cycle, and the mask data is available only in this cycle. The register 2 is set by level of I/O in the logic operation set/reset cycle, and the mask data is available until the next logic operation set/reset cycle. If the register 1 is set during the current logic operation mode, the mask data of the register 1 is preferred (that of the register 2 is ignored) and the logic becomes "THROUGH" only in this cycle (Fig. 3).




Fig. 1 LOGIC OPERATION SET/RESET CYCLE

Table 1. LOGIC CODE (FC0 - FC3 are AX0 - AX3 in Logic Operation Set Cycle)


				·	
FC3	FC2	FC1	FC0	l l	LOGIC
rcs	FCZ	FCI	rcu	Symbol	Write Data
0	0	0	0	0	Zero
0	0	0	1	AND1	Di · Mi
0	0	1	0	AND2	Di ∙Mi
0	0	1	1	X4 →X1	-
0	1	0	0	AND3	Di [,] Mi
0	1	0	1	THROUGH	Di
0	1	1	0	EOR	Di · Mi + Di · Mi
0	1	1	1	OR1	Di + Mi
1	0	0	0	NOR	Di · Mi
1	0	0	1	ENOR	Di · Mi + Di · Mi
1	0	1	0	INV1	Di
1	0	1	1	OR2	Di + Mi
1	1	0	0	INV2	M i
1	1	0	1	OR3	Di + Mi
1	1	1	0	NAND	Di + Mi
1	1	1	1	1	ONE

- SAM organization changes to 1024 x 1
- Logic operation mode reset


Di : External Data-in

Mi : The data of the memory cell

Fig. 2 THE SHIFT WAY OF SAM DATA



1) By 4 mode (SAM organization: 256 × 4)



2) By 1 mode (SAM organization: 1024 x 1)




Fig. 3 EXAMPLE OF LOGIC OPERATION MODE

	Logic operation set/reset cycle	Write cycle	Write cycle	Write cycle	Write cycle
RAS	\				<u> </u>
AS -	*L"	"H"	"H"	"H"	"H"
Ē _	"L"	"H"	"L"	"H"	"Н"
′O1 —		"0"Write	Masked	"1" Write	"0"Write
02 -		Masked	"1" Write	Masked	Masked
03 -		Masked	"0"Write	Masked	Masked
04 -		"1"Write	Masked	"0"Write	"1" Write
Logic		AND1	THROUGH	AND1	AND1
	Mask reg.2 is set I O 2,3 .Masked Assume that the logic is set to "AND1".		Mask reg.1 is set, and valid only in this cycle I O1,4:Masked		

HM538122 Series — Preliminary

131072-Word × 8-Bit Multiport CMOS Video RAM

The HM538122 is a 1-Mbit multiport video RAM equipped with a 128-kword x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function.

It also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

Features

· Multiport organization

Asynchronous and simultaneous operation of RAM and SAM capability

RAM: 128-kword x 8-bit and SAM: 256-word x 8-bit

Access time RAM: 100 ns/120 ns/150 ns max

SAM: 30 ns/ 40 ns/ 50 ns max

 Cycle time RAM: 190 ns/220 ns/260 ns min SAM: 30 ns/ 40 ns/ 60 ns min

Low power

Active RAM: 385 mW max

SAM: 275 mW max

Standby 40 mW max

· High-speed page mode capability

· Logic operation mode capability

2 types of mask write mode capability

Bidirectional data transfer cycle between RAM and SAM capability

· Real time read transfer capability

• 3 variations of refresh (8 ms/512 cycles)

RAS-only refresh

CAS-before-RAS refresh

Hidden refresh

TTL compatible

Ordering Information

Type No.	Access Time	Package
HM538122JP-10	100 ns	400-mil
HM538122JP-12	120 ns	40-pin
HM538122JP-15	150 ns	Plastic SOJ (CP-40D)

Pin Arrangement

sc 🛭	1	40 V _{ss} 1
SI/00 [2	39 31/07
SI/01 [3	38 2 51/06
SI/02 [4	37 SI/O5
SI/03 [5	36 3 SI/O4
ŌŤ∕ŌĒ [6	35 J SE
1/00 [7	34 🕽 1/07
1/01 [8	33 🕽 1/06
1/02 🛚	9	32 🛭 1/05
1/03 [10	31 🕽 1/04
V _{cc} 1 [11	30 J V _{ss} 2
WE C	12	29 J NC
NC [13	28 🛘 NC
RAS [14	27 D CAS
NC [15	26 NC
A8 [16	25 A0
A6 [17	24 A1
A5 🖸	18	23 A2
A4 [19	22 A3
V _{cc} 2[20	21 A7
	(Гор View)


Pin Description

Pin Name	Function
A0-A8	Address inputs
I/O-I/O7	RAM port data inputs/
	outputs
SI/O0-	SAM port data inputs/
SI/O7	outputs
RAS	Row adress strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output
	enable
SC	Serial clock
SE	SAM port enable
Vcc	Power supply
Vss	Ground
NC	No connection

This document contains information on a new product. Specifications and information contained herein are subject to change without notice.



Block Diagram



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the

falling edge of $\overline{\text{RAS}}$. The input level of those signals determine the operation cycle of the HM538122.

Table 1. Operation Cycles of the HM538122

Ir	put Level at the Fal	— Operation Cycle		
CAS	DT/OE	WE	SE	Operation Cycle
Н	Н	Н	×	RAM read/write
Н	Н	L	×	Mask write
Н	L	Н	×	Read transfer
Н	L	L	H	Pseudo transfer
Н	L	L	L	Write transfer
L	×	Н	×	CBR refresh
L	×	L	×	Logic operation set/reset

Note: x; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address is determined by A0-A8 level at the falling edge of RAS. Column address is determined by A0-A7 level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538122 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS.

When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O7 (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0–SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

Operation of HM538122

Operation of RAM Port

RAM Read Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data is output through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle.

Address access time (tAA) and \overline{RAS} to column address delay time (tRAD) specifications are added to enable high-speed page mode.

RAM Write Cycle

(Early Write, Delayed Write, Read-Modify-Write)
(DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When CAS and WE are set low after RAS is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written, WE should be high at the falling edge of RAS to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling edge. I/O does not become high impedance in this cycle, so data should be entered with OE high.

If WE is set low after town (min) and tawn (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting OE high.

Mask Write Mode (WE low at the falling edge of RAS)

If WE is set low at the falling edge of RAS, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of RAS. Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the RAS cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle

(DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page



mode cycle by 70–80%. This product is based on static column mode, therefore address access time (tAA), \overline{RAS} to column address delay time (tRAD), and access time from \overline{CAS} precharge (tACP) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within tRAS max (10 μ s).

Transfer Operation

The HM538122 provides the transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

They have following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Read transfer cycle:

RAM → SAM

(b) Write transfer cycle:

RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle: SI/O output

Pseudo transfer cycle,

write transfer cycle:

SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Read Transfer Cycle (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by driving DT/OE low and WE high at the falling edge of RAS. The row address data (256 x 8 bit) determined by this cycle is transferred synchronously at the rising edge of DT/OE. After the rising edge of DT/OE, the new address data outputs from SAM start address determined by column address.

This cycle can access SAM serially even during transfer (real time read transfer). In this case, the timing tspd (min) is specified between the last SAM access before transfer and $\overline{DT/OE}$ rising edge, and tspH(min) between the first SAM access and $\overline{DT/OE}$ rising edge (see figure 1).




Figure 1. Real Time Read Transfer

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data outputs after traz(min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT/OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of RAS. The output buffer in SI/O becomes high impedance within tsnz (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than tsnp (min) to avoid data contention. SAM access becomes enabled after tsnp (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsno (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If \overline{SE} is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.



Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't input into data resister. Internal pointer is incremented according to the SC rising edge, so \overline{SE} high can mask data for SAM.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because CAS internal circuits don't operate. To distinguish this cycle from data transfer cycle, $\overline{DT/OE}$ should be high at the falling edge of \overline{RAS} .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS-only refresh cycles because CAS circuits don't operate. To distinguish this cycle from logic operation set/reset cycle, WE should be high at the falling edge of RAS.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector),

organized as fully static circuitry, don't require refresh.

Logic Operation Mode

The HM538122 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read modify write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle

(CAS and WE Low at the falling edge of RAS)

In logic operation set/reset cycle, the following operations are performed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CAS-before RAS refresh.

Figure 2 shows the timing for logic operation set/ reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of RAS respectively. When write cycle is performed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one RAS cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

 Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0–A3 levels at the falling edge of \overline{RAS} . (A4–A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0,1,0,1) resets the logic operation mode. When write cycle is performed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of \overline{RAS} in logic operation set/reset cycle when mask data is not used.

(2) Mask data programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is

masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset

Table 2. Logic Code

				gic Code	Lo	
Notes	Write Data	Symbol	A 0	A1	A2	A3
	0	Zero	0	0	0	0
	Di∙Mi	AND1	1	0	0	0
Logic operation mode set	Di∙Mi	AND2	0	1	0	0
	Mi		1	1	0	0
	Di∙Mi	AND3	0	0	1	0
Logic operation mode reset	Di	THROUGH	1	0	1	0
	Di·Mi+Di·Mi	EOR	0	1	1	0
	Di+Mi	OR1	1	1	1	0
	Di∙Mi	NOR	0	0	0	1
	Di·Mi+Di·Mi	ENOR	1	0	0	1
Logic operation mode set	Di	INV1	0	1	0	1
	Di +Mi	OR2	1	1	0	1
	$\overline{\mathbf{M}}$ i	INV2	0	0	1	1
	Di+Mi	OR3	1	0	1	1
	Di+Mi	NAND	0	1	1	1
	1	One	1	1	1	1

Notes: Di; External data-in

Mi; The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function

Also, temporary mask data is programmed by falling WE at the falling edge of RAS in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions

are useful when RAM port is devided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed Internally.

- (1) Reading memory data in given address into internal bus.
- (2) Performing operation between input data and
- memory data
- (3) Writing the result of (2) into address given by (1)




Figure 4. Sequence of Raster Operation

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be

executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.

Absolute Maximum Ratings

Symbol	Rating	Unit
VT	-1.0 to $+7.0$	V
Vcc	-0.5 to +7.0	V
Рт	1.0	W
Topr	0 to +70	°C
Tstg	-55 to +125	°C
	VT Vcc PT Topr	VT -1.0 to +7.0 Vcc -0.5 to +7.0 Pr 1.0 Topr 0 to +70

Note: *1. Relative to Vss.

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage *1	Vcc	4.5	5.0	5.5	V	
Input high voltage *1	Vін	2.4		6.5	V	
Input low voltage *1	Vп	-0.5* ²		0.8	V	

Notes: *1. All voltages referenced to Vss.

*2. -3.0 V for pulse width $\leq 10 \text{ ns}$.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

T	0 1 1		38122	HM53			38122	TT *.	Test	Conditions
Item	Symbol	Min	10 Max	-1 Min	Max	Min	Max	Unit	RAM port	SAM port
Operating current	Iccı		70		60		50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Icc7		120	-	100	_	80	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cycling tscc = Min
Standby curre	ent Icc2		7		7		7	mA	RAS, CAS = VIH	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Iccs		50		40	_	30	mA		$\overline{SE} = V_{IL}$, SC cycling tscc = Min
RAS-only refresh currer	Icc3	_	60	_	50	_	40	mA	\overline{RAS} cycling $\overline{CAS} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Icc9		110		90		70	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cycling tscc = Min
Page mode current	Icc4	_	65	_	55		45	mA	\overline{CAS} cycling $\overline{RAS} = V_{IL}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Icc10	_	115		95		75	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cycling tscc = Min
CAS-before- RAS refresh	Iccs		60	_	50		40	mA	\overline{RAS} cycling trc = Min	$SC = V_{IL}, \overline{SE} = V_{IH}$
current	Icc11		110		90		70	mA		$\overline{SE} = V_{IL}$, SC cycling tscc = Min
Data transfer	Icc6		90	_	90		90	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
current	Icc12		125		125	_	125	mA	trc = Min	SE = VIL, SC cycling tscc = Min
Input leakage	ILı	-10	10	-10	10	-10	10	μА		
Output leakag	де Іго	-10	10	-10	10	-10	10	μА		
Output high voltage	Vон	2.4	_	2.4		2.4		V	Іон =	–2 mA
Output low voltage	Vol		0.4	_	0.4	_	0.4	V	Ior =	4.2 mA


Capacitance (Ta = 25°C, Vcc =5V, f = 1 MHz, Bias: Clock, I/O = Vcc, address = Vss)

Item	Symbol	Min	Тур	Max	Unit
Address	Cn			5	pF
Clock	C12			5	pF
I/O, SI/O	Ci⁄o			7	pF

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V $\pm 10\%$, Vss = 0 V)*1,*11

Test Conditions

Input rise and fall time: 5 ns
Output load: See Figures
Input timing reference levels: 0.8 V, 2.4 V
Output timing reference levels: 0.4 V, 2.4 V



Note: *1. Including scope & jig.

Common Parameter

Symbol	HM538122-10		HM538122-12		HM538122-15 Unit			Note
_	Min	Max	Min	Max	Min	Max	-	
trc	190		220		260		ns	
trp	80		90		100		ns	
tras	100	10000	120	10000	150	10000	ns	
tcas	30	10000	35	10000	40	10000	ns	
tasr	0		0		0		ns	
trah	15		15		20		ns	
tasc	0		0		0		ns	
t CAH	20		20		25		ns	
trcd	25	70	25	85	30	110	ns	*5,*6
trsh	30		35		40		ns	
tcsh	100		120		150		ns	
tcrp	10		10		10		ns	***************************************
tr	3	50	3	50	3	50	ns	*8
tref		8		8		8	ms	
tots	0		0		0		ns	
toth	15		15		20		ns	
tdzo	0		0		0		ns	
tdzc	0		0		0		ns	
	IRC IRP IRAS ICAS IASR IRAH IASC ICAH IRCD IRSH ICSH ICTP IT IREF IDTS IDTH	Min trc 190 trp 80 tras 100 tcas 30 tasr 0 trah 15 tasc 0 tcah 20 trcd 25 trsh 30 tcsh 100 tcrp 10 tr 3 tref — tdth 15 tdth 15 tdth 0 tdth 15 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 15 tdth 0 tdth 0 tdth 15 tdth 0	Min Max trc 190 — trp 80 — tras 100 10000 tcas 30 10000 tasr 0 — trah 15 — trch 20 — trch 30 — tcsh 100 — tcrp 10 — tr 3 50 tref — 8 tds 0 — tdd 15 — tdd	Min Max Min trc 190 — 220 trp 80 — 90 tras 100 10000 120 tcas 30 10000 35 tasr 0 — 0 trank 15 — 15 tasc 0 — 0 tcah 20 — 20 trcd 25 70 25 trsh 30 — 35 tcsh 100 — 120 tcrp 10 — 10 tr 3 50 3 tref — 8 — tots 0 — 0 tots 0 — 0 tots 0 — 0 tots 0 — 0 tots 0 — 0	Min Max Min Max trc 190 — 220 — trp 80 — 90 — tras 100 10000 120 10000 tcas 30 10000 35 10000 tasr 0 — 0 — trah 15 — 15 — tasc 0 — 0 — tasc 0 — 0 — tasc 0 — 0 — trah 15 — 0 — trah 20 — 20 — trah 20 — 20 — trah 30 — 35 — tcsh 100 — 120 — tcsh 100 — 10 — tcsh 10 — 10 — tcsh	Min Max Min Max Min trc 190 — 220 — 260 trp 80 — 90 — 100 tras 100 10000 120 10000 150 tcas 30 10000 35 10000 40 tasr 0 — 0 — 0 trah 15 — 15 — 20 tasc 0 — 0 — 0 — 0 tcah 20 — 20 — 25 10 — 25 30 10 — 25 30 10 — 10 — 25 30 10 — 10 — 10 — 150 — 150 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10	Min Max Min Max Min Max trc 190 — 220 — 260 — trp 80 — 90 — 100 — tras 100 10000 120 10000 150 10000 tcas 30 10000 35 10000 40 10000 tas 0 — 0 — 0 — trah 15 — 15 — 20 — tasc 0 — 0 — 0 — tasc 0 — 20 — 25 — trah 30 — 35 — 40 —	Min Max Min Max Min Max trc 190 — 220 — 260 — ns trp 80 — 90 — 100 — ns tras 100 10000 120 10000 150 10000 ns tcas 30 10000 35 10000 40 10000 ns tas 0 — 0 — 0 — ns trah 15 — 15 — 20 — ns tasc 0 — 0 — 0 — ns tasc 0 — 0 — 0 — ns tasc 0 — 0 — 0 — ns tasc 0 — 0 — ns 110 ns tasc 0 — 10 —<

Read Cycle (RAM), Page Mode Read Cycle

Item	Symbol	HM53	8122-10	HM53	38122-12	HM53	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max	-	
Access time from RAS	TRAC		100		120	-	150	ns	*2, *3
Access time from CAS	tCAC		30		35		40	ns	*3, *5
Access time from OE	toac		30		35		40	ns	+3
Address access time	taa		45		55		70	ns	*3, *6
Output buffer turn off delay	toff1	0	25	0	30	0	40	ns	•7
referenced to CAS									
Output buffer turn off delay	topp2	0	25	0	30	0	40	ns	•7
referenced to \overline{OE}									
Read command setup time	trcs	0		0		0		ns	
Read command hold time	trch	0		0		0		ns	*12
Read command hold time	trrh	10		10		10		ns	*12
referenced to RAS									
RAS to column address	İRAD	20	55	20	65	25	80	ns	*5, *6
delay time									
Page mode cycle time	t PC	55		65		80		ns	
CAS precharge time	tcp	10		15		20		ns	
Access time from CAS precharge	tacp .		- 50		60		75	ns	,

Write Cycle (RAM), Page Mode Write Cycle

Item	Symbol	HM53	8122-10	HM53	38122-12	HM53	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0		0		ns	•9
Write command hold time	twch	25		25		30		ns	
Write command pulse width	twp	15		20		25		ns	
Write command to RAS lead time	trwL	30		35		40		ns	
Write command to CAS lead time	tcwl	30		35		40		ns	
Data-in setup time	tos	0	-	0		0		ns	*10
Data-in hold time	tон	25		25		30		ns	*10
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	tmh	15		15		20		ns	
OE hold time referenced to WE	toeh	10		15		20		ns	
Page mode cycle time	tPC	55		65		80		ns	
CAS precharge time	tcp	10		15		20		ns	

Read-Modify-Write Cycle

Item	Symbol	HM5	38122-10	HM5	38122-12	HM5	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Read modify write cycle time	trwc	255		295		350		ns	
RAS pulse width	trws	165	10000	195	10000	240	10000	ns	
CAS to WE delay	tcwd	65		75		90		ns	*9
Column address to WE delay	tawd	80		95		120		ns	+9
OE to data-in delay time	todd	25		30		40		ns	
Access time from RAS	tac		100		120		150	ns	*2,*3
Access time from CAS	t CAC		30		35		40	ns	*3,*5
Access time from OE	toac		30		35		40	ns	+3
Address access time	taa		45		55		70	ns	*3,*6
RAS to column address delay	trad	20	55	20	65	25	80	ns	*5,*6
Output buffer turn-off delay referenced to OE	toff2	0	25	0	30	0	40	ns	
Read command setup time	trcs	0		0		0		ns	
Write command to RAS lead time	trwL	30		35		40		ns	
Write command to CAS lead time	tcwl	30		35		40		ns	
Write command pulse width	twp	15		20		25		ns	
Data-in setup time	tos	0		0		0		ns	*10
Data-in hold time	tDH	25		25		30		ns	*10
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	tmh	15		15		20		ns	
OE hold time referenced to WE	toeh	10		15		20		ns	

Refresh Cycle

Item	Symbol	HM53	88122-10	HM5	38122-12	HM53	8122-15	Unit	Note
		Min	Max	Min	Max	Min	Max	-	
CAS setup time	tcsr	10		10		10		ns	
(CAS-before-RAS refresh)									
CAS hold time	tchr	20		25		30		ns	
(CAS-before-RAS refresh)									
RAS precharge to CAS hold time	trpc	10		10		10		ns	

Transfer Cycle

Item	Symbol	HM53	8122-10	HM53	38122-12	HM53	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twH	15		15		20		ns	
SE to RAS setup time	tes	0		0		0	_	ns	
SE to RAS hold time	TEH	15		15		20		ns	
RAS to SC delay time	tsrd	25		30		35		ns	
SC to RAS setup time	trs	30	_	40		45		ns	
DT hold time from RAS	trdh	80		90	-	110		ns	
DT hold time from CAS	t CDH	20		30		45		ns	
Last SC to DT delay time	tsdd	5		5		10		ns	
First SC to DT hold time	tsdh	TBD		TBD		TBD		ns	
DT to RAS lead time	totl	50		50	-	50		ns	
DT hold time referenced to	tothih	20	-	25		30		ns	
RAS high									
DT precharge time	t DTP	30		35		40		ns	
Serial data input delay time	tsiD	50	_	60		75	_	ns	
from RAS									
Serial data input to RAS	tszr		10		10		10	ns	-
delay time									
Serial output buffer turn-off	tsrz	10	50	10	60	10	75	ns	*7
delay from RAS									
RAS to Sout (Low-Z) delay time	trlz	5		10		10		ns	
Serial clock cycle time	tscc	30		40		60		ns	
Access time from SC	tsca	_	30	_	40		50	ns	*4
Serial data out hold time	tsон	7		7		7		ns	*4
SC pulse width	tsc	10		10		10		ns	
SC precharge width	tscp	10		10		10		ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	tsiH	15		20		25		ns	

Serial Read Cycle

Item	Symbol HM538122-1		8122-10	HM5	38122-12	HM53	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30	-	40		60		ns	
Access time from SC	tsca		30		40		50	ns	*4
Access time from SE	tsea		25		30		40	ns	•4
Serial data-out hold time	tsoH	7		7		7		ns	*4
SC pulse width	tsc	10	_	10		10		ns	
SC precharge width	tscp	10	_	10		10		ns	
Serial output buffer turn-off delay from SE	tsez	0	25	0	25	0	30	ns	*7



Serial Write Cycle

Item	Symbol	HM53	8122-10	HM5	38122-12	HM53	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30		40		60		ns	
SC pulse width	tsc	10		10	_	10		ns	
SC precharge width	tscp	10		10		10		ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	tsih	15		20	_	25		ns	
Serial write enable setup time	tsws	0		0		0		ns	
Serial write enable hold time	tswn	30	_	35		50		ns	
Serial write disable setup time	tswis	0	-	0		0		ns	
Serial write disable hold time	tswih	30		35		50		ns	

Logic Operation Mode

Item	Symbol	HM5	38122-10	HM5	38122-12	HM5	38122-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS hold time	trchr	90		100		120		ns	
(logic operation set/reset cycle))								
RAS pulse width in write cycle	tres	140	10000	165	10000	200	10000	ns	
CAS pulse width in write cycle	tcrs	60		70		80		ns	
CAS hold time in write cycle	tFCSH	140		165		200		ns	
RAS hold time in write cycle	tfrsh	60		70		80		ns	
Write cycle time	tfrc	230		265		310		ns	
Page mode cycle time	tfPC	85		100		120		ns	
(write cycle)									


Notes:

- *1. AC measurements assume tT = 5 ns.
- *2. Assume that $tRCD \le tRCD \pmod{max}$ and $tRAD \le tRAD \pmod{max}$.
 - If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- *4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- *5. When tRCD ≥ tRCD (max) and tRAD ≤ tRAD (max), access time is specified by tCAC.
- *6. When tRCD ≤ tRCD (max) and tRAD ≥ tRAD (max), access time is specified by tAA.
 *7. toFF (max) is defined as the time at which the output achieves the open circuit condition (VOH 200 mV, VOL + 200 mV).
- *8. VIII (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIII and VIL.
- *9. When twcs≥twcs (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.


 When tAWD ≥ tAWD (min) and tCWD ≥ tCWD (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.
- *10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- *11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- *12. If either tRCH or tRRH is satisfied, operation is guaranteed.



Timing Waveforms Read Cycle




Early Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Read Cycle




Page Mode Write Cycle (Early Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



Hidden Refresh Cycle



Read Transfer Cycle (1) *1,*2




Notes: *1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

*2. SE is in low level. (When SE is high, SI/O becomes high impedance.)

*3. CAS and SAM start address don't need to be specified every cycle if SAM start address is not changed.

Read Transfer Cycle (2) *1.*2




Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

*2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)


*3. CAS and SAM start address don't need to be specified every cycle if SAM start address is not changed.

Pseudo Transfer Cycle



Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


Write Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.



Serial Read Cycle




Serial Write Cycle



Notes: 1. When \overline{SE} is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

2. Address 0 is accessed next to address 255.

Logic Operation Set/Reset Cycle




Notes: 1. Logic code A0-A3

2. Write mask data


Logic Operation Mode Timing Waveforms

Early Write Cycle




Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)



Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Early Write)



Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

HM538123 Series — Preliminary

131072-Word × 8-Bit Multiport CMOS Video RAM

The HM538123 is a 1-Mbit multiport video RAM equipped with a 128-kword x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. In addition, it has two new functions. Flash write clears the data of one row in one cycle in RAM. Special read transfer internally detects that the last address in SAM is read and transfers the next data of one row automatically from RAM if a transfer cycle has previously been executed. These functions make it easier to use the HM538123.

Feautures

· Multiport organization

Asynchronous and simultaneous operation of RAM and SAM capability

RAM: 128-kword x 8-bit and SAM: 256-word x 8-bit

Access time RAM: 100 ns/120 ns/150 ns max

SAM: 30 ns/ 40 ns/ 50 ns max

Cycle time RAM: 190 ns/220 ns/260 ns min

SAM: 30 ns/ 40 ns/ 60 ns min

· Low power

Active RAM: 385 mW max

SAM: 275 mW max

Standby 40 mW max

· High-speed page mode capability

· Mask write mode capability

- · Bidirectional data transfer cycle between RAM and SAM capability
- · Special read transfer cycle capability
- Flash write cycle capability
- · 3 variations of refresh (8 ms/512 cycles)

RAS-only refresh

CAS-before-RAS refresh

Hidden refresh

· TTL compatible

Ordering Information

· ·		
 Type No.	Access Time	Package
HM538123JP-10	100 ns	400-mil
HM538123JP-12	120 ns	40-pin
HM538123JP-15	150 ns	Plastic SOJ (CP-40D)

This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

Pin Arrangement


scd		40 D Vss1
SI/00 [2	39 SI/07
SI/01 [3	38 D SI/06
SI/02 [4	37 SI/05
SI/03 [5	36 J SI/O4
DT/OE d	6	35 D SE
1/00 ₫	7	34 7 1/07
1/01 [8	33 1/06
1/02 [9	32 1/05
1/03 [10	31 1/04
V _{cc} 1 C	11	30 V ₈₈ 2
WEd	12	29 DSF
NC C	13	28 D NC
RAS C	14	27 D CAS
NC C	15	26 D QSF
A8 C	16	25 A0
A6 C	17	24 D A1
A5 C	18	23 A2
A4 C	19	22 A3
V _{cc} 2 D	20	21 D A7
1		
	(Top Vie	:w)

Pin Description

	•
Pin Name	Function
A0-A8	Address inputs
I/O0-I/O7	RAM port data inputs/
	outputs
SI/O0-	SAM port data inputs/
SI/07	outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output
	enable
SC	Serial clock
SE	SAM port enable
DSF	Special function input
	flag
QSF	Data register empty
	flag
Vcc	Power supply
Vss	Ground
NC	No connection



Block Diagram



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge

of RAS. The input level of those signals determine the operation cycle of the HM538123.

Table 1. Operation Cycles of the HM538123

			•	•	
	Input Level a	t the Falling	—— Operation Cycle		
CAS	DT/OE	WE	SE	DSF	Operation Cycle
Н	Н	Н	×	L	RAM read/write
Н	Н	Н	×	Н	Color register set
Н	Н	L	×	L	Mask write
Н	Н	L	×	Н	Flash write
Н	L	Н	×	L	Special read initialization
Н	L	Н	×	Н	Special read transfer
Н	L	L	Н	×	Pseudo transfer
Н	L	L	L	×	Write transfer
L	×	×	×	×	CBR refresh

Note: x: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address is determined by A0-A8 level at the falling edge of RAS. Column address is determined by A0-A7 level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data

register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538123 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the

falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O7 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write and flash write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a special read transfer cycle or special read initialization cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special data input flag pin. It is set to high when new functions such as color register set, special read transfer, and flash write, are used.

QSF (output pin): The HM538123 has a double buffer organization which includes two SAM data registers to relax the restriction on timings of DT/OE and SC in real time transfer cycle. QSF flag turns high when output from one of SAM data registers finished (data register

empty flag). If the condition is detected and special read transfer cycle is executed, data is transferred to the empty register. SC (serial clock) and data transfer cycle can be set asynchronously because detection of the last address in SAM and change of data register are executed automatically in the chip. It makes the system design flexible.

Operation of HM538123

Operation of RAM Port

RAM Read Cycle (DT/OE high, CAS high, DSF low at the falling edge of RAS)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data is output through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (tAA) and RAS to column address delay time (tRAD) specifications are added to enable high-speed page mode.

RAM Write Cycle

(Early Write, Delayed Write, Read Modify Write)
(DT/OE high, CAS high, DSF low at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are set low after driving $\overline{\text{RAS}}$ low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, $\overline{\text{WE}}$ should be high at the falling edge of $\overline{\text{RAS}}$ to distinguish normal mode from mask write mode.

If $\overline{\text{WE}}$ is set low before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the $\overline{\text{CAS}}$ falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delalyed write cycle. Data is input at the \overline{WE} falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after tcwp (min) and tawp (min) after the \overline{CAS} falling edge, this cycle becomes a read modify write cycle and enables read/write to execute in the



same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

Mask Write Mode
 (WE low at the falling edge of RAS)

If $\overline{\text{WE}}$ is set low at the falling edge of $\overline{\text{RAS}}$, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of $\overline{\text{RAS}}$. Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the $\overline{\text{RAS}}$ cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT/OE}$ high, \overline{CAS} high, DSF low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (tAA), RAS to column address delay time (tRAD), and access time from CAS precharge (tACP) are added. In one RAS cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within tRAS max (10 μs).

Flash Write Function (See figure, 1)

 Color Register Set Cycle (CAS-DT/OE-WE high, DSF high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it preserves the data until reset. The data set is just as same as in the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and early write and delayed write cycle can be executed. In this cycle, memory array access is not executed, so it is unnecessary to give row and column addresses.

 Flash Write Cycle (CAS·DT/OE high, WE low, DSF high at the falling edge of RAS)

In a flash write cycle, a row of data (256 x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also possible to mask I/O in this cycle. When $\overline{CAS} \cdot \overline{DT}/\overline{OE}$ is set high, \overline{WE} is low, and DSF is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address and mask data is to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is preserved. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time.




Figure 1. Use of Flash Write

Transfer Operation

The HM538123 provides the special read initialization cycle, special read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{\text{DT/OE}}$ low at the falling edge of $\overline{\text{RAS}}$. They have following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Special read initialization cycle,Special read transfer cycle: RAM → SAM
 - (b) Write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O) Special read initialization cycle: SI/O output Pseudo transfer cycle,

write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Special Read Initialization Cycle (CAS high, DT/OE low, WE high, DSF low at the falling edge of RAS)

If CAS is high, $\overline{DT/OE}$ is low, \overline{WE} high, and DSF low at the falling edge of \overline{RAS} , this cycle becomes a special read initialization cycle. Special read initialization is used (1) to start special read transfer operation and (2) to switch SAM input/output pin (SI/O) set in input state

by pseudo transfer cycle or write transfer cycle, to output state.

If the clock is set as mentioned before, address of SAM transfer word line is set to row address and first SAM address to access (SAM start address) to column address, it becomes possible to execute SAM read after tsno (min) after \overline{RAS} is high. In this cycle, SI/O outputs uncertain data after the \overline{RAS} falling edge. So when SAM is in input state before executing this cycle, it is necessary to stop input before the \overline{RAS} falling edge.

SAM access is inhibited while \overline{RAS} is low in this cycle. SC should not be raised during \overline{RAS} low.

Special Read Transfer Cycle (CAS high, DT/OE low, WE high, DSF high at the falling edge of RAS)

Ordinary multiport video RAM has some problems; (1) severe limitation on timings between processor clock $\overline{\text{DT/OE}}$ and CRT clock SC, (2) complicated external control circuit to detect SAM last address externally and to insert transfer cycle synchronously. Special read transfer cycle makes it possible to relax the timing limitations and to set serial clock (SC) and transfer cycle perfectly synchronously.

Figure 2 shows the block diagram for a special read transfer. SAM double buffers are composed of two data registers (DR). When data is read out from DR0 serially, special read transfer cycle transfers a row of RAM data, which will be read from SAM next, to DR1.

The end of data read from DR0 is detected internally and data register switching circuit automatically switches to DR1 output. So data can be output continuously.




Figure 2. Block Diagram for Special Read Transfer



Figure 3 shows special read transfer operation sequence. QSF flag indicates that reading out from data resister has finished (data register empty flag), and special read transfer can be executed while QSF is high. At first, special read operation starts by executing an special read initialization cycle. So QSF becomes high, the processor gives row address and SAM start address, which is needed next, to the memory, and inserts a special read transfer cycle. Data register

becomes full after a special read transfer cycle, so QSF becomes low during the cycle. When the last SAM address is accessed, QSF becomes high and the data register, which outputs from the next SAM address, changes, and serial access can be executed.

By executing these handshakes, serial clock and transfer cycle can be executed perfectly asynchronously, and flexibility of the system design is improved.




Figure 3. Special Read Transfer Operation Sequence

Special read transfer cycle is set by making CAS high, DT/OE low, WE high, and DSF high at the falling edge of RAS (same as for special read initialization cycle except DSF). Like in other transfer cycles, the address of the word line to transfer into data register is specified by row address and SAM start is specified by column address. When the last SAM address data is output, the next data is output from the SAM start address specified by this RAS cycle. This transfer cycle can be executed asynchronously with SAM cycle. However, it is necessary to execute SAM access after RAS becomes high after SAM start address is specified by RAS cycle. (See figure. 4.)

QSF should be high at the falling edge of RAS to execute a special read transfer cycle. A cycle whose QSF is low is neglected (refresh is executed). When the previous transfer cycle is a pseudo transfer or write transfer cycle and SI/O is in input state, special read

transfer cycle cannot be used (neglected). Special read initialization cycle is required to switch SI/O to output state.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within tsnz (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than tsnb (min) to avoid data contention. SAM access becomes enabled after tsnb (min) after \overline{RAS} becomes high, like in the special read initialization cycle. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.




Figure 4. The Restriction of Special Read Transfer

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsno (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is special read initialization cycle or special read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O.When

the last address is accessed at the state of QSF low (data register is full), it is signaled to external circuits that special read transfer is enabled by making QSF high. Next, after SAM access, output data register is switched, then the row address data given by previous special read transfer cycle is output from the SAM start address. If special read transfer isn't performed (QSF high), the column address 0 of the same row address is accessed after the last address is accessed.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so SE high can be used to mask data for SAM.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than

that of normal read/write cycles because \overline{CAS} internal circuits don't operate. To distinguish this cycle from data transfer cycle, $\overline{DT/OE}$ should be high at the falling edge of \overline{RAS} .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS-only refresh cycles because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when $\overline{DT/OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage *1	VT	-1.0 to +7.0	V
Power supply voltage *1	Vcc	-0.5 to +7.0	V
Power dissipation	PT	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note: *1. Relative to Vss.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage *1	Vcc	4.5	5.0	5.5	V
Input high voltage *1	VIH	2.4	_	6.5	V
Input low voltage *1	VıL	-0.5*2	******	0.8	V

Notes: *1. All voltages referenced to Vss.

*2. -3.0 V for pulse width $\leq 10 \text{ ns}$.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Team	Comples I		4538123 10		538123 12		538123 5	Unit	Test C	Conditions
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	RAM port	SAM port
Operating current	Iccı		70		60		50	mA	RAS, CAS cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Icc7		120		100	_	80	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cyclin tscc = Min
Standby curre	ent Icc2	_	7		7		7	mA	RAS, CAS = VIH	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Iccs		50	_	40	_	30	mA		$\overline{SE} = V_{IL}$, SC cyclin tscc = Min
RAS-only refresh currer	Icc3 nt		60		50		40	mA	$\frac{\overline{RAS}}{\overline{CAS}}$ cycling	$SC = VIL, \overline{SE} = VIH$
	Iccs		110		90		70	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cyclin tscc = Min
Page mode	Icc4		65	_	55		45	mA	$\frac{\overline{CAS}}{\overline{RAS}} = V_{IL}$	$SC = V_{IL}, \overline{SE} = V_{II}$
	Icc10		115		95		75	mA	trc = Min	SE = VIL, SC cyclir tscc = Min
CAS-before- RAS refresh	Iccs		60		50		40	mA	RAS cycling trc = Min	$SC = V_{IL}, \overline{SE} = V_{IH}$
current	Iccii		110	_	90	_	70	mA		$\overline{SE} = V_{IL}$, SC cyclin tscc = Min
Data transfer	Iccs		90	•	90	_	90	mA	RAS, CAS cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
current	Icc12		125		125		125	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cyclin tscc = Min
Input leakage current	: ILI	-10	10	-10	10	-10	10	μА		
Output leakas current	де Іго	-10	10	-10	10	-10	10	μА		
Output high voltage	Vон	2.4		2.4		2.4		V	Іон = −2	m A
Output low voltage	Vol		0.4		0.4		0.4	V	IoL = 4.2	mA

Capacitance (Ta = 25°C, Vcc = 5 V, f = 1 MHz, Bias: Clock, I/O = Vcc, address = Vss)


Item	Symbol	Min	Тур	Max	Unit
Address	Cn		_	5	pF
Clock	C12			5	pF
I/O, SI/O	Ciyo			7	pF

AC Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$, $Vcc = 5 \text{ V} \pm 10\%$, Vss = 0 V) *1,*11

Test Conditions

Input rise and fall time: 5 ns

Output load: See figures Input timing reference levels: 0.8 V, 2.4 V Output timing reference levels: 0.4 V, 2.4 V



Note: *1. Including scope & jig.

Common Parameter

Item	Symbol	HM5	38123-10	HM5	38123-12	HM5	38123-15	Unit	Note
		Min	Max	Min	Max	Min	Max	-	
Random read or write cycle ti	me trc	190		220		260		ns	
RAS precharge time	trp	80		90		100		ns	
RAS pulse width	tras	100	10000	120	10000	150	10000	ns	
CAS pulse width	tcas	30	10000	35	10000	40	10000	ns	
Row address setup time	tasr	0		0		0		ns	
Row address hold time	trah	15		15		20		ns	
Column address setup time	tasc	0		0	_	0		ns	
Column address hold time	tcah	20		20		25		ns	
RAS to CAS delay time	trcd	25	70	25	85	30	110	ns	*5,
RAS hold time	trsh	30		35		40		ns	
CAS hold time	tcsh	100		120		150		ns	
CAS to RAS precharge time	tcrp	10		10		10		ns	
Transition time (rise to fall)	tr	3	50	3	50	3	50	ns	*:
Refresh period	tref		8		8		8	ms	
DT to RAS setup time	tots	0		0		0	_	ns	
DT to RAS hold time	toth	15		15		20		ns	
DSF to RAS setup time	tsfs	0		0		0		ns	
DSF to RAS hold time	tsfh	25		25		30		ns	
Data-in to OE delay time	tdzo	0		0		0		ns	
Data-in to CAS delay time	tozc	0		0		0		ns	

Read Cycle (RAM), Page Mode Read Cycle

Item	Symbol	HM53	8123-10	HM53	8123-12	HM53	8123-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Access time from RAS	trac		100		120		150	ns	*2, *3
Access time from CAS	tcac	_	30	_	35		40	ns	*3, *5
Access time from OE	toac		30	_	35		40	ns	+3
Address access time	taa		45	******	55		70	ns	*3, *6
Output buffer turn off delay	toff1	0	25	0	30	0	40	ns	•7
referenced to CAS									
Output buffer turn off delay	toff2	0	25	0	30	0	40	ns	*7
referenced to OE									
Read command setup time	trcs	0	_	0		0		ns	
Read command hold time	trch	0	_	0		0		ns	*12
Read command hold time	trrh	10		10		10		ns	*12
referenced to RAS									
RAS to column address	trad	20	55	20	65	25	80	ns	*5, *6
delay time									
Page mode cycle time	tPC	55		65	_	80		ns	
CAS precharge time	tcp	10		15		20		ns	
Access time from CAS precharge	tacp		50		60		75	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Item	Symbol	HM53	8123-10	HM53	8123-12	HM53	8123-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0		0		ns	*9
Write command hold time	twcH	25		25		30	_	ns	
Write command pulse width	twp	15		20		25	_	ns	
Write command to RAS lead time	trwl	30		35		40	****	ns	
Write command to CAS lead time	tcwl	30		35		40	_	ns	
Data-in setup time	tos	0		0		0		ns	*1
Data-in hold time	tdh	25		25		30		ns	*1
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twH	15		15		20		ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	t MH	15		15	-	20		ns	
OE hold time referenced to WE	toeh	10		15		20		ns	
Page mode cycle time	tPC	55		65		80		ns	
CAS precharge time	tcp	10		15		20		ns	

Read-Modify-Write Cycle

Item	Symbol	HM5	38123-10	HM5	38123-12	HM5	38123-15	Unit	Note
		Min	Max	Min	Max	Min	Max	-	
Read-modify-write cycle time	trwc	255		295		350	_	ns	
RAS pulse width	trws	165	10000	195	10000	240	10000	ns	
CAS to WE delay	tcwd	65		75		90		ns	•9
Column address to WE delay	tawd	80		95		120		ns	*9
OE to data-in delay time	todd	25		30		40		ns	
Access time from RAS	trac		100		120		150	ns	*2,*3
Access time from CAS	tcac		30		35		40	ns	*3,*5
Access time from OE	toac		30		35		40	ns	*3
Address access time	taa		45		55		70	ns	*3,*6
RAS to column address delay	trad	20	55	20	65	25	80	ns	*5,*6
Output buffer turn-off delay referenced to OE	toff2	0	25	0	30	0	40	ns	
Read command setup time	trcs	0		0		0		ns	
Write command to RAS lead time	trwl	30		35		40		ns	
Write command to CAS lead time	tcwl	30		35		40		ns	
Write command pulse width	twp	15		20		25		ns	
Data-in setup time	tos	0		0	-	0		ns	*10
Data-in hold time	tон	25		25		30		ns	*10
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	tm _H	15		15		20		ns	
OE hold time referenced to WE	toe H	10		15		20		ns	

Refresh Cycle

Item	Symbol	HM538123-10		HM53	8123-12	HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max	_	
CAS setup time	tcsr	10		10	-	10		ns	
(CAS-before-RAS refresh)									
CAS hold time	tchr	20	`	25		30		ns	
(CAS-before-RAS refresh)									
RAS precharge to CAS hold time	trpc	10		10		10		ns	

Transfer Cycle

Item	Symbol	HM53	8123-10	HM5	38123-12	HM53	38123-15	Unit	Note
	•	Min	Max	Min	Max	Min	Max		
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
SE to RAS setup time	tes	0		0		0		ns	
SE to RAS hold time	teh	15		15		20		ns	
RAS to SC delay time	tsrd	25		30		35		ns	
SC to RAS setup time	tsrs	30		40		45	_	ns	
RAS to QSF delay time	trqd		100	_	120	_	150	ns	*4
RAS to QSF (high) delay time	trqh		TBD	_	TBD	_	TBD	ns	
Serial data input delay time	tsiD	50		60		75	_	ns	
from RAS									
Serial data input to RAS	tszr	_	10	_	10	_	10	ns	
delay time									
Serial output buffer turn-off	tsrz	10	50	10	60	10	75	ns	*7
delay from RAS									
RAS to Sout (Low-Z) delay tir	ne trlz	5		10		10		ns	
Serial clock cycle time	tscc	30	_	40		60		ns	
Access time from SC	tsca		30		40	_	50	ns	*4
Serial data out hold time	tsoh	7		7	_	7		ns	*4
SC pulse width	tsc	10		10		10		ns	
SC precharge width	tscp	10		10		10	_	ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	tsih	15		20		25		ns	

Serial Read Cycle

Item	Symbol	HM53	8123-10	HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30		40		60	_	ns	
Access time from SC	t SCA		30		40		50	ns	*4
Access time from SE	tsea		25		30		40	ns	*4
Serial data-out hold time	tsoh	7		7		7		ns	*4
SC pulse width	tsc	10	_	10		10		ns	
SC precharge width	tscp	10		10		10		ns	
Serial output buffer turn-off	tsez	0	25	0	25	0	30	ns	*7
delay from SE									
Last SC to QSF delay time	tsqp	-	TBD		TBD	_	TBD	ns	*4

Serial Write Cycle

Item	Symbol	HM53	8123-10	HM5	38123-12	HM53	38123-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30		40	_	60		ns	
SC pulse width	tsc	10		10		10		ns	
SC precharge width	tscp	10		10		10		ns	
Serial data-in setup time	tsis	0		0		0	-	ns	
Serial data-in hold time	tsih	15		20		25		ns	
Serial write enable setup time	tsws	0		0	*****	0		ns	
Serial wite enable hold time	tswh	30		35		50		ns	
Serial write disable setup time	tswis	0		0	_	0		ns	
Serial write disable hold time	tswih	30		35		50		ns	

Flash Write Cycle

Item	Symbol	HM53	HM538123-10		HM538123-12		HM538123-15		Note
		Min	Max	Min	Max	Min	Max		
Flash write cycle time	trcfw	230		265		310		ns	
RAS pulse width	trcsfw	140		165		200		ns	
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
CAS high level hold time	tchhr	20		25		30		ns	
referenced to RAS									
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	tmih	15		15		20		ns	


Notes: *1. AC measurements assume $t_T = 5$ ns.

- *2. Assume that tRCD ≤ tRCD (max) and tRAD ≤ tRAD (max).
 - If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- *4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- *5. When tRCD ≥ tRCD (max) and tRAD ≤ tRAD (max), access time is specified by tCAC.
- *6. When tRCD ≤ tRCD (max) and tRAD ≥ tRAD (max), access time is specified by tAA.
- *7. toff (max) is defined as the time at which the output achieves the open circuit condition (VoH 200 mV, VoL + 200 mV).
- *8. VIII (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIII and VIL.
- *9. When twcs ≥ twcs (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.


 When tAWD ≥ tAWD (min) and tCWD ≥ tCWD (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data out pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OP
- *10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- *11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- *12. If either tRCH or tRRH is satisfied, operation is guaranteed.

Timing Waveforms

Read Cycle




Early Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Read Cycle




Page Mode Write Cycle (Early Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



Hidden Refresh Cycle




Special Read Initialization Cycle (1)*1,*2



Notes: *1. When the previous data transfer cycle is a special read transfer cycle or special read initialization cycle, it is specified as special read initialization cycle (1).

- *2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
- *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


Special Read Initialization Cycle (2) *1,*2



Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is specified as special read initialization cycle (2).

- *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance state.)
- *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Special Read Transfer Cycle *1, *2




Notes: *1. When QSF is low level at the falling edge of RAS, the special read transfer cycle is not performed.

*2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)


*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Pseudo Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Write Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Serial Read Cycle



Serial Write Cycle *1,*2




Notes: *1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

*2. Address 0 is accessed next to address 255.


493

Serial Read Cycle (Around Address 255 in SAM)




Note: *1. Address (i) is the SAM start address provided in the previous special read transfer cycle. When special read transfer cycle isn't executed (QSF remains in high level), address 0 is accessed next to address 255.

Color Register Set Cycle (Early Write)




Note: *1. The level of address pin is don't care, but cannot be changed in this period.





Note: *1. The level of address pin is don't care, but cannot be changed in this period.

Flash Write Cycle



HM534251 Series — Preliminary

262144-Word × 4-Bit Multiport CMOS Video RAM

The HM534251 is a 1-Mbit multiport video RAM equipped with a 256-kword x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

FEATURES

Multiport Organization	
Asynchronous and Si	multaneous Operation of RAM
and SAM Capability	
RAM	
SAM	
Access Time	RAM: 100/100/120/150ns (max.)
	SAM: 30/40/40/50ns (max.)
	RAM: 190/190/220/260ns (min.)

SAM: 30/40/40/60ns (min.)


 Low Power Active . . SAM: 358mW (max.) Standby 40mW (max.)

- High Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle Between RAM and SAM Capability
- Real Time Read Transfer Capability
- 3 Variations of Refresh (8ms/512 Cycles) RAS-Only Refresh CAS-Before-RAS Refresh
- Hidden Refresh TTL Compatible

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM534251JP-10 HM534251JP-11 HM534251JP-12 HM534251JP-15	100ns 100ns 120ns 150ns	400-mil 28-pin Plastic SOJ (CP-28D)
HM534251ZP-10 HM534251ZP-11 HM534251ZP-12 HM534251ZP-15	100ns 100ns 120ns 150ns	400-mil 28-pin Plastic ZIP (ZP-28)

This document contains information on a new product. Specifications and information contained herein are subject to change without notice.




Din Arrangement

Pin Arrangemer	116
HM	1534251JP Series
SCd	
SI/00 z	2 27 5 SI/O3
SI/01 d	3 26 51/02
DT/OE	
1/00	
1/01	
WEd	
NC	
RAS	
A8c	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
A6d	
A50	
A4t	
Vcc	
	(Top View)
HM	M534251ZP Series
1/02 2	2 1 NC
	3 1/03
SI/03 6	5 SI/O2
SC 8	7 Vss
SI/01 10	9 SI/O0 11 DT/OE
1/00 12	13 1/01
WE 14	4 15 NC
RAS 16	6 17 A8
A6 18	8 19 A5
A4 20	0 21 Vac
A7 22	23 43
A2 24	4 25 A1
A0 20	6 27 NC
CAS 2	8
1	(Bottom View)

Pin Description

•	
Pin Name	Function
A0-A8	Address inputs
I/O0–I/O3	RAM port data inputs/
	outputs
SI/O0-	SAM port data inputs/
SI/O3	outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output
	enable
SC	Serial clock
SE	SAM port enable
Vcc	Power supply
Vss	Ground
NC	No connection

Block Diagram



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM534251.

Table 1. Operation Cycles of the HM534251

]	input level at the fal	Operation Cycle		
CAS	DT/OE	WE	SE	Operation Cycle
Н	Н	Н	×	RAM read/write
Н	Н	L	×	Mask write
Н	L	Н	×	Read transfer
Н	L	L	Н	Pseudo transfer
Н	L	L	L	Write transfer
L	×	×	×	CBR refresh

Note: x; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address is determined by A0-A8 level at the falling edge of RAS. Column address is determined by A0-A8 level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534251 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data

is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O3 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0–SI/O3 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

Operation of HM534251

Operation of RAM Port RAM Read Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data is output through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (taa) and BAS to column address delay time (trad) specifications are added to enable high-speed page mode.

RAM Write Cycle

(Early Write, Delayed Write, Read-Modify-Write)
(DT/OE high, CAS high at the falling edge of RAS)

Normal Mode Write Cycle
 (WE high at the falling edge of RAS)

When CAS and WE are set low after RAS is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written, WE should be high at the falling edge of RAS to distinguish normal mode from mask write mode.

If $\overline{\text{WE}}$ is set low before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the $\overline{\text{CAS}}$ falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling edge. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If WE is set low after tcwo (min) and tawo (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting OE high.

 Mask Write Mode (WE low at the falling edge of RAS)

If WE is set low at the falling edge of RAS, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of RAS. Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the RAS cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle

(DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time



(taa), RAS to column address delay time (trap), and (4) Determine first SAM address to access (SAM start access time from CAS precharge (tace) are added. In one RAS cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within tras max (10 µs).

Transfer Operation

The HM534251 provides the read transfer cycle. pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving DT/OE low at the falling edge of RAS.

They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer

(a) Read transfer cycle: RAM → SAM

(b) Write transfer cycle: RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O) Read transfer cycle: SI/O output

Pseudo transfer cycle,

write transfer cycle: SI/O input

address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Read Transfer Cycle (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by setting DT/OE low and WE high at the falling edge of RAS. The row address data (512x4 bit) determined by this cycle is transferred synchronously at the rising edge of DT/ OE. After the rising edge of DT/OE, the new address data outputs from SAM start address determined by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing tspd (min) is specified between the last SAM access before transfer and DT/OE rising edge, and tsph(min) between the first SAM access and DT/OE rising edge (see figure 1).




Figure 1. Real Time Read Transfer

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data outputs after tRLZ (min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT/OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of RAS. The output buffer in SI/O becomes high impedance within tsnz (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than tsnp (min) to avoid data contention. SAM access becomes enabled after tsnp (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsrp (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If \overline{SE} is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.



Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't input into data resister. Internal pointer is incremented according to the SC rising edge, so SE high can mask data for SAM.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because CAS internal circuits don't operate. To distinguish this cycle from data transfer cycle, DT/OE should be high at the falling edge of RAS.

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS-only refresh cycles because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage *1	VT	-1.0 to +7.0	V
Power supply voltage *1	Vcc	-0.5 to +7.0	V
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note: *1. Relative to Vss.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

			•			
Item	Symbol	Min	Тур	Max	Unit	
Supply voltage *1	Vcc	4.5	5.0	5.5	V	
Input high voltage *1	VIH	2.4		6.5	V	
Input low voltage *1	VıL	-0.5*2	-	0.8	V	

Notes: *1. All voltages referenced to Vss.

*2. -3.0 V for pulse width $\leq 10 \text{ ns}$.



\blacksquare DC CHARACTERISTICS ($T_a=0$ to $70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

Item	Symbol	Test Conditions			HM534251-10		HM534251-11		HM534251-12		HM534251-15		Notes
nem	Symbol	RAM Port	SAM Port	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Umi	Notes
Operating	I _{CC1}	RAS, CAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$	_	70	_	70	_	60	_	55	mA	1, 2
Current	I _{CC7}	t _{RC} = Min.	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	120	_	120	-	100	_	85	mA	1, 2
Standby	I _{CC2}	\overline{RAS} , $\overline{CAS} = V_{IH}$	$\overline{SE} = V_{IH}, SC = V_{IL}$		7	_	7	_	7	_	7	mA	1
Current	I _{CC8}	KAS, CAS - VIH	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.		65	_	55		55	_	40	mA	,
RAS-Only Refresh	I _{CC3}	RAS Cycling CAS = V _{IH}	$\overline{SE} = V_{IH}, SC = V_{IL}$		70	_	70	-	60	_	55	mA	2
Current	I _{CC9}	$t_{RC} = M_{IR}$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	-	120	-	120	_	100	-	85	mA	
Page Mode	I _{CC4}	CAS Cycling RAS = V _{II}	$\overline{SE} = V_{IH}, SC = V_{IL}$		80	_	80	_	70	_	60	mA	1, 3
Current	I _{CC10}	$t_{RC} = M_{IR}$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.		130	_	130	_	110		90	mA	1, 3
CAS-Before- RAS Refresh	I _{CC5}	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$	_	60	-	60	-	50	_	40	mA	
Current	I _{CCII}	$t_{RC} = Min.$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	110	_	110	-	90	_	70	mA	
Data Transfer	I _{CC6}	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$		95		95	_	90		85	mA	2
Current	I _{CC12}	Cycling t _{RC} = Min	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = M_{IR}$.	_	135	_	135	_	125	_	115	mA	
Input Leakage Current	I _{LI}			-10	10	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}			-10	10	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}		I _{OH} = -2mA		_	2 4	_	2.4		2 4	_	v	
Output Low Voltage	v _{ol}		$I_{OL} = 4.2 \text{mA}$	_	0.4	_	0.4		0.4	_	0.4	v	

NOTES:

- 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance (Ta = 25°C, Vcc = 5 V, f = 1MHz, Bias: Clock, I/O = Vcc, address = Vss)

Item	Symbol	Min	Тур	Max	Unit
Address	Cn			5	pF
Clock	C12			5	pF
I/O, SI/O	Ci/o			7	pF

AC Characteristics (Ta = 0 to 70°C, $Vcc = 5 V \pm 10\%$, Vss = 0 V) *1,*11

Test Conditions

Input rise and fall time:

5 ns

Output load:


See figures


Input timing reference levels:

0.8 V, 2.4 V

Output timing reference levels:

0.4 V, 2.4 V





Note: *1. Including scope & jig.

• Common Parameter

Parameter	Cumbal	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Random Read or Write Cycle Time	t _{RC}	190	_	190	_	220		260	_	ns	
RAS Precharge Time	t _{RP}	80	_	80		90	_	100	_	ns	
RAS Pulse Width	t _{RAS}	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t _{CAS}	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	15		15	_	15		20		ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	20	_	20	_	20		25	_	ns	
RAS to CAS Delay Time	t _{RCD}	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t _{RSH}	30	_	30	_	35	_	40	_	ns	
CAS Hold Time	t _{CSH}	100	_	100	_	120	_	150	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10		10	_	ns	
Transition Time (Rise to Fall)	t _T	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t _{REF}		8	_	8	_	8		8	ms	
DT to RAS Setup Time	t _{DTS}	0	_	0	_	0		0	_	ns	
DT to RAS Hold Time	t _{DTH}	15	_	15	_	15		20	_	ns	
Data-In to OE Delay Time	t _{DZO}	0	_	0	-	0	_	0		ns	
Data-In to CAS Delay Time	t _{DZC}	0		0	_	0	_	0	_	ns	

• Read Cycle (RAM), Page Mode Read Cycle

Parameter	Crombal	HM534	4251-10	HM534251-11		HM534251-12		HM534251-15		Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oill	Notes
Access Time From RAS	t _{RAC}	_	100	_	100	_	120	_	150	ns	2, 3
Access Time From CAS	t _{CAC}	_	30	_	30	_	35	_	40	ns	3, 5
Access Time From OE	t _{OAC}	_	30	_	30	_	35		40	ns	3
Address Access Time	t _{AA}	_	45		45	-	55	_	70	ns	3, 6
Output Buffer Turn Off Delay Referenced to CAS	t _{OFF1}	_	25	_	25	_	30	_	40	ns	7
Output Buffer Turn Off Delay Referenced to OE	t _{OFF2}	_	25	_	25	_	30	_	40	ns	7
Read Command Setup Time	t _{RCS}	0		0	_	0	_	0		ns	
Read Command Hold Time	t _{RCH}	0	_	0		0	_	0	_	ns	12
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10	_	10	_	10	_	ns	12
RAS to Column Address Delay Time	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t _{PC}	55	_	55	_	65		80		ns	
CAS Precharge Time	t _{CP}	10	_	10	_	15	_	20		ns	
Access Time From CAS Precharge	t _{ACP}	_	50		50	_	60		75	ns	

• Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM53	4251-10	HM534	4251-11	HM534251-12		HM534251-15		Timie	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Write Command Setup Time	t _{WCS}	0	_	0	_	0		0	_	ns	9
Write Command Hold Time	t _{WCH}	25	_	25	_	25	_	30	_	ns	
Write Command Pulse Width	t _{WP}	15	_	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	30	_	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t _{CWL}	30	_	30	_	35		40	_	ns	
Data-In Setup Time	t_{DS}	0	_	0	_	0	_	0		ns	10
Data-In Hold Time	t _{DH}	25		25	_	25		30	_	ns	10
WE to RAS Setup Time	t _{WS}	0		0		0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15		15		15	_	20		ns	
Mask Data to RAS Setup Time	t _{MS}	0		0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	15	_	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	t _{OEH}	10	_	10	_	15	_	20	_	ns	
Page Mode Cycle Time	t _{PC}	55		55	_	65		80	_	ns	
CAS Precharge Time	t _{CP}	10	_	10		15	_	20	_	ns	

• Read-Modify-Write Cycle

Daramatar	C	HM534	4251-10	HM534	1251-11	HM534	4251-12	HM534251-15		Unit	Nata
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Read Modify Write Cycle Time	t _{RWC}	255	_	255	_	295	_	350	_	ns	
RAS Pulse Width	t _{RWS}	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t _{CWD}	65	_	65	_	75	_	90	_	ns	9
Column Address to WE Delay	t _{AWD}	80	_	80	_	95	_	120	_	ns	9
OE to Data-In Delay Time	t _{ODD}	25	_	25	_	30	_	40	_	ns	
Access Time From RAS	t _{RAC}	_	100		100	_	120	_	150	ns	2, 3
Access Time From CAS	t _{CAC}	_	30	_	30		35	_	40	ns	3, 5
Access Time From \overline{OE}	t _{OAC}		30	_	30	_	35		40	ns	3
Address Access Time	t _{AA}	_	45	_	45	_	55	_	70	ns	3, 6
RAS to Column Address Delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-Off Delay Referenced to OE	t _{OFF2}	_	25	_	25	_	30	_	40	ns	
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	0	_	ns	
Write Command to RAS Lead Time	t _{RWL}	30	_	30		35	_	40	_	ns	
Write Command to CAS Lead Time	t _{CWL}	30	_	30		35	_	40		ns	
Write Command Pulse Width	t _{WP}	15	_	15	_	20	_	25	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	0	_	ns	10
Data-In Hold Time	t _{DH}	25	_	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	t _{WS}	0	_	0		0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15	_	15	_	15		20		ns	
Mask Data to RAS Setup Time	t _{MS}	0	_	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	15		15	_	15		20	_	ns	
OE Hold Time Referenced to WE	t _{OEH}	10	_	10		15	_	20	_	ns	

• Refresh Cycle

Parameter S	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
CAS Setup Time (CAS-Before-RAS Refresh)	t _{CSR}	10	_	10	_	10		10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh)	t _{CHR}	20	_	20	_	25	-	30	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	10	_	ns	

• Transfer Cycle

Domonoston	G	HM534	4251-10	HM534	4251-11	HM534251-12		HM534251-15		Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
WE to RAS Setup Time	t _{WS}	0		0		0		0	_	ns	
WE to RAS Hold Time	t _{WH}	15		15		15	_	20	_	ns	
SE to RAS Setup Time	t _{ES}	0		0	_	0	_	0	_	ns	
SE to RAS Hold Time	t _{EH}	15	_	15	_	15	_	20	_	ns	
RAS to SC Delay Time	t _{SRD}	25	_	30	_	30	_	35	_	ns	
SC to RAS Setup Time	t _{SRS}	30	_	40	_	40	_	45		ns	
DT Hold Time From RAS	t _{RDH}	80	_	90	_	90		110	_	ns	
DT Hold Time From CAS	t _{CDH}	20	_	30		30		45	_	ns	
Last SC to DT Delay Time	t _{SDD}	5	_	5	_	5	_	10	_	ns	
First SC to DT Hold Time	t _{SDH}	20	_	25		25	_	30	_	ns	
DT to RAS Lead Time	t _{DTL}	50	_	50		50		50		ns	
DT Hold Time Referenced to RAS High	t _{DTHH}	20	_	25	_	25	_	30	_	ns	
DT Precharge Time	t _{DTP}	30		35		35		40	_	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	_	60		60	_	75	_	ns	
Serial Data Input to RAS Delay Time	t _{SZR}	_	10	_	10	_	10	_	10	ns	
Serial Output Buffer Turn-Off Delay From RAS	t _{SRZ}	10	50	10	60	10	60	10	75	ns	7
RAS to S _{out} (Low-Z) Delay Time	t _{RLZ}	5	_	10	_	10	_	10	_	ns	
Serial Clock Cycle Time	t _{SCC}	30		40	_	40		60	_	ns	
Serial Clock Cycle Time	t _{SCC2}	40	_	40	_	40		60		ns	13
Access Time From SC	t _{SCA}		30	_	40	_	40		50	ns	4
Serial Data Out Hold Time	t _{SOH}	7	_	7	_	7		7		ns	4
SC Pulse Width	t _{SC}	10		10		10	_	10	_	ns	
SC Precharge Width	t _{SCP}	10	_	10	_	10	_	10	_	ns	
Serial Data-In Setup Time	t _{SIS}	0		0	_	0	_	0		ns	
Serial Data-In Hold Time	t _{SIH}	15		20	_	20	_	25		ns	

• Serial Read Cycle

Parameter	Cumbal	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Notes
Serial Clock Cycle Time	t _{SCC}	30	_	40	_	40		60	_	ns	
Access Time From SC	t _{SCA}	_	30		40	_	40		50	ns	4
Access Time From SE	t _{SEA}	_	25	_	30		30		40	ns	4
Serial Data-Out Hold Time	t _{SOH}	7	_	7	_	7	_	7	_	ns	4
SC Pulse Width	t _{SC}	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t _{SCP}	10	_	10	_	10	_	10	_	ns	
Serial Output Buffer Turn-Off Delay From SE	t _{SEZ}	_	25		25	_	25		30	ns	7

Serial Write Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Notes
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Serial Clock Cycle Time	t _{SCC}	30	_	40	_	40		60		ns	
SC Pulse Width	t _{SC}	10	_	10	_	10		10		ns	
SC Precharge Width	t _{SCP}	10	_	10	_	10	_	10	_	ns	
Serial Data-In Setup Time	t _{SIS}	0		0	_	0	_	0	_	ns	
Serial Data-In Hold Time	t _{SIH}	15	_	20	_	20		25	_	ns	
Serial Write Enable Setup Time	t _{SWS}	0		0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	t _{SWH}	30	_	35	_	35	_	50	_	ns	
Serial Write Disable Setup Time	t _{SWIS}	0	_	0	_	0	_	0	_	ns	
Serial Write Disable Hold Time	t _{SWIH}	30	_	35	_	35	_	50	_	ns	

Notes:

- *1. AC measurements assume tT = 5 ns.
- *2. Assume that $tRCD \le tRCD \pmod{max}$ and $tRAD \le tRAD \pmod{max}$.

If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.

- *3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- *4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- *5. When tRCD ≥ tRCD (max) and tRAD ≤ tRAD (max), access time is specified by tCAC.
- *6. When tRCD ≤ tRCD (max) and tRAD ≥ tRAD (max), access time is specified by tAA.
- *7. toff (max) is defined as the time at which the output achieves the open circuit condition (VoH 200 mV, VoL + 200 mV).
- *8. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- *9. When twcs ≥ twcs (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.


When tAWD ≥ tAWD (min) and tCWD ≥ tCWD (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.

- *10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- *11. After power-up, pause for 100 μs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- *12. If either tRCH or tRRH is satisfied, operation is guaranteed.
- *13. t_{SCC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).




Timing Waveforms

Read Cycle




Early Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Read Cycle




Page Mode Write Cycle (Early Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



Hidden Refresh Cycle




Read Transfer Cycle (1) 1.2



Notes: *1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

*2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)

Read Transfer Cycle (2)*1.*2




Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

*2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)




Pseudo Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Write Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Serial Read Cycle



Serial Write Cycle



Notes: *1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

*2. Address 0 is accessed next to address 511.

HM534252 Series — Preliminary

262144-Word × 4-Bit Multiport CMOS Video RAM

The HM534252 is a 1-Mbit multiport video RAM equipped with a 256-kword x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function.

It also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

Features

· Multiport organization

Asynchronous and simultaneous operation of RAM and SAM capability

RAM: 256-kword x 4-bit and SAM: 512-word x 4-bit

Access time RAM: 100 ns/100 ns/120 ns/150 ns max

SAM: 30 ns/40 ns/40 ns/50 ns max

Cycle time RAM: 190 ns/190 ns/220 ns/260 ns max

SAM: 30 ns/40 ns/40 ns/60 ns max

Low power

Active RAM: 385 mW max

SAM: 358 mW max

Standby 40 mW max

High-speed page mode capability

Logic operation mode capability

2 types of mask write mode capability

· Bidirectional data transfer cycle between RAM and SAM capability

· Real time read transfer capability

3 variations of refresh (8 ms/512 cycles)

RAS-only refresh

CAS-before-RAS refresh


Hidden refresh

· TTL compatible

Ordering Information

Type No.	Access Time	Package
HM534252JP-10	100 ns	400-mil
HM534252JP-11	100 ns	
HM534252JP-12	120 ns	28-pin
HM534252JP-15	150 ns	Plastic SOJ (CP-28D)
HM534252ZP-10	100 ns	400-mil
HM534252ZP-11	100 ns	
HM534252ZP-12	120 ns	28-pin
HM534252ZP-15	150 ns	Plastic ZIP (ZP-28)

This document contains information on a new product. Specifications and information contained herein are subject to change without notice.




Pin Arrangement

Pin Description

•	
Pin Name	Function
A0-A8	Address inputs
I/O0-I/O3	RAM port data inputs/
	outputs
SI/O0 -	SAM port data inputs/
SI/O3	outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output
	enable
SC	Serial clock
SE	SAM port enable
Vcc	Power supply
Vss	Ground
NC	No connection

Block Diagram



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the

falling edge of RAS. The input level of those signals determine the operation cycle of the HM534252.

Table 1. Operation Cycles of the HM534252

	Input level at the fa	alling edge of RA	AS	— Operation Cycle
CAS	DT/OE	WE	SE	—— Operation Cycle
Н	Н	Н	×	RAM read/write
Н	Н	L	×	Mask write
Н	L	Н	×	Read transfer
Н	L	L	Н	Pseudo transfer
Н	L	L	L	Write transfer
L	×	Н	×	CBR refresh
L	×	L	×	Logic operation set/reset

Note: x; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address is determined by A0-A8 level at the falling edge of RAS. Column address is determined by A0-A8 level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534252 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM

(data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O3 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0–SI/O3 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

Operation of HM534252

Operation of RAM Port RAM Read Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data outputs through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (taA) and RAS to column address delay time (trap) specifications are added to enable

high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When CAS and WE are set low after RAS is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written, WE should be high at the falling edge of RAS to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling edge. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If WE is set low after town (min) and tawn (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting \overline{OE} high.

Mask Write Mode (WE low at the falling edge of RAS)

If $\overline{\text{WE}}$ is set low at the falling edge of $\overline{\text{RAS}}$, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of $\overline{\text{RAS}}$. Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the $\overline{\text{RAS}}$ cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle

(DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore address access time (taa), RAS



to column address delay time (trap), and access time from \overline{CAS} precharge (tace) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within tras max (10 μ s).

Transfer Operation

The HM534252 provides the transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving DT/OE low at the falling edge of RAS.

They have following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer

(a) Read transfer cycle: RAM → SAM

(b) Write transfer cycle: RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O)
Read transfer cycle: SI/O output

Pseudo transfer cycle,

write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Read Transfer Cycle (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by driving DT/OE low and WE high at the falling edge of RAS. The row address data (512x4 bit) determined by this cycle is transferred synchronously at the rising edge of DT/OE. After the rising edge of DT/OE, the new address data outputs from SAM start address determined by column address.

This cycle can access SAM serially even during transfer (real time read transfer). In this case, the timing tsdd (min) is specified between the last SAM access before transfer and $\overline{\text{DT/OE}}$ rising edge, and tsdH(min) between the first SAM access and $\overline{\text{DT/OE}}$ rising edge (see figure 1).






Figure 1. Real Time Read Transfer

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data outputs after tRLZ (min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT/OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within tsnz (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than tsnD (min) to avoid data contention. SAM access becomes enabled after tsnD (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsrb (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If $\overline{\rm SE}$ is set high SI/O becomes high impedance and internal pointer is incremented at the



Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't input into data resister. Internal pointer is incremented according to the SC rising edge, so \overline{SE} high can mask data for SAM.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because CAS internal circuits don't operate. To distinguish this cycle from data transfer cycle, $\overline{DT}/\overline{OE}$ should be high at the falling edge of \overline{RAS} .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS-only refresh cycles because CAS circuits don't operate. To distinguish this cycle from logic operation set/reset cycle, WE should be high at the falling edge of RAS.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

Logic Operation Mode

The HM534252 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read modify write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle (CAS and WE Low at the falling edge of RAS)

In logic operation set/reset cycle, the following operations are performed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CAS-before-RAS refresh.

Figure 2 shows the timing for logic operation set/ reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of RAS respectively. When write cycle is performed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one RAS cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

 Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0-A3 levels at the falling edge of \overline{RAS} . (A4-A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0,1,0,1) resets the logic operation mode. When write cycle is performed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of \overline{RAS} in logic operation set/reset cycle when mask data is not used.



(2) Mask data programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is

masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset

Table 2. Logic Code

			·uo	ic z. Logio (Joue	
	Log	gic Code		Symbol	Write Data	Note
A3	A2	A 1	A0	Symbol	Wille Data	11010
0	0	0	0	Zero	0	_
0	0	0	1	AND1	Di · Mi	_
0	0	1	0	AND2	Di ⋅ Mi	Logic operation mode set
0	0	1	1		Mi	
Û	1	0	ũ	AND3	Di - Mi	-
0	1	0	1	THROUGH	I Di	Logic operation mode reset
0	1	1	0	EOR	$\overline{\text{Di}} \cdot \text{Mi} + \overline{\text{Di}} \cdot \overline{\text{Mi}}$	
0	1	1	1	OR1	Di + Mi	-
1	0	0	0	NOR	$\overline{\mathrm{Di}}\cdot\overline{\mathrm{Mi}}$	-
1	0	0	1	ENOR	Di · Mi + Di · Mi	-
1	0	1	0	INV1	Di	Logic operation mode set
1	0	1	1	OR2	Di + Mi	-
1	1	0	0	INV2	Mi	
1	1	0	1	OR3	Di + Mi	-
1	1	1	0	NAND	Di + Mi	-
1	ī	1	1	One	1	_

Notes: Di; External data-in

Mi; The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function

Also, temporary mask data is programmed by falling WE at the falling edge of RAS in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions

are useful when RAM port is devided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed Internally.



- (1) Reading memory data in given address into internal bus
- (3) Writing the result of (2) into address given by (1)
- 2) Performing operation between input data and memory data




Figure 4. Sequence of Raster Operation

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be

executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage *1	VT	-1.0 to $+7.0$	v
Power supply voltage *1	Vcc	-0.5 to +7.0	V
Power dissipation	Pr	1.0	ŵ
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note: *1. Relative to Vss.

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage *1	Vcc	4.5	5.0	5.5	V	
Input high voltage *1	Vін	2.4		6.5	V	
Input low voltage *1	VıL	-0.5* ²	-	0.8	V	

Notes: *1. All voltages referenced to Vss.

*2. -3.0 V for pulse width $\leq 10 \text{ ns}$.

\blacksquare DC CHARACTERISTICS $(T_a=0 \text{ to } 70^{\circ}\text{C}, \, V_{CC}=5V \, \pm \, 10\%, \, V_{SS}=0V)$

	т											Γ	
Item	Symbol		Test Conditions	HM534	1252-10	HM534	1252-11	HM534	1252-12	HM534	4252-15	Unit	Notes
		RAM Port	SAM Port	Mın	Max.	Mın	Max	Mın	Max	Mın	Max		
Operating	I _{CC1}	RAS, CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	_	70	_	70	_	60	_	55	mA	1, 2
Current	I _{CC7}	t _{RC} = Min	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$	-	120	-	120	Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min	1, 2				
Standby	I _{CC2}	\overline{RAS} , $\overline{CAS} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	_	7		7	_	7		7	mA	
Current	I _{CC8}	KAS, CAS = VIH	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	55	-	55	_	40	mA	Ľ			
RAS-Only Refresh	I _{CC3}	RAS Cycling CAS = V _{IH}	$SC = V_{IL}, \overline{SE} = V_{IH}$	_	70	_	70	_	60	_	55	mA	2
Current	I _{CC9}	$t_{RC} = Min.$	$SAM \text{ Port}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC \text{ Cycling } t_{SCC} = \text{Min}$	_	120	_	120	_	100	_	85	mA	
Page Mode	I _{CC4}	CAS Cycling RAS = V _{II}	$SC = V_{IL}, \overline{SE} = V_{IH}$	_	80	_	80	_	70	_	60	mA	1, 3
Current	I _{CC10}	$t_{RC} = V_{IL}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	130	_	110	_	90	mA	1, 3			
CAS-Before- RAS Refresh	I _{CC5}	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	_	60	_	60	_	50		40	mA	
Current	I _{CCII}	$t_{RC} = Min$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	-	110	_	110	_	90	_	70	mA	
Data Transfer	I _{CC6}	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	_	95	_	95	_	90		85	mA	2
Current	I _{CC12}	Cycling t _{RC} = Min	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	125		115	mA						
Input Leakage Current	I _{LI}			-10	10	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I _{LO}			-10	10	-10	10	-10	10	-10	10	μА	
Output High Voltage	v _{oH}		I _{OH} = -2mA	2 4	_	2 4	_	2 4	_	2.4	_	v	
Output Low Voltage	V _{OL}		$I_{OL} = 4.2 \text{mA}$	_	0 4	_	0 4	_	0 4	-	0 4	v	

NOTES:

- 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max, is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.


Capacitance (Ta = 25°C, Vcc = 5 V, f = 1MHz, Bias: Clock, I/O = Vcc, address = Vss)

Item	Symbol	Min	Тур	Max	Unit
Address	Cn		_	5	pF
Clock	C12			5	pF
I/O, SI/O	Ci/o		_	7	pF

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V) *1,*11

Test Conditions

Input rise and fall time: 5 ns
Output load: See figures
Input timing reference levels: 0.8 V, 2.4 V
Output timing reference levels: 0.4 V, 2.4 V



Note: *1. Including scope & jig.

• Common Parameter

D	G 1.1	HM534	1252-10	HM534	1252-11	HM534	252-12	HM534	1252-15	Unit	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Notes
Random Read or Write Cycle Time	t _{RC}	190	_	190		220		260	_	ns	
RAS Precharge Time	t _{RP}	80	_	80	_	90		100	_	ns	
RAS Pulse Width	t _{RAS}	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t _{CAS}	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t _{RAH}	15	_	15	_	15	_	20	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	0	<u> </u>	ns	
Column Address Hold Time	t _{CAH}	20		20		20	_	25		ns	
RAS to CAS Delay Time	t _{RCD}	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t _{RSH}	30	_	30	_	35		40	_	ns	
CAS Hold Time	t _{CSH}	100		100	_	120	_	150	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10		10	_	10		10	_	ns	
Transition Time (Rise to Fall)	t _T	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t _{REF}	_	8		8	I –	8	_	8	ms	
DT to RAS Setup Time	t _{DTS}	0	_	0	_	0	_	0	_	ns	
DT to RAS Hold Time	t _{DTH}	15		15	_	15		20	_	ns	
Data-In to OE Delay Time	t _{DZO}	0		0		0	_	0	_	ns	
Data-In to CAS Delay Time	t _{DZC}	0		0	_	0		0		ns	

• Read Cycle (RAM), Page Mode Read Cycle

Domomotor	Sumb al	HM534	1252-10	HM534	1252-11	HM534	1252-12	HM534	1252-15	Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oint	
Access Time From RAS	t _{RAC}	_	100		100		120		150	ns	2, 3
Access Time From CAS	t _{CAC}	_	30	_	30	_	35	_	40	ns	3, 5
Access Time From OE	t _{OAC}		30	_	30	_	35		40	ns	3
Address Access Time	t _{AA}	_	45	_	45	_	55	_	70	ns	3, 6
Output Buffer Turn Off Delay Referenced to CAS	t _{OFF1}	_	25	_	25	_	30	_	40	ns	7
Output Buffer Turn Off Delay Referenced to OE	t _{OFF2}	_	25	_	25	_	30		40	ns	7
Read Command Setup Time	t _{RCS}	0		0		0		0	_	ns	
Read Command Hold Time	t _{RCH}	0	_	0	_	0	_	0	_	ns	12
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10	_	10	_	10		ns	12
RAS to Column Address Delay Time	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t _{CP}	10		10	_	15		20	_	ns	
Access Time From CAS Precharge	t _{ACP}		50	_	50	_	60		75	ns	

• Write Cycle (RAM), Page Mode Write Cycle

Demonster	Cumbal	HM534	4252-10	HM534	1252-11	HM534	1252-12	HM534	252-15	Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Cint	Notes
Write Command Setup Time	t _{WCS}	0	_	0	_	0		0	_	ns	9
Write Command Hold Time	t _{WCH}	25	_	25	_	25	_	30		ns	
Write Command Pulse Width	t _{WP}	15	_	15		20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	30		30	_	35		40		ns	
Write Command to CAS Lead Time	t _{CWL}	30	_	30		35	_	40	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0		0		ns	10
Data-In Hold Time	t _{DH}	25	_	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	t _{WS}	0		0	_	0	_	0		ns	
WE to RAS Hold Time	t _{WH}	15	_	15		15	_	20		ns	
Mask Data to RAS Setup Time	t _{MS}	0	_	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	15	_	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	t _{OEH}	10		10	_	15	_	20	_	ns	
Page Mode Cycle Time	t _{PC}	55		55		65	_	80	_	ns	
CAS Precharge Time	t _{CP}	10	l –	10	_	15	_	20	_	ns	

HM534252 Series

• Read-Modify-Write Cycle

D	C	HM534252-10		HM534	1252-11	HM534	1252-12	HM534	1252-15	Unit	Matas
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Notes
Read Modify Write Cycle Time	t _{RWC}	255	_	255	_	295	_	350	_	ns	
RAS Pulse Width	t _{RWS}	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t _{CWD}	65	_	65	_	75	_	90	_	ns	9
Column Address to WE Delay	t _{AWD}	80	_	80		95	_	120	_	ns	9
OE to Data-In Delay Time	t _{ODD}	25	_	25	_	30	_	40		ns	
Access Time From RAS	t _{RAC}	_	100	_	100		120		150	ns	2, 3
Access Time From CAS	t _{CAC}	_	30	_	30	_	35		40	ns	3, 5
Access Time From OE	t _{OAC}		30		30	_	35		40	ns	3
Address Access Time	t _{AA}	_	45		45	_	55	_	70	ns	3, 6
RAS to Column Address Delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-Off Delay Referenced to OE	t _{OFF2}		25		25		30	_	40	ns	
Read Command Setup Time	t _{RCS}	0		0	_	0	_	0	_	ns	
Write Command to RAS Lead Time	t _{RWL}	30		30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t _{CWL}	30		30	_	35	_	40	_	ns	
Write Command Pulse Width	t _{WP}	15		15		20	_	25	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	0	_	ns	10
Data-In Hold Time	t _{DH}	25		25		25		30	_	ns	10
WE to RAS Setup Time	t _{WS}	0	_	0		0		0		ns	
WE to RAS Hold Time	t _{WH}	15	_	15		15		20		ns	
Mask Data to RAS Setup Time	t _{MS}	0	_	0	_	0		0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	15	_	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	t _{OEH}	10		10		15	_	20	_	ns	

• Refresh Cycle

D	Crombal	HM534252-10		HM53	4252-11	HM534	4252-12	HM534	4252-15 Linit		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
CAS Setup Time (CAS-Before-RAS Refresh)	t _{CSR}	10	_	10	_	10		10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh)	t _{CHR}	20		20		25	_	30		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10		10	_	10	_	10	-	ns	

• Transfer Cycle

D	G 1	HM534252-10		HM534	1252-11	HM534	252-12	HM534	1252-15	Unit	N
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
WE to RAS Setup Time	tws	0	_	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15		15	_	15	_	20	_	ns	
SE to RAS Setup Time	t _{ES}	0	_	0		0	_	0	_	ns	
SE to RAS Hold Time	t _{EH}	15	_	15	_	15	_	20	_	ns	
RAS to SC Delay Time	t _{SRD}	25	_	30	_	30	_	35	_	ns	
SC to RAS Setup Time	t _{SRS}	30	_	40	_	40		45	_	ns	
DT Hold Time From RAS	t _{RDH}	80	_	90	_	90	_	110	_	ns	
DT Hold Time From CAS	t _{CDH}	20	_	30	_	30	_	45	_	ns	
Last SC to DT Delay Time	t _{SDD}	5	I —	5	_	5	_	10	_	ns	
First SC to DT Hold Time	t _{SDH}	20	_	25		25	_	30	_	ns	
DT to RAS Lead Time	t _{DTL}	50		50	_	50		50	_	ns	
DT Hold Time Referenced to RAS High	t _{DTHH}	20	_	25	_	25	_	30	_	ns	
DT Precharge Time	t _{DTP}	30	_	35	_	35	_	40	_	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	_	60	_	60		75	_	ns	
Serial Data Input to RAS Delay Time	t _{SZR}	_	10	_	10	_	10	_	10	ns	
Serial Output Buffer Turn-Off Delay From RAS	t _{SRZ}	10	50	10	60	10	60	10	75	ns	7
RAS to S _{out} (Low-Z) Delay Time	t _{RLZ}	5		10	_	10	_	10		ns	
Serial Clock Cycle Time	t _{SCC}	30	_	40	_	40	_	60	_	ns	
Serial Clock Cycle Time	t _{SCC2}	40	_	40	_	40	_	60	_	ns	13
Access Time From SC	t _{SCA}	_	30	_	40	_	40	_	50	ns	4
Serial Data Out Hold Time	t _{SOH}	7		7	_	7	_	7	_	ns	4
SC Pulse Width	t _{SC}	10	_	10	_	10		10	_	ns	
SC Precharge Width	t _{SCP}	10		10		10	_	10	_	ns	
Serial Data-In Setup Time	t _{SIS}	0	T -	0	_	0		0	_	ns	
Serial Data-In Hold Time	t _{SIH}	15		20	_	20	_	25	_	ns	

• Serial Read Cycle

Parameter	Carrab al	HM534252-10		HM53	4252-11	HM534252-12		2 HM534252-15		Unit	Notes
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Notes
Serial Clock Cycle Time	t _{SCC}	30	_	40	_	40		60	_	ns	
Access Time From SC	t _{SCA}		30	_	40	_	40		50	ns	4
Access Time From SE	t _{SEA}	_	25	_	30	_	30		40	ns	4
Serial Data-Out Hold Time	t _{SOH}	7	_	7	_	7	_	7	_	ns	4
SC Pulse Width	t _{SC}	10	_	10		10	_	10	_	ns	
SC Precharge Width	t _{SCP}	10	_	10		10	_	10	_	ns	
Serial Output Buffer Turn-Off Delay From SE	t _{SEZ}		25		25	_	25	_	30	ns	7



Serial Write Cycle

Paramatan	Complete	HM534252-10		HM534	1252-11	HM534	1252-12	12 HM534252-15		Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uiii	Notes
Serial Clock Cycle Time	t _{SCC}	30		40	_	40	_	60	_	ns	
SC Pulse Width	t _{SC}	10	_	10	_	10	_	10		ns	
SC Precharge Width	t _{SCP}	10	_	10		10	_	10	_	ns	
Serial Data-In Setup Time	t _{SIS}	0	_	0	_	0	_	0	_	ns	
Serial Data-In Hold Time	t _{SIH}	15	_	20	_	20	_	25	_	ns	
Serial Write Enable Setup Time	t _{SWS}	0		0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	t _{SWH}	30	_	35	_	35	_	50	_	ns	
Serial Write Disable Setup Time	t _{SWIS}	0		0	_	0	_	0		ns	
Serial Write Disable Hold Time	t _{SWIH}	30		35		35	_	50	_	ns	

Logic Operation Mode

D	C1	HM534252-10		HM534	1252-11	HM534252-12		2 HM534252-15		Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
CAS Hold Time (Logic Operation Set/Reset Cycle)	t _{FCHR}	90	_	90	_	100	_	120		ns	
RAS Pulse Width in Write Cycle	t _{RFS}	140	10000	140	10000	165	10000	200	10000	ns	
CAS Pulse Width in Write Cycle	t _{CFS}	60	10000	60	10000	70	10000	80	10000	ns	
CAS Hold Time in Write Cycle	t _{FCSH}	140	_	140		165		200		ns	
RAS Hold Time in Write Cycle	t _{FRSH}	60		60	_	70		80	_	ns	
Write Cycle Time	t _{FRC}	230	_	230		265	_	310		ns	
Page Mode Cycle Time (Write Cycle)	t _{FPC}	85	_	85	_	100	_	120		ns	


NOTES:

- 1. AC measurements assume $t_T = 5 \text{ns}$.
- 2. Assume that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds that value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.), access time is specified by t_{CAC} .
- 6. When $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.), access time is specified by t_{AA} .
- 7. t_{OFF} (max.) is defined as the time at which the output achieves the open circuit condition (v_{OH} $z_{OUm}v$, v_{OL} + $z_{OUm}v$).
- 8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 9. When $t_{WCS} \ge t_{WCS}$ (min.), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When $t_{AWD} \ge t_{AWD}$ (min.) and $t_{CWD} \ge t_{CWD}$ (min.), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by \overline{OE} .
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- 11. After power-up, pause for $100 \mu s$ or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
- 13. t_{SCC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).




Timing Waveforms

Read Cycle




Early Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Read Cycle




Page Mode Write Cycle (Early Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



Hidden Refresh Cycle



Read Transfer Cycle (1) 11.12




Notes: *1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

*2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)

*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Read Transfer Cycle (2) 11.12




Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

*2. SE is in low level. (When SE is high, SI/O becomes high impedance.)


*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Pseudo Transfer Cycle



Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


Write Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.



Serial Read Cycle




Serial Write Cycle



Notes: *1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

*2. Address 0 is accessed next to address 511.

Logic Operation Set/Reset Cycle




Notes: *1. Logic code A0-A3

*2. Write mask data


Logic Operation Mode Timing Waveforms

Early Write Cycle




Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)



Note: 1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Early Write)



Note: 1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

HM534253 Series — Preliminary

262144-Word × 4-Bit Multiport CMOS Video RAM

The HM534253 is a 1-Mbit multiport video RAM equipped with a 256-kword x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. In addition, it has two new functions. Flash write clears the data of one row in one cycle in RAM. Special read transfer internally detects that the last address in SAM is read and transfers the next data of one row automatically from RAM if a transfer cycle has previously been executed. These functions make it easier to use the HM534253.

Features

· Multiport organization

Asynchronous and simultaneous operation of RAM and SAM capability

RAM: 256-kword x 4-bit and SAM: 512-word x 4-bit

Access time RAM: 100 ns/120 ns/150 ns max

SAM: 30 ns/ 40 ns/ 50 ns max

• Cycle time RAM: 190 ns/220 ns/260 ns min

SAM: 30 ns/ 40 ns/ 60 ns min

Low power

Active RAM: 385 mW max

SAM: 275 mW max

Standby 40 mW max

- High-speed page mode capability
- Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- Special read transfer cycle capability
- · Flash write cycle capability
- · 3 variations of refresh (8 ms/512 cycles)

RAS-only refresh

CAS-before-RAS refresh

Hidden refresh

TTL compatible


Ordering Information

Type No.	Access Time	Package
HM534253JP-10	100 ns	400-mil
HM534253JP-12	120 ns	28-pin
HM534253JP-15	150 ns	Plastic SOJ (CP-28D)
HM534253ZP-10	100 ns	400-mil
HM534253ZP-12	120 ns	28-pin
HM534253ZP-15	150 ns	Plastic ZIP (ZP-28)

This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

@HITACHI


Pin Arrangement



Pin Description

III Descrip	J. 1011
Pin Name	Function
A0-A8	Address inputs
I/O0-I/O3	RAM port data inputs/
	outputs
SI/O0-	SAM port data inputs/
SI/O3	outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output
	enable
SC	Serial clock
SE	SAM port enable
DSF	Special function input
	flag
QSF	Data register empty
	flag
Vcc	Power supply
Vss	Ground
NC	No connection

Block Diagram



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge

of RAS. The input level of those signals determine the operation cycle of the HM534253.

Table 1. Operation Cycles of the HM534253

	Table it specialist system that the same that									
	Input level a	t the falling	edge of RAS	— Operation Cycle						
CAS	DT/OE	WE	SĒ	DSF	Operation Cycle					
Н	Н	Н	×	L	RAM read/write					
H	Н	Н	×	Н	Color register set					
Н	Н	L	×	L	Mask write					
Н	Н	L	×	Н	Flash write					
Н	L	Н	×	L	Special read initialization					
Н	L	Н	×	Н	Special read transfer					
Н	L	L	Н	×	Pseudo transfer					
Н	L	L	L	×	Write transfer					
L	×	×	×	×	CBR Refresh					

Note: x: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A0–A8 (input pins): Row address is determined by A0-A8 level at the falling edge of RAS. Column address is determined by A0–A8 level at the falling edge of CAS. In transfer cycles, row address is the address on the

word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534253 turns to mask write mode. According to the I/O level at the time, write on each I/O

can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O3 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write and flash write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0–SI/O3 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a special read transfer cycle or special read initialization cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special data input flag pin. It is set to high when new functions such as color register set, special read transfer, and flash write, are used.

QSF (output pin): The HM534253 has a double buffer organization which includes two SAM data registers to relax the restriction on timings of $\overline{DT}/\overline{OE}$ and SC in real

time transfer cycle. QSF flag turns high when output from one of SAM data registers finished (data register empty flag). If the condition is detected and special read transfer cycle is executed, data is transferred to the empty register. SC (serial clock) and data transfer cycle can be set asynchronously because detection of the last address in SAM and change of data register are executed automatically in the chip. It makes the system design flexible.

Operation of HM534253

Operation of RAM Port

RAM Read Cycle (DT/OE high, CAS high, DSF low at the falling edge of RAS)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data is output through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (tAA) and RAS to column address delay time (tRAD) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read Modify Write) (DT/OE high, CAS high, DSF low at the falling edge of

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are set low after driving $\overline{\text{RAS}}$ low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written, WE should be high at the falling edge of $\overline{\text{RAS}}$ to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.



RAS)

If WE is set low after tcwb (min) and tawb (min) after the CAS falling edge, this cycle becomes a read modify write cycle and enables read/write to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

 Mask Write Mode (WE low at the falling edge of RAS)

If WE is set low at the falling edge of RAS, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of RAS. Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the RAS cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle (DT/OE high, CAS high, DSF low at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80 %. This product is based on static column mode, therefore, address access time (tAA), RAS to column address delay time (tRAD), and access time from CAS precharge (tACP) are added. In one RAS cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within tRAS max (10 μs).

Flash Write Function (See figure 1)

 Color Register Set Cycle (CAS-DT/OE-WE high, DSF high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle. 4 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it preserves the data until reset. The data set is just as same as in the usual write cycle except that DSF is set high at the falling edge of RAS, and early write and delayed write cycle can be executed. In this cycle, memory array access is not executed, so it is unnecessary to give row and column addresses.

 Flash Write Cycle (CAS-DT/OE high, WE low, DSF high at the falling edge of RAS)

In a flash write cycle, a row of data (512 x 4 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also possible to mask I/O in this cycle. When CAS DT/OE is set high, WE is low, and DSF is high at the falling edge of RAS, this cycle starts. Then, the row address to clear is given to row address and mask data is to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is preserved. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time.




Figure 1. Use of Flash Write

Transfer Operation

The HM534253 provides the special read initialization cycle, special read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving DT/OE low at the falling edge of RAS. They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Special read initialization cycle,Special read transfer cycle: RAM → SAM
 - (b) Write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O) Special read initialization cycle: SI/O output Pseudo transfer cycle, write transfer cycle:

SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Special Read Initialization Cycle (CAS high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high, DSF low at the falling edge of \overline{RAS})

If CAS is high, DT/OE is low, WE high, and DSF low at the falling edge of RAS, this cycle becomes a special read initialization cycle. Special read initialization is used (1) to start special read transfer operation and (2) to switch SAM input/output pin (SI/O), set in input state by pseudo transfer cycle or write transfer cycle, to output state.

If the clock is set as mentioned before, address of SAM transfer word line is set to row address and first SAM address to access (SAM start address) to column address, it becomes possible to execute SAM read after tsrp (min) after RAS is high. In this cycle, SI/O outputs uncertain data after the RAS falling edge. So when SAM is in input state before executing this cycle, it is necessary to stop input before the RAS falling edge.

SAM access is inhibited while \overline{RAS} is low in this cycle. SC should not be raised during \overline{RAS} low.

Special Read Transfer Cycle (CAS high, DT/OE low, WE high, DSF high at the falling edge of RAS)

Ordinary multiport video RAM has some problems; (1) severe limitation on timings between processor clock $\overline{\text{DT/OE}}$ and CRT clock SC, (2) complicated external control circuit to detect SAM last address externally and to insert transfer cycle synchronously. Special read transfer cycle makes it possible to relax the timing limitations and to set serial clock (SC) and transfer cycle perfectly synchronously.

Figure 2 shows the block diagram for a special read transfer. SAM double buffers are composed of two data registers (DR). When data is read out from DR0 serially, special read transfer cycle transfers a row of RAM data, which will be read from SAM next, to DR1.

The end of data read from DR0 is detected internally and data register switching circuit automatically switches to DR1 output. So data can be output continuously.




Figure 2. Block Diagram for Special Read Transfer



Figure 3 shows special read transfer operation sequence. QSF flag indicates that reading out from data resister has finished (data register empty flag), and special read transfer can be executed while QSF is high. At first, special read operation starts by executing an special read initialization cycle. So QSF becomes high, the processor gives row address and SAM start address, which is needed next, to the memory, and inserts a special read transfer cycle. Data register becomes full after a special read transfer cycle, so

QSF becomes low during the cycle. When the last SAM address is accessed, QSF becomes high and the data register, which outputs from the next SAM address, changes, and serial access can be executed.

By executing these handshakes, serial clock and transfer cycle can be executed perfectly asynchronously, and flexibility of the system design is improved.




Figure 3. Special Read Transfer Operation Sequence

Special read transfer cycle is set by making CAS high, DT/OE low, WE high, and DSF high at the falling edge of RAS (same as for special read initialization cycle except DSF). Like in other transfer cycles, the address of the word line to transfer into data register is specified by row address and SAM start is specified by column address. When the last SAM address data is output, the next data is output from the SAM start address specified by this RAS cycle. This transfer cycle can be executed asynchronously with SAM cycle. However, it is necessary to execute SAM access after RAS becomes high after SAM start address is specified by RAS cycle. (See figure 4.)

QSF should be high at the falling edge of RAS to execute a special read transfer cycle. A cycle whose QSF is low is neglected (refresh is executed). When the previous transfer cycle is a pseudo transfer or write

transfer cycle and SI/O is in input state, special read transfer cycle cannot be used (neglected). Special read initialization cycle is required to switch SI/O to output state.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, \overline{DT} / \overline{OE} low, \overline{WE} low, and \overline{SE} high, at the falling edge of RAS. The output buffer in SI/O becomes high impedance within tsnz (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than tsnD (min) to avoid data contention. SAM access becomes enabled after tsnD (min) after \overline{RAS} becomes high, like in the special read




Figure 4. The Restriction of Special Read Transfer

initialization cycle. In this cycle, SAM access is inhibited during $\overline{\text{RAS}}$ low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at thefalling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsno (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is special read initialization cycle or

special read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When the last address is accessed at the state of QSF low (data register is full), it is signaled to external circuits that special read transfer is enabled by making QSF high. Next, after SAM access, output data register is switched, then the row address data given by previous special read transfer cycle is output from the SAM start address. If special read transfer isn't performed (QSF high), the column address 0 of the same row address is accessed after the last address is accessed.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so \overline{SE} high can be used to mask data for SAM.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because CAS internal circuits

don't operate. To distinguish this cycle from data transfer cycle, $\overline{DT/OE}$ should be high at the falling edge of \overline{RAS}

CBR Refresh Cycle: CBR refresh cycle is set by activating \overline{CAS} before \overline{RAS} . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in \overline{RAS} -only refresh cycles because \overline{CAS} circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating \overline{RAS} when $\overline{DT/OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage *1	VT	-1.0 to +7.0	V
Power supply voltage *1	Vcc	-0.5 to +7.0	V
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note: *1. Relative to Vss.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage *1	Vcc	4.5	5.0	5.5	V
Input high voltage *1	Vин	2.4		6.5	V
Input low voltage *1	V _{IL}	-0.5* ²		0.8	V

Notes: *1. All voltages referenced to Vss. *2. -3.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{cc} = 5 V ± 10%, V_{ss} = 0 V)

т.		HM53		HM53			34253			est Conditions
Item S	ymbol	-1 Min		-12 Min	Max	Min	Max	Unit	RAM port	SAM port
Operating current	Iccı		70	_	60		50	mA	RAS, CAS cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Icc7	******	120	-	100		80	mA	trc = Min	SE =VIL, SC cycling tscc=Min
Standby curren	t Icc2		7	-	7		7	mA	RAS,CAS = VIH	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Iccs		50	_	40		30	mA	_	$\overline{SE} = V_{IL}$, SC cycling tscc = Min
RAS-only refresh current	Iccs		60		50		40	mA	RAS cycling CAS = VIH	$SC = V_{IL}, \overline{SE} = V_{IH}$
	Iccs		110	_	90	No.	70	mA	trc = Min	SE = VIL, SC cycling tscc = Min
Page mode current	Icc4		65	_	55		45	mA	CAS cycling RAS = VIL	$SC, \overline{SE} = V_{IH}$
	Icc10		115	_	95		75	mA	trc = Min	SE = V _{IL} , SC cycling tscc = Min
CAS-before- RAS refresh	Iccs	_	60	_	50		40	mA	RAS cycling trc = Min	$SC = V_{IL}, \overline{SE} = V_{IH}$
current	Iccıı	-	110	-	90		70	mA		SE = V _I , SC cycling tscc = Min
Data transfer	Icos	-	90	-	90	-	90	mA	RAS,CAS cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
current	Icc12		125	_	125	*****	125	mA	trc = Min	SE = V _{IL} , SC cycling tscc = Min
Input leakage current	Iы	-10	10	-10	10	-10	10	μА		
Output leakage current	ILO	-10	10	-10	10	-10	10	μА		
Output high voltage	Vон	2.4		2.4		2.4		V	Іон = −2 т	mA
Output low voltage	Vol	-	0.4	_	0.4		0.4	V	IoL = 4.2	mA

Capacitance (Ta = 25°C, Vcc = 5 V, f = 1 MHz, Bias: Clock, I/O = Vcc, address = Vss)

Item	Symbol	Min	Тур	Max	Unit
Address	Cn			5	pF
Clock	C12			5	pF
I/O, SI/O	Ci⁄o			7	pF

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V) *1.*11

Test Conditions

Input rise and fall time:

5 ns


Output load:

See figures

Input timing reference levels:

0.8 V, 2.4 V

Output timing reference levels: 0.4 V, 2.4 V



Note: *1. Including scope & jig.

Common Parameter

Item	Symbol	HM5	34253-10	HM5	34253-12	HM5	34253-15	Unit	Note
	_	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	190		220		260		ns	
RAS precharge time	trp	80		90		100		ns	
RAS pulse width	tras	100	10000	120	10000	150	10000	ns	
CAS pulse width	tcas	30	10000	35	10000	40	10000	ns	
Row address setup time	tasr	0		0		0		ns	
Row address hold time	trah	15		15		20		ns	
Column address setup time	tasc	0		0		0		ns	
Column address hold time	tcah	20		20		25		ns	
RAS to CAS delay time	trcd	25	70	25	85	30	110	ns	*5,*6
RAS hold time	trsh	30		35		40		ns	
CAS hold time	tcsh	100		120		150		ns	
CAS to RAS precharge time	ICRP	10		10		10		ns	
Transition time (rise to fall)	tr	3	50	3	50	3	50	ns	*8
Refresh period	tref		8	_	8		8	ms	
DT to RAS setup time	tors	0		0		0		ns	***************************************
DT to RAS hold time	toth	15		15		20		ns	
DSF to RAS setup time	tsfs	0		0		0		ns	
DSF to RAS hold time	tsfh	25		25		30		ns	
Data-in to OE delay time	tdzo	0		0		0		ns	· · · · · · · · · · · · · · · · · · ·
Data-in to CAS delay time	tdzc	0		0		0		ns	

Read Cycle (RAM), Page Mode Read Cycle

Item	Symbol	HM53	4253-10	HM53	4253-12	HM53	4253-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Access time from RAS	trac		100		120		150	ns	*2, *3
Access time from CAS	tcac		30		35		40	ns	*3, *5
Access time from OE	toac	_	30		35		40	ns	•3
Address access time	taa		45	_	55		70	ns	*3, *
Output buffer turn-off delay	toff1	0	25	0	30	0	40	ns	•7
referenced to CAS									
Output buffer turn-off delay	toff2	0	25	0	30	0	40	ns	•7
referenced to OE									
Read command setup time	trcs	0		0		0		ns	
Read command hold time	trch	0		0	_	0		ns	*12
Read command hold time	trrh	10		10		10		ns	*12
referenced to RAS									
RAS to column address	trad	20	55	20	65	25	80	ns	*5, *
delay time									
Page mode cycle time	tPC	55		65		80		ns	
CAS precharge time	tcp	10		15		20		ns	
Access time from CAS precharge	tacp		50		60		75	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Item	Symbol	HM53	4253-10	HM53	4253-12	HM53	4253-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0		0		ns	+9
Write command hold time	twch	25		25		30		ns	
Write command pulse width	twp	15		20		25		ns	
Write command to RAS lead time	trwl	30		35		40		ns	
Write command to CAS lead time	tcwl	30		35		40		ns	
Data-in setup time	tos	0		0		0		ns	*10
Data-in hold time	toh	25		25	_	30		ns	*10
WE to RAS setup time	tws	0	-	0		0	******	ns	
WE to RAS hold time	twH	15		15		20		ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	t MH	15	_	15		20		ns	
OE hold time referenced to WE	toeh	10		15		20		ns	
Page mode cycle time	tPC	55		65		80		ns	
CAS precharge time	t CP	10		15		20		ns	

Read-Modify-Write Cycle

Item	Symbol	HM5	34253-10	HM5	34253-12	HM5	34253-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	trwc	255		295		350		ns	
RAS pulse width	trws	165	10000	195	10000	240	10000	ns	
CAS to WE delay	tcwd	65		75		90		ns	*9
Column address to WE delay	tawd	80		95		120		ns	*9
OE to data-in delay time	todd	25		30		40		ns	
Access time from RAS	trac		100		120		150	ns	*2,*3
Access time from CAS	tcac		30		35		40	ns	*3,*5
Access time from OE	toac		30		35		40	ns	*3
Address access time	taa		45		55		70	ns	*3,*6
RAS to column address delay	trad	20	55	20	65	25	80	ns	*5,*6
Output buffer turn-off delay referenced to \overline{OE}	toff2	0	25	0	30	0	40	ns	
Read command setup time	trcs	0		0		0		ns	
Write command to RAS lead time	trwl	30		35	-	40		ns	
Write command to CAS lead time	tcwl	30		35		40		ns	
Write command pulse width	twp	15		20		25		ns	
Data-in setup time	tos	0		0		0		ns	*10
Data-in hold time	ton	25		25		30		ns	*10
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twH	15		15		20	-	ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	tmH	15		15		20		ns	
OE hold time referenced to WE	toeh	10		15		20		ns	

Refresh Cycle

Item	Symbol	HM534	253-10	HM534253-12		HM53	Unit	Note	
		Min	Max	Min	Max	Min	Max	-	
CAS setup time	tcsr	10		10		10		ns	
(CAS-before-RAS refresh)									
CAS hold time	tchr	20		25		30		ns	
(CAS-before-RAS refresh)									
RAS precharge to CAS hold time	trpc	10		10		10		ns	

Transfer Cycle

Item	Symbol	HM53	4253-10	HM53	34253-12	HM53	34253-15	Unit	Note
	•	Min	Max	Min	Max	Min	Max		
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
SE to RAS setup time	tes	0		0		0		ns	
SE to RAS hold time	teh	15		15		20		ns	
RAS to SC delay time	tsrd	25		30		35		ns	
SC to RAS setup time	tsrs	30		40		45		ns	
RAS to QSF delay time	t RQD		100		120		150	ns	*4
RAS to QSF (high) delay time	trqн		TBD		TBD		TBD	ns	
Serial data input delay time	tsiD	50		60		75		ns	
from RAS									
Serial data input to RAS	tszr		10		10		10	ns	
delay time									
Serial output buffer turn-off	tsrz	10	50	10	60	10	75	ns	*7
delay from RAS									
RAS to Sout (Low-Z) delay time	trlz	5	_	10		10		ns	
Serial clock cycle time	tscc	30		40		60		ns	
Access time from SC	tsca		30		40		50	ns	•4
Serial data out hold time	tsон	7	_	7	-	7		ns	*4
SC pulse width	tsc	10		10		10	_	ns	
SC precharge width	tscp	10		10		10		ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	tsih	15		20		25		ns	

Serial Read Cycle

Item	Symbol	HM53	4253-10	HM53	34253-12	HM53	4253-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30		40		60		ns	
Access time from SC	tsca		30		40		50	ns	*4
Access time from SE	tsea		25		30		40	ns	*4
Serial data-out hold time	tsон	7		7		7		ns	•4
SC pulse width	tsc	10	-	10		10		ns	
SC precharge width	tscp	10		10	-	10		ns	
Serial output buffer turn-off	tsez	0	25	0	25	0	30	ns	•7
delay from SE									
Last SC to QSF delay time	tsQD	_	TBD	_	TBD	_	TBD	ns	*4

Serial Write Cycle

Item	Symbol	HM534	253-10	HM53	4253-12	HM53	4253-15	Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30		40	_	60		ns	
SC pulse width	tsc	10	_	10		10		ns	
SC precharge width	tscp	10		10		10		ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	tsih	15		20		25		ns	
Serial write enable setup time	tsws	0		0		0		ns	
Serial write enable hold time	tswn	30		35		50		ns	
Serial write disable setup time	tswis	0		0		0		ns	
Serial write disable hold time	tswih	30		35		50		ns	

Flash Write Cycle

Item	Symbol	HM534	HM534253-10		HM534253-12		HM534253-15		Note
		Min	Max	Min	Max	Min	Max		
Flash write cycle time	trcfw	230		265		310		ns	
RAS pulse width	trcsfw	140		165		200		ns	
WE to RAS setup time	tws	0		0		0		ns	
WE to RAS hold time	twn	15		15		20		ns	
CAS high level hold time referenced to RAS	tchhr	20		25		30		ns	
Mask data to RAS setup time	tms	0		0		0		ns	
Mask data to RAS hold time	t MH	15		15		20		ns	


Notes:

- *1. AC measurements assume $t_T = 5$ ns.
- *2. Assume that $tRCD \le tRCD \pmod{max}$ and $tRAD \le tRAD \pmod{max}$.
 - If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- *4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- *5. When tRCD ≥ tRCD (max) and tRAD ≤ tRAD (max), access time is specified by tCAC.
- *6. When tRCD ≤ tRCD (max) and tRAD ≥ tRAD (max), access time is specified by tAA.
- *7. toff (max) is defined as the time at which the output achieves the open circuit condition (VoH-200 mV, VoL+200 mV).
- *8. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- *9. When twcs≥twcs (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.


 When tAWD ≥ tAWD (min) and tcwD ≥ tCWD (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data out pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.
- *10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- *11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- *12. If either tRCH or tRRH is satisfied, operation is guaranteed.

Timing Waveforms

Read Cycle




Early Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Delayed Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Read Cycle




Page Mode Write Cycle (Early Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Delayed Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



Hidden Refresh Cycle




Special Read Initialization Cycle (1) 11,12




- Notes: *1. When the previous data transfer cycle is a special read transfer cycle or special read initialization cycle, it is specified as special read initialization cycle (1).
 - *2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
 - *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Special Read Initialization Cycle (2) 11.12



- Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is specified as special read initialization cycle (2).
 - *2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
 - *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


Special Read Transfer Cycle 11, 12



Notes: *1. When QSF is low level at the falling edge of \overline{RAS} , the special read transfer cycle is not performed.


- *2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
- *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Pseudo Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Write Transfer Cycle




Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Serial Read Cycle




Serial Write Cycle




Notes: *1. When \overline{SE} is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented. *2. Address 0 is accessed next to address 511.

Serial Read Cycle (Around Address 511 in SAM)




Note *1. Address (i) is the SAM start address provided in the previous special read transfer cycle. When special read transfer cycle isn't executed (QSF remains in high level), address 0 is accessed next to address 511.

Color Register Set Cycle (Early Write)




Note: *1. The level of address pin is don't care, but cannot be changed in this period.

Color Register Set Cycle (Delayed Write)



Note: *1. The level of address pin is don't care, but cannot be changed in this period.

Flash Write Cycle



HM538121JP/ZP-10/12/15—Preliminary

131,072 × 8-Bit Multiport CMOS Video Random Access Memory

■ DESCRIPTION

The HM538121 is a 1-Mbit multiport video RAM equipped with a 128-kword \times 8-bit dynamic RAM and a 256-word \times 8-bit SAM (serial access memory). It's RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

■ FEATURES

Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability

SAM: 30/40/50ns (max.)

SAM: 30/40/60ns (min.)

Low Power

Active RAM: 385mW (max.) SAM: 275mW (max.) 40mW (max.) Standby

High Speed Page Mode Capability

Mask Write Mode Capability

 Bidirectional Data Transfer Cycle Between RAM and SAM Capability

Real Time Read Transfer Capability


3 Variations of Refresh (8ms/512 Cycles)

RAS-Only Refresh CAS-Before-RAS Refresh Hidden Refresh

TTL Compatible

■ ORDERING INFORMATION

Part No.	Access	Package
HM538121JP-10	100ns	400-mil 40-pin
HM538121JP-12	120ns	Plastic SOJ
HM538121JP-15	150ns	(CP-40D)




PIN ARRANGEMENT

sc _	1	40 🔲 V _{SS1}
SI/O ₀	2	39 🔲 SI/O ₇
SI/O ₁	3	38 🔲 SI/O ₆
SI/O ₂	4	37 🔲 SI/O ₅
SI/O ₃	5	36 🔲 SI/O4
DT/OE _	6	35 🔲 SE
1/0₀ [7	34 🔲 1/07
I/O ₁	8	33 🔲 I/O ₆
I/O ₂	9	32 🔲 I/O ₅
I/O ₃	10	31 🔲 1/O4
Vcc1	11	30 🔲 V _{SS2}
WE [12	29 🔲 NC
NC [13	28 🔲 NC
RAS [14	27 🔲 CAS
NC [15	26 🔲 NC
A8 🗌	16	25 🔲 A ₀
A6 _	17	24 🔲 A ₁
A5 🗌	18	23 🔲 A ₂
A4 [19	22 🔲 A ₃
Vcc2	20	21 🔲 A ₇
'	(To	p View)
L		

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/ Output Enable
SC	Serial Clock
SE	SAM Port Enable
v _{cc}	Power Supply
V _{SS}	Ground
NC	Non Connection
	L

■ BLOCK DIAGRAM



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM538121.

Table 1. Operation Cycles of the HM538121

Inp	out Level at Edge of	Operation Cycle		
CAS	DT/OE	WE	SE	
Н	Н	Н	X	RAM Read/Write
Н	Н	L	X	Mask Write
Н	L	H	X	Read Transfer
Н	L	L	Н	Pseudo Transfer
Н	L	L	L	Write Transfer
L	X	X	X	CBR Refresh

NOTE: X = Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0\text{-}A_8$ (input pins): Row address is determined by $A_0\text{-}A_8$ level at the falling edge of \overline{RAS} . Column address is determined by $A_0\text{-}A_7$ level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at

the falling edge of \overline{RAS} , the HM538121 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. $\overline{(WE level at)}$ the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₇ (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀–SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

OPERATION OF HM538121

Operation of RAM Port

RAM Read cycle ($\overline{\text{DT}}/\overline{\text{OE}}$ high, $\overline{\text{CAS}}$ high, at the falling edge of $\overline{\text{RAS}}$)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data is output through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (tAA) and RAS to column address delay time (tRAD) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are set low after $\overline{\text{RAS}}$ is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written, $\overline{\text{WE}}$ should be high at the falling edge of $\overline{\text{RAS}}$ to distinguish normal mode from mask write mode.

If $\overline{\text{WE}}$ is set low before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the $\overline{\text{CAS}}$ falling edge.

If $\overline{\text{WE}}$ is set low after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a delayed write cycle. Data is input at the $\overline{\text{WE}}$ falling edge. I/O does not become high impedance in this cycle, so data should be entered with $\overline{\text{OE}}$ in high.

If WE is set low after t_{CWD} (min.) and t_{AWD} (min.) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting OE high.

 Mask Write Mode (WE low at the falling edge of RAS

If WE is set low at the falling edge of RAS, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of RAS. Then the data is written in high I/O pins and masked in low ones and internal data is pre-

served. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle (DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RAS} max. (10 μ s).

Transfer Operation

HM538121 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{\text{DT/OE}}$ low at the falling edge of $\overline{\text{RAS}}$. They have following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Read transfer cycle: RAM → SAM
 - (b) Write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O) Read transfer cycle: SI/O output Pseudo transfer cycle, write transfer cycle: SI/O input
- (4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by setting $\overline{\text{DT/OE}}$ low and $\overline{\text{WE}}$ high at the falling edge of $\overline{\text{RAS}}$. The row address data (256 \times 8 bit) determined by this cycle is transferred synchronously at the rising of $\overline{\text{DT/OE}}$. After the rising edge of $\overline{\text{DT/OE}}$, the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing t_{SDD} (min.) is specified between the last SAM access before transfer and $\overline{\text{DT/OE}}$ rising edge, and t_{SDH} (min.) between the first SAM access and $\overline{\text{DT/OE}}$ rising edge (see figure 1).






Figure 1. Real Time Read Transfer

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after t_{RLZ} (min.) after the \overline{RAS} falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because $\underline{\text{data}}$ in RAM isn't rewritten. This cycle starts when $\overline{\text{CAS}}$ is high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ low, and $\overline{\text{SE}}$ high, at the falling edge of $\overline{\text{RAS}}$. The output buffer in SI/O becomes high impedance within t_{SRZ} (max.) from the $\overline{\text{RAS}}$ falling edge. Data should be input to SI/O later than t_{SID} (min.) to avoid data contention. SAM access becomes enabled after t_{SRD} (min.) after $\overline{\text{RAS}}$ becomes high. In this cycle, SAM access is inhibited during $\overline{\text{RAS}}$ low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, $\overline{\text{DT}}/\overline{\text{DE}}$ low, $\overline{\text{WE}}$ low, and $\overline{\text{SE}}$ low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, \overline{SAM} access becomes enabled after \overline{tasphi} (min.) after \overline{tasphi} becomes high. SAM access is inhibited during \overline{tasphi} low. In this period, SC should not be raised.

■ SAM PORT OPERATION

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If SE is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so SE high can mask data for SAM.

■ REFRESH

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because CAS internal circuits don't operate. To distinguish this cycle from data transfer cycle, DT/OE should be high at the falling edge of RAS.

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS-only refresh cycles because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage(1)	V _T	-1.0 to +7.0	v
Power Supply Voltage ⁽¹⁾	v _{cc}	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE:

1. Relative to V_{SS}.

\blacksquare RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to 70 °C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage(1)	V _{CC}	4.5	5.0	5.5	V
Input High Voltage(1)	V _{IH}	2.4		6.5	V
Input Low Voltage(1)	V _{IL}	-0.5(2)	_	0.8	V

NOTES:

1. All voltages referenced to VSS.

2. -3.0V for pulse width ≤ 10 ns.

\blacksquare DC CHARACTERISTICS (T_a = 0 to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

T		Test	Conditions	HM538121-10		HM538121-12		HM538121-15		
Item	Symbol	RAM Port	SAM Port	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	I _{CC1}	DAS GAS Continu	$SC, \overline{SE} = V_{IH}$		70	_	60	_	50	mA
Operating Current	I _{CC7}	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = Min$.	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	120		100		80	mA
	I_{CC2}		$SC, \overline{SE} = V_{IH}$		7		7	_	7	mA
Standby Current	I _{CC8}	\overline{RAS} , $\overline{CAS} = V_{IH}$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	50		40	_	30	mA
DAS Only Defresh	I _{CC3}	RAS Cycling	$SC, \overline{SE} = V_{IH}$	_	60		50	_	40	mA
RAS-Only Refresh Current	I _{CC9}	$\overline{CAS} = V_{IH}$ $t_{RC} = Min.$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	110	_	90	_	70	mA
	I _{CC4}	CAS Cycling	$SC, \overline{SE} = V_{IH}$		65		55	-	45	mA
Page Mode Current	I _{CC10}	$\overline{RAS} = V_{IL} t_{RC} = Min.$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	115	_	95		75	mA
CAS-Before-RAS Refresh	I _{CC5}	DAG Continue	$SC, \overline{SE} = V_{IH}$	_	60	_	50	_	40	mA
Current	I _{CCII}	RAS Cycling t _{RC} = Min.	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	110		90	_	70	mA
	I _{CC6}	RAS, CAS Cycling	$SC, \overline{SE} = V_{IH}$		90	_	90	_	90	mA
Data Transfer Current	I _{CC12}	$t_{RC} = Min.$	$\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = Min$.	_	125	_	125	_	125	mA
Input Leakage Current	I _{LI}			-10	10	-10	10	-10	10	μΑ
Output Leakage Current	I _{LO}			-10	10	-10	10	-10	10	μΑ
Output High Voltage	V _{OH}		= -2mA	2.4	_	2.4		2.4	_	V
Output Low Voltage	V _{OL}	I _{OL}	= 4.2mA		0.4	_	0.4	_	0.4	V

■ CAPACITANCE ($T_a = 25$ °C, $V_{CC} = 5V$, f = 1MHz, Bias: Clock, I/O = V_{CC} , address = V_{SS})

Parameter	Symbol	Min.	Тур.	Max.	Unit
Address	C _{I1}	_		5	pF
Clocks	C ₁₂			5	pF
I/O, SI/O	C _{I/O}			7	pF

\blacksquare AC CHARACTERISTICS ($T_a=0$ to $70^{\circ}C,\,V_{CC}=5V\,\pm\,10\%,\,V_{SS}=0V)$ (1), (11)


• Test Conditions

• Input Rise and Fall Time: 5ns

• Output Load: See Figures

• Input Timing Reference Levels: 0.8V, 2.4V

• Output Timing Reference Levels: 0.4V, 2.4V



^{*}Including scope and jig.

• Common Parameter

Parameter	Comphal	HM53	8121-10	HM53	8121-12	HM53	8121-15	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Random Read or Write Cycle Time	t _{RC}	190	_	220	_	260	_	ns	
RAS Precharge Time	t _{RP}	80	_	90	_	100	_	ns	
RAS Pulse Width	t _{RAS}	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t _{CAS}	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	15	_	15	_	20	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	20		20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t _{RSH}	30	_	35	_	40	_	ns	
CAS Hold Time	t _{CSH}	100	_	120	_	150		ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t _T	3	50	3	50	3	50	ns	8
Refresh Period	t _{REF}	_	8	_	8	_	8	ms	
DT to RAS Setup Time	t _{DTS}	0	_	0	_	0	_	ns	
DT to RAS Hold Time	t _{DTH}	15	_	15	_	20	_	ns	
Data-In to OE Delay Time	t _{DZO}	0	_	0	_	0	_	ns	
Data-In to CAS Delay Time	t _{DZC}	0	_	0		0		ns	

• Read Cycle (RAM), Page Mode Read Cycle

Parameter	Cumbal	HM53	8121-10	HM538121-12		HM538121-15		Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	100		120		150	ns	2, 3
Access Time From CAS	t _{CAC}	_	30	_	35	_	40	ns	3, 5
Access Time From OE	t _{OAC}	_	30		35		40	ns	3
Address Access Time	t _{AA}	_	45		55	_	70	ns	3, 6
Output Buffer Turn Off Delay Referenced to CAS	t _{OFF1}	0	25	0	30	0	40	ns	7
Output Buffer Turn Off Delay Referenced to OE	t _{OFF2}	0	25	0	30	0	40	ns	7
Read Command Setup Time	t _{RCS}	0	_	0		0		ns	
Read Command Hold Time	t _{RCH}	0		0	_	0	_	ns	12
Read Command Hold Time Referenced to RAS	t _{RRH}	10		10		10		ns	12
RAS to Column Address Delay Time	t _{RAD}	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t _{PC}	55	_	65	_	80	_	ns	
CAS Precharge Time	t _{CP}	10		15	_	20	_	ns	
Access Time From CAS Precharge	t _{ACP}		50	_	60		75	ns	

• Write Cycle (RAM), Page Mode Write Cycle

Domomotou	Cumbal	HM538121-10 HM53		HM53	8121-12	HM53	8121-15	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
Write Command Setup Time	t _{WCS}	0	_	0	_	0	_	ns	9
Write Command Hold Time	t _{WCH}	25	_	25		30		ns	
Write Command Pulse Width	t _{WP}	15		20	_	25		ns	
Write Command to RAS Lead Time	t _{RWL}	30		35		40	_	ns	
Write Command to CAS Lead Time	t _{CWL}	30	_	35	_	40	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	ns	10
Data-In Hold Time	t _{DH}	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	t _{WS}	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15	_	15		20	_	ns	
Mask Data to RAS Setup Time	t _{MS}	0		0	_	0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	t _{OEH}	10		15		20	_	ns	
Page Mode Cycle Time	t _{PC}	55	_	65		80	_	ns	
CAS Precharge Time	t _{CP}	10	_	15		20	_	ns	

• Read-Modify-Write Cycle

Parameter	C	HM53	8121-10	HM538121-12		HM538121-15		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Read Modify Write Cycle Time	t _{RWC}	255		295		350	_	ns	
RAS Pulse Width	t _{RWS}	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t _{CWD}	65	_	75		90	_	ns	9
Column Address to WE Delay	t _{AWD}	80	_	95	_	120	I —	ns	9
OE to Data-In Delay Time	t _{ODD}	25	_	30	_	40	_	ns	
Access time from RAS	t _{RAC}		100	_	120	_	150	ns	2, 3
Access Time from CAS	t _{CAC}	_	30	_	35	_	40	ns	3, 5
Access Time from OE	t _{OAC}	_	30	_	35		40	ns	3
Address Access Time	t _{AA}	_	45	_	55	_	70	ns	3, 6
RAS to Column Address Delay	t _{RAD}	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-Off Delay Referenced to OE	t _{OFF2}	0	25	0	30	0	40	ns	
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns	
Write Command to RAS Lead Time	t _{RWL}	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t _{CWL}	30	_	35	_	40	_	ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	ns	10
Data-In Hold Time	t _{DH}	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15		15	_	20	_	ns	
Mask Data to RAS Setup Time	t _{MS}	0		0	_	0	_	ns	
Mask Data to RAS Hold Time	t _{MH}	15		15	_	20	_	ns	
OE Hold Time Referenced to WE	t _{OEH}	10		15	_	20	_	ns	

• Refresh Cycle

Parameter	Symbol	HM538121-10		HM538121-12		HM538121-15		Unit	Note
Parameter	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Oilt	Note
CAS Setup Time (CAS-Before-RAS Refresh)	t _{CSR}	10		10	_	10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh)	t _{CHR}	20	_	25	_	30	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10		10		ns	

• Transfer Cycle

Parameter	0 1 1	HM53	8121-10	HM538121-12		HM538121-15		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
WE to RAS Setup Time	t _{WS}	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t _{WH}	15	_	15	_	20	_	ns	
SE to RAS Setup Time	t _{ES}	0	_	0		0	_	ns	
SE to RAS Hold Time	t _{EH}	15	_	15	_	20	_	ns	
RAS to SC Delay Time	t _{SRD}	25	_	30		35	_	ns	
SC to RAS Setup Time	t _{SRS}	30		40		45	_	ns	
DT Hold Time from RAS	t _{RDH}	TBD	_	TBD	_	TBD	_	ns	
DT Hold Time from CAS	t _{CDH}	20	_	30	_	45		ns	
Last SC to DT Delay Time	t _{SDD}	5	_	5	_	10	_	ns	
First SC to DT Hold Time	t _{SDH}	TBD	_	TBD	_	TBD	_	ns	
DT to RAS Lead Time	t _{DTL}	50	_	50	_	50	_	ns	
DT Hold Time Referenced to RAS High	t _{DTHH}	20	_	25	_	30	_	ns	
DT Precharge Time	t _{DTP}	30	_	35	_	40	_	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	_	60		75		ns	
Serial Data Input to RAS Delay Time	t _{SZR}	_	10	_	10	_	10	ns	
Serial Output Buffer Turn-Off Delay from RAS	t _{SRZ}	10	50	10	60	10	75	ns	7
RAS to Sout (Low Z) Delay Time	t _{RLZ}	5	_	10	_	10	_	ns	
Serial Clock Cycle Time	t _{SCC}	30		40	_	60	_	ns	
Access Time from SC	t _{SCA}	_	30	_	40	_	50	ns	4
Serial Data Out Hold Time	t _{SOH}	7		7		7	_	ns	4
SC Pulse Width	t _{SC}	10	_	10	_	10	_	ns	
SC Precharge Width	t _{SCP}	10	_	10	_	10		ns	
Serial Data-In Setup Time	t _{SIS}	0	_	0	_	0	_	ns	
Serial Data-In Hold Time	t _{SIH}	15	_	20	_	25	_	ns	

• Serial Read Cycle

Parameter	Symbol	HM538121-10		HM538121-12		HM538121-15		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Serial Clock Cycle Time	t _{SCC}	30		40		60	_	ns	
Access Time from SC	t _{SCA}	_	30	_	40	_	50	ns	4
Access Time from SE	t _{SEA}		25	_	30	_	40	ns	4
Serial Data-Out Hold Time	t _{SOH}	7		7	_	7		ns	4
SC Pulse Width	t _{SC}	10	_	10	_	10	_	ns	
SC Precharge Width	t _{SCP}	10	_	10		10		ns	
Serial Output Buffer Turn-Off Delay from SE	t _{SEZ}	0	25	0	25	0	30	ns	7

Serial Write Cycle

Parameter	Cumbal	HM538121-10		HM538121-12		HM538121-15		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Serial Clock Cycle Time	t _{SCC}	30	_	40	_	60	_	ns	
SC Pulse Width	t _{SC}	10	_	10	_	10	_	ns	
SC Precharge Width	t _{SCP}	10	_	10	_	10	_	ns	
Serial Data-In Setup Time	t _{SIS}	0	_	0	_	0	_	ns	
Serial Data-In Hold Time	t _{SIH}	15	_	20	_	25	_	ns	
Serial Write Enable Setup Time	t _{SWS}	0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	t _{SWH}	30	l –	35	_	50	_	ns	
Serial Write Disable Setup Time	t _{SWIS}	0	I —	0	-	0		ns	
Serial Write Disable Hold Time	t _{SWIH}	30	l –	35	_	50	_	ns	


NOTES:

- 1. AC measurements assume t_T=5ns.
- Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50pF.
- 5. When $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max), access time is specified by t_{CAC} .
- 6. When $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max), access time is specified by t_{AA} .
- 7. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition (V_{OH} 200mV, V_{OL} + 200mV).
- 8. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 9. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- 12. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle



NOTE:
1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




• Delayed Write Cycle



NOTE: 1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

• Read-Modify-Write Cycle




NOTE:


1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.



• Page Mode Read Cycle




• Page Mode Write Cycle (Early Write)




NOTE: 1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

• Page Mode Write Cycle (Delayed Write)




NOTE:
1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


• RAS-Only Refresh Cycle




• CAS-Before-RAS Refresh Cycle



• Hidden Refresh Cycle




• Read Transfer Cycle (1) (1), (2)



NOTES: 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

- 2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance).
- 3. CAS and SAM start address don't need to be specified every cycle if SAM start address is not changed.

• Read Transfer Cycle (2) (1), (2)




NOTES: 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

- 2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance).
- 3. CAS and SAM start address don't need to be specified every cycle if SAM start address is not changed.




• Pseudo Transfer Cycle




NOTE: 1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

• Write Transfer Cycle




NOTE: 1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

Serial Read Cycle



• Serial Write Cycle



NOTES: 1. When \overline{SE} is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

2. Address 0 is accessed next to address 255.



Section 5 MOS Dynamic RAM



HM50464 Series

65536-word x 4-bit Dynamic Random Access Memory

- FEATURES
- Page mode capability
- Single 5V (±10%)
- On chip substrate bias generator
- Low power: 350 mW active, 20 mW standby
 High speed: Access Time 120ns/150ns/200ns
- Output data controlled by CAS or OE
- TTL compatible
- 256 refresh cycles 4 ms
- 3 variations of refresh RAS only refresh

1/0 1/0 1/01/0

CAS before RAS refresh

Hidden refresh


■ ORDERING INFORMATION

BLOCK DIAGRAM

Type No.	Access Time	Package
HM50464P-12	120ns	
HM50464P-15	150ns	300 mil 18 pin Plastic DIP
HM50464P-20	200ns	riastic Dir
HM50464CP-12	120ns	
HM50464CP-15	150ns	18 pin PLCC
HM50464CP-20	200ns	

Vas Generator

HM50464CP Series



HM50464P Series

(DP-18B)

HM50464CP Series




(CP-18)

■ PIN ARRANGEMENT

HM50464P Series

	1
OE 1	18 Vss
I/O1 2	17 I/O4
I/O2 3	16 CAS
WE 4	15 I/O3
RAS 5	14 Ao
A1 6	13 A1
A ₂ 7	12 A2
A3 8	11 A3
Vcc 9	10 A7
	,
(Top View)

$\overline{A_0 - A_7}$	Address Inputs
CAS	Column Address Strobe
I/O1 - I/O4	Data In/Data Out
ŌĒ	Output Enable
RAS	Row Address Strobe
WE	Read/Write Input
V _{CC}	Power (+5V)
VSS	Ground
A ₀ - A ₇ (Row)	Refresh Address Inputs



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1 to +7	V
Supply Voltage relative to V_{SS}	V _{CC}	-1 to +7	v
Operating Temperature (Ambient)	Topr	0 to +70	°C
Storage Temperature (Ambient)	Tstg	-55 to +125	°C
Power Dissipation	P_T	1.0	w
Short Circuit Output Current	lout	50	mA.

■ RECOMMENDED DC OPERATING CONDITION ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min.	typ.	max.	unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	v
Input High Voltage	V _{IH}	2.4	-	6.5	v
Input Low Voltage	VII	-1.0	_	0.8	V

Note) All voltage referenced to V_{SS}.

■ DC ELECTRICAL CHARACTERISTICS ($Vcc = 5V \pm 10\%$, Vss = 0V, Ta = 0 to +70°C)

Parameter	Symbol	HM50464-12		HM50464-15		HM50464-20		Unit	Note
	Symbol	min.	max.	mın	max.	mın.	max.	1 Unit	Mote
Operating Current (t _{RC} = min)	Icci	-	83	-	70	-	55	mA	1
Standby Current ($\overline{RAS} = V_{IH}$, Dout = Disable)	I _{CC2}	-	4.5	-	4.5	-	4.5	mA	
Refresh Current (\overline{RAS} only refresh, t_{RC} = min.)	I _{CC3}	-	62	-	53	-	42	mA	
Standby Current (RAS = V _{IH} , Dout = Enable)	I _{CC5}	_	10	-	10	-	10	mA	1
Refresh Current (CAS before RAS refresh, tRC = min.)	I _{CC6}	_	69	T -	58	-	45	mA	1
Operating Current (Page mode, tpc = min)	I _{CC7}	_	57	-	48	-	37	mA	1
Input Leakage Current (0 < Vin < 7V)	I_{LI}	-10	10	-10	10	-10	10	μА	
Output Leakage Current (0 < Vout < 7V, Dout = Disable)	1 _{LO}	-10	10	-10	10	-10	10	μA	
Output High Voltage (fout = -5 mA)	V _{OH}	2.4	Vcc	2.4	Vcc	2.4	Vcc	V	
Output Low Voltage (Iout = 4 2 mA)	VOL	0	0.4	0	0.4	0	0.4	V	

Note) 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max. is specified at the output open condition

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, Ta = 25°C)

Parai	neter	Symbol	typ.	max.	Unit	Note
Input Capacitance	Address	CI1	_	5	pF	1
	RAS, CAS, WE, OE	CI2	_	10	pF	1
Output Capacitance	Data In/Data Out	CI/O	_	10	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $(Vcc = 5V \pm 10\%, Vss = 0V, Ta = 0 \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	HM50464-12		HM50464-15		HM50464-20		Unit	N-40
	Symbol	mın	max	mın.	max.	min.	max.	Unit	Note
Access Time from RAS	tRAC	-	120	_	150		200	ns	2, 3
Access Time from CAS	1CAC	-	60	-	75	-	100	ns	3,4
Output Buffer Turn-off Delay referenced to CAS	t _{OFF} 1	_	30	_	40	-	50	ns	5
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	6
Random Read or Write Cycle Time	^t RC	220	-	260	-	330	-	ns	
RAS Precharge Time	tRP	90	-	100	-	120	-	ns	
RAS Pulse Width	IRAS	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	†CAS	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	†RCD	25	60	25	75	30	100	ns	7
RAS Hold Time	tRSH	60	_	75		100		ns	
CAS Hold Time	†CSH	120	-	150	-	200	-	ns	
CAS to RAS Precharge Time	tCRP	10	-	10	-	10	-	ns	
Row Address Set-up Time	t _{ASR}	0	-	0	_	0	l –	ns	
Row Address Hold Time	†RAH	15	_	15	_	20	_	ns	

(to be continued)

Parameter	Symbol	HM50	464-12	HM50)464-15	HM50	0464-20	Linis	Note
Parameter	Symbol	min.	max.	min.	max.	min.	max.	Unit	Mote
Column Address Set-up Time	IASC	0	-	0	-	0	-	ns	
Column Address Hold Time	[†] CAH	20	_	25	-	30	-	ns	
Column Address Hold Time referenced to RAS	I'AR	80	-	100	-	130	-	ns	1
Write Command Set-up Time	t wcs	0	-	0	_	0	T -	ns	.8
Write Command Hold Time	1 WCH	40	-	45	-	55	-	ns	
Write Command Hold Time referenced to RAS	1 WCR	100	_	120	-	155	-	ns	
Write Command Pulse Width	t WP	40	_	45	-	55	-	ns	
Write Command to RAS Lead Time	t _{RWL}	40	-	45	-	55	-	ns	
Write Command to CAS Lead Time	†CWL	40	-	45	-	55	-	ns	
Data-in Set-up Time	† DS	0	_	0	-	0	-	ns	9
Data-in Hold Time	† DH	40	-	45	-	55	-	ns	9
Data-in Hold Time referenced to RAS	† DHR	100	_	120	-	155	 	ns	
Read Command Set-up Time	†RCS	0	-	0	-	0	T -	ns	
Read Command Hold Time referenced to CAS	† RCH	0	-	0	-	0	-	ns	
Read Command Hold Time referenced to RAS	trrh	10	-	10	-	10	-	ns	
Refresh Period	t _{REF}	-	4	-	4	-	4	ms	
Read-Write Cycle Time	1RWC	305	_	360	-	450	-	ns	
CAS to WE Delay Time	†CWD	100	-	125	-	160	-	ns	8
RAS to WE Delay Time	†RWD	160	-	200	-	260	-	ns	8
CAS Precharge Time	† CPN	50	 	60	-	80	-	ns	
CAS Set-up Time (CAS before RAS refresh)	†CSR	10	_	10	-	10	-	ns	
CAS Hold Time (CAS before RAS refresh)	¹ CHR	120		150	-	200	T -	ns	
RAS Precharge to CAS Hold Time	†RPC	0	-	0	-	0	-	ns	
Access Time from OE	TOAC	-	30		35	T -	45	ns	
Output Buffer Turn-off Delay referenced to OE	†OFF2	-	30	-	40	T -	50	ns	I
OE to Data-in Delay Time	topp	30	-	40	-	50	-	ns	
OE Hold Time referenced to WE	[†] OEH	25	-	30	-	40	-	ns	1
Page Mode Cycle Time	1PC	120	-	145	-	190	-	ns	
CAS Precharge Time (for Page-mode Cycle Only)	†CP	50	T =	60	_	80	-	ns	
CAS Read-modify-write Cycle Time (Page-mode)	†PCM	205	l -	245	-	310	-	ns	I


Notes)

- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assume that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.


 3. Measured with a load circuit equivalent to 2TTL
- loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max). 5. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively be tCAC.
- 8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 9. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 10. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization of cycles.
- Minimum of 8 CAS before RAS refresh is required before using internal refresh counter.
- 12. In delayed write or read-modify-write cycles, OE must disable output buffers prior to applying data to the device.

TIMING WAVEFORMS


READ CYCLE




• EARLY WRITE CYCLE




• DELAYED WRITE CYCLE




. READ MODIFY WRITE CYCLE




• RAS ONLY REFRESH CYCLE




• HIDDEN REFRESH CYCLE




• CAS BEFORE RAS REFRESH CYCLE




• COUNTER TEST




• PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



• PAGE MODE READ MODIFY WRITE CYCLE



HM50256 Series

262144-word×1-bit Dynamic Random Access Memory

FEATURES


- Industry Standard 16-Pin DIP, 18-Pin PLCC, 16-Pin ZIP
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 350mW active, 20mW standby
- High speed: Access Time 120ns/150ns/200ns(max.)
- Common I/O capability using early write operation
- Page mode capability
- TTL compatible
- 256 refresh cycles · · · (4ms)
- 3 variations of refresh · · · · RAS only refresh, CAS before RAS refresh,
 Hidden refresh

■ ORDERING INFORMATION

Access Time	Package			
120ns	200 !! 16 ! Pl +! -			
150ns	300 mil 16 pin Plastic			
200ns	DIP			
120ns				
150ns	16 pin Plastic ZIP			
200ns				
120ns				
150ns	18 pin PLCC			
200ns				
	120ns 150ns 200ns 120ns 150ns 200ns 120ns 150ns			

PIN ARRANGEMENT

● HM50256P Series ● HM50256CP Series ● HM50256ZP Series







(DP-16B)

HM50256CP Series



(CP-18)

HM50256ZP Series




■ PIN DESCRIPTION

A ₀ ~A ₁	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground
A,~A,	Refresh Address Inputs



■BLOCK DIAGRAM



MADSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} -1V to +7V Operating temperature, Ta (Ambient) 0°C to +70°C Storage temperature-55°C to +125°C Short circuit output current 50mA

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	Vcc	4.5	5.0	5.5	v	1
Input High Voltage	V _{IH}	2.4	_	6.5	v	1
Input Low Voltage	VIL	-1.0	_	0.8	v	1

Note) 1. All voltages referenced to Vss

DC ELECTRICAL CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}-5V\pm10\%$, $V_{ss}=0V$)

Parameter	Symbol	HM50	256-12	HM50	256-15	HM50	256-20	Unit	Notes
	Symbol	min	max	mın	max	min	max	Unit	Motes
Operating Current(RAS, CAS = Cycling: trc = min)	Icci	_	83	_	70	_	55	mA	1
Standby Current(RAS - VIN, Dout - High Impedance)	Iccz	_	4.5	_	4.5	_	4.5	mA	
Refresh Current(RAS only Refresh, tac-min)	Iccs	_	62	_	53	_	42	mA	
Standby Current(RAS - VIN, Dout = Enable)	Iccs	_	10	_	10	_	10	mA	1
Refresh Current(CAS before RAS Refresh, tac-min)	Iccs	_	69	I –	58	_	45	mA	
Page Mode Supply Current ($\overline{RAS} = V_{IL}, \overline{CAS} = \text{Cycling}, t_{PC} = \text{min}$)	Icc 7	-	57	_	48	-	37	mA	
Input leakage(0 <v., <7v)<="" td=""><td>Iυ</td><td>-10</td><td>10</td><td>-10</td><td>10</td><td>-10</td><td>10</td><td>μA</td><td></td></v.,>	Iυ	-10	10	-10	10	-10	10	μA	
Output leakage(0 < V _{oot} < 7V, Dout = Disable)	ILO	-10	10	-10	10	-10	10	μA	
Output levels High(Im 5mA)	V _{OH}	2.4	Vcc	2.4	Vcc	2.4	Vcc	v	
Output levels Low(Int-4.2mA)	VoL	0	0.4	0	0.4	0	0.4	v	

Notes) 1. Icc depends on output loading condition when the device is selected. Icc max is specified at the output open condition.



ECAPACITANCE (V_{cc} -5V±10%, T_a -25°C)

Para	meter	Symbol	typ	max	Unit	Notes
Parameter Address, Data-in Clocks	Cn	_	5		1	
	Cn	-	7	pF	1, 2	
Output Capacitance	Data-out	C ₀		7		1. 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS - V_{IN} to disable Dout.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } +70^{\circ}\text{C}, \ V_{cc}=5\text{V}\pm10\%, \ V_{ss}=0\text{V})^{(1), (10), (11)}$

D .		HM50	256-12	HM50	0256-15	HM50	256-20		
Parameter	Symbol	mın	max	mın	max	mın	max	Unit	Notes
Random Read or Write Cycle Time	trc	220		260		330		ns	
Read-Write Cycle Time	trwc	265		310		390		ns	
RAS to CAS Delay Time	trcd	25	60	25	75	30	100	ns	7
Access Time from RAS	trac	-	120	-	150		200	ns	2, 3
Access Time from CAS	tcac		60		75	-	100	ns	3, 4
Output Buffer Turn-off Delay	toff	-	30		40		50	ns	5
Transition Time (Rise and Fall)	tr	3	50	3	50	3	50	ns	6
RAS Precharge Time	trp	90		100	-	120		ns	
RAS Pulse Width	tras	120	10000	150	10000	200	10000	ns	
RAS Hold Time	trsh	60		75	-	100		ns	1
CAS Hold Time	tcs _H	120		150		200		ns	1
CAS Pulse Width	tcas	60	10000	75	10000	100	10000	ns	
CAS to RAS Precharge Time	tcrp	10		10		10		ns	
Row Address Set-up Time	tasr	0		0	-	0	-	ns	
Row Address Hold Time	tr ah	15		15		20	-	ns	
Column Address Set-up Time	tasc	0		0		0		ns	
Column Address Hold Time	tc ah	20		25		30	-	ns	
Column Address Hold Time referenced to RAS	tar	80		100		130		ns	
Read Command Set-up Time	trcs	0		()		0		ns	
Read Command Hold Time referenced to CAS	trch	0		0		0	-	ns	
Write Command Set-up Time	twcs	0	-	0		0		ns	8
Write Command Hold Time	twch	40		45		55		ns	
Write Command Hold Time referenced to RAS	twcr	100		120		155		ns	
Write Command Pulse Width	twp	40	-	45		55		ns	1
Write Command to RAS Lead Time	trwl	40		45		55	-	ns	
Write Command to CAS Lead Time	tcwl	40	-	45		55	_	ns	
Data-ın Set-up Time	tos	0	-	0	-	0		ns	9
Data-ın Hold Time	toн	40	-	45		55		ns	8.9
Data-in Hold Time referenced to RAS	tohr	100		120	-	155		ns	
RAS to WE Delay	trwD	120	-	150		200	-	ns	
CAS to WE Delay	tcw D	60		75	-	100		ns	8
Page Mode Read or Write Cycle	t _P c	120		145	-	190		ns	
Page Mode Read Modify Write Cycle	t _{PCM}	165		195		250	-	ns	
CAS Precharge Time, Page Cycle	tc _P	50		60	-	80		ns	1
Read Command Hold Time referenced to RAS	trrh	10		10		10		ns	1
Refresh Period	tref		4		4		4	ms	
CAS Set-up Time	tcsr	10		10	-	10		ns	
CAS Hold Time (CAS before RAS Refresh)	tchr.	120		150	-	200		ns	
RAS Precharge to CAS Hold Time	trpc	0		0		0	-	ns	


Notes

- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assumes that $t_{RCD} \leq t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max). 5. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and output voltage levels are not referred.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by tCAC.


- 8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters.
 - They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100 µs is required after power-up then execute at least 8 initialization cycles.
- 11. At least, 8 CAS before RAS refesh cycles are required before using internal refresh counter.

TIMING WAVEFORMS


• READ CYCLE




• WRITE CYCLE




• READ MODIFY WRITE CYCLE




● RAS ONLY REFRESH CYCLE




• HIDDEN REFRESH CYCLE




● CAS BEFORE RAS REFRESH CYCLE




• COUNTER TEST




● PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



● PAGE MODE READ MODIFY WRITE CYCLE



HM51256 Series

262144-word×1-bit CMOS Dynamic Random Access Memory

FEATURE

• 262, 144 word x 1 bit DRAM

• Double layer Poly-Si/Policide Process, high performance CMOS

• Power supply voltage: 5V ± 10%

Access time

Row access time: 85/100/120/150ns Address access time: 40/45/55/70ns

Cycle time

Random read/write cycle time: 155/180/210/250ns High speed page mode cycle time: 50/55/65/80ns

Lower power

Standby: 11mW (TTL Level)

1.1mW (CMOS Level: L-version)

Active: 385/330/275/220mW

• Refresh: 256 cycles/4ms

256 cycles/32ms (L-version)

• Refresh function: RAS only refresh, CAS before RAS refresh,

Hidden refresh


• High speed page mode capability

Edge triggered write capability

Fast CAS output control

ORDERING INFORMATION

Type No.	Access Time	Package
HM51256P-8	85ns	
HM51256P-10	100ns	300 mil 16 pin Plastic
HM51256P-12	120ns	DIP
HM51256P-15	150ns	
HM51256CP-8	85ns	
HM51256CP-10	100ns	18 Pin PLCC
HM51256CP-12	120ns	TOTHITLEC
HM51256CP-15	150ns	
HM51256LP-8	85ns	
HM51256LP-10	100ns	300 mil 16 pin Plastic
HM51256LP-12	120ns	DIP
HM51256LP-15	150ns	
HM51256LCP-8	85ns	
HM51256LCP-10	100ns	18 pin PLCC
HM51256LCP-12	120ns	16 pin FLCC
HM51256LCP-15	150ns	
HM51256ZP-8	85ns	
HM51256ZP-10	100ns	
HM51256ZP-12	120ns	
HM51256ZP-15	150ns	16 pin Plastic
HM51256LZP-8	85ns	ZIP
HM51256LZP-10	100ns	
HM51256LZP-12	120ns	
IM51256LZP-12 IM51256LZP-15	150ns	




(ZP-16)

PIN ARRANGEMENT

- HM51256P Series HM51256LP Series
- HM51256CP Series HM51256LCP Series
- HM51256ZP Series HM51256LZP Series

CAS


RAS



A A .	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground
AA,	Refresh Address Inputs

MASSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to VSS -1V to +7V Operating temperature, Ta (Ambient) 0°C to +70°C Storage temperature-55°C to +125°C Short circuit output current 50mA



TRECOMMENDED DC OPERATING CONDITIONS $(T_a=0 \text{ to } +70 \text{ }^{\circ}\text{C})$

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	Vcc	4.5	5.0	5.5	v	1
nput High Voltage	VIH	2.4	_	6.5	v	1
Input Low Voltage	VIL	-1.0	_	0.8	v	1

Note) 1. All voltages referenced to Vss

DC ELECTRICAL CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, Vcc=5V $\pm 10\%$, Vss=0V)

Parameter	Symbol	HM5	1256-8	HM51	256-10	HM51	256-12	HM51	256-15	I Imie	Notes
r at affecter	Symbol	min	max	mın	max	min	max	min	max	Onit	Notes
Operating Current (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = min$)	leci	-	70	_	60		50	_	40	mA	1
Standby Current ($\overline{RAS} = V_{IH}$, Dout = High Impedance)	Ic c 2	-	2	-	2	-	2		2	mΑ	
Refresh Current (\overline{RAS} only Refresh, $t_{RC} = min$)	lecs	_	70	_	60	_	50	_	40	mA	
Standby Current (RAS = VIH, Dout Enable)	lees	-	6	_	6	_	6	_	6	mA	1
Refresh Current (\overline{CAS} before \overline{RAS} Refresh, $t_{RC} = \min$)	Ic c 5	-	60	-	55	_	45	-	35	mA	
High Speed Page Mode Supply Current (RAS = V _{IL} , CAS Cycling, t _{PC} = min)	Ic (6	_	70	-	60	-	50	-	40	mA	1
Standby Current (RAS, CAS = V(c - 0.2V)	Icc 7	_	200		200	-	200	-	200	μA	2
Input leakage (0 < V _{in} < 7V)	Ili	- 10	10	10	10	-10	10	-10	10	μA	
Output leakage (0 < V _{uut} < 7V, Dout = Disable)	II 0	-10	10	-10	10	-10	10	-10	10	μA	
Output levels High $(I_{out} = -5\text{mA})$	Voн	2.4	Vcc	2.4	Vcc	2 4	Vcc	2.4	Vcε	V	
Output levels Low (Inut = 4.2mA)	Vo.	0	0.4	0	0.4	0	04	0	0 4	V	

Notes: 1 he depends on output loading condition when the device is selected, he max, is specified at the output open condition

EXECUTANCE ($V_{cc} = 5V \pm 10\%$, $T_a = 25^{\circ}C$)

	Parameter	Symbol	typ	max	Unit	Notes
Address, Data-in		Cn	-	5		1
Input Capacitance	out Capacitance Address, Data-in Clocks	Cn	_	7	pF	1
Output Capacitance	Data out	G ₁	_	7]	1, 2

Notes) 1 Capacitance measured with Boonton Meter or effective capacitance measuring method 2 CAS - V_{IN} to disable Dout

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } +70^{\circ}\text{C}, V_{CC}=5\text{V}\pm10\%, V_{SS}=0\text{V})$

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

		НМ5	1256-8	HM51	256-10	HM51	256-12	HM51	1256-15		
Parameter	Symbol	min	max	mın	max	mın	max	mın	max	Unit	Notes
Random Read or Write Cycle Time	trc	155	-	180		210	-	250	-	ns	
RAS Precharge Time	trp	60	_	70	_	80	_	90	-	ns	
RAS Pulse Width	tras	55	10000	65	10000	75	10000	95	10000	ns	
CAS Pulse Width	teas	25	-	25	_	30		35	-	ns	
Column Address Set-up Time	tasc	0	-	0	-	0	_	0	_	ns	
Column Address Hold Time	tcah	15		20	-	25	_	30		ns	
Column Address Hold Time to RAS	tar	60	-	75	_	90	_	110	_	ns	
RAS to CAS Delay Time	trcu	20	60	25	75	25	90	30	115	ns	8
RAS to Column Address Delay Time	trad	15	45	20	55	20	65	25	80	ns	9
RAS Hold Time	trsh	20		25	-	30	_	35	-	ns	
CAS Hold Time	tesn	85		100		120	-	150	-	ns	
CAS to RAS Precharge Time	terp	10	-	10		10		10	-	ns	
Row Address Set-up Time	tasr	0	-	0	_	0	_	0	-	ns	
Row Address Hold Time	trah	10	-	15		15	_	20	_	ns	
Transition Time (Rise and Fall)	tr	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tres	_	4	-	4		4	_	4	ms	
			32	-	32		32	_	32	ms	21

Read Cycle

Parameter	Symbol	HM5	1256-8	HM51	256-10	HM51	256-12	HM51	256-15	11	Notes
rarameter	Symbol	mın	max	mın	max	mın	max	mın	max	Unit	Notes
Access Time from RAS	tr 4c	-	85	_	100		120	-	150	ns	2, 3
Access Time from CAS	teac		25		25		30	_	35	ns	3, 4
Access Time from Address	taa	-	40	-	45	-	55	_	70	ns	3,5,14
Read Command Set-up Time	tres	0		0		0	-	0	-	ns	
Read Command Hold Time to CAS	trch	0	-	0	-	0	_	0	_	ns	
Read Command Hold Time to RAS	trrh	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tral	40		45		55	-	70		ns	
Output Buffer Turn-off Time	torr	0	20	0	25	0	30	0	35	ns	6

² This specification is guaranteed only for L version

Write Cycle

Parameter	Symbol	HM5	1256-8	HM5	256-10	HM5	256-12	HM51	256-15	Unit	N7 - 4
rarameter	Symbol	min	max	min	max	min	max	min	max	Omt	Notes
Write Command Set-up Time	tues	0	_	0	_	0	-	0	-	ns	10
Write Command Hold Time	twen	20		25	-	30	-	35		ns	
Write Command Hold Time to RAS	twen	65	-	80	-	95	_	115	-	ns	
Write Command Pulse Width	tu p	15	_	20	-	25	-	30	-	ns	
Write Command to RAS Lead Time	tru L	20	_	25	-	30	_	35	_	ns	i
Write Command to CAS Lead Time	tewi	20	-	25	_	30	-	35	-	ns	
Data-in Set-up Time	tos	0	_	0	-	0	_	0	-	ns	11
Data-ın Hold Time	toн	15	_	20	-	25	-	30	_	ns	10, 11
Data-in Hold Time to RAS	tohr	60	_	75	_	90	_	110	-	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM51	HM51256-8 HM51256-10 H				256-12	HM51			
rarameter	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
Read-Write Cycle Time	trwc	180	_	210	-	245	-	290	-	ns	
RAS to WE Delay Time	trw D	85		100	-	120	_	150	-	ns	10
CAS to WE Delay Time	tenn	20	_	25	-	30	-	35	-	ns	10
Column Address to WE Delay Time	t AN D	40		45	-	55	-	70	-	ns	10

Refresh Cycle

Parameter	Symbol	HM51256-8		HM51	256-10	HM51256-12		HM51256-15		Linit	Notes
	Symbol	min	max	min	max	min	max	min	max	Oint	inotes
CAS Set-up Time (CAS before RAS Refresh)	tesr	10		10	-	10	-	10		ns	
CAS Hold Time (CAS before RAS Refresh)	tchr	10	_	10	_	10	-	10	-	ns	
RAS Prechange to CAS Hold Time	trpc	15		15	_	15	_	15	_	ns	

High Speed Page Mode Cycle

Parameter	Symbol	HM5	1256-8	HM5	256-10	HM51	256-12	HM51256-15		Unit	Notes
rarameter	Symbol	min	max	min	max	min	max	min	max	Onit	Notes
High Speed Page Mode Cycle Time	tre	50	_	55	-	65	_	80	-	ns	18, 20
High Speed Page Mode RAS Pulse Width	trapc	55	75000	65	75000	75	75000	95	75000	ns	19
RAS to Second WE Delay Time	trsw	90	_	105	-	125	-	155	-	ns	
CAS Precharge Time	ter	10	-	15	_	20	-	20	-	ns	
Write Invalid Time	tu i	10	_	10	-	15	-	15		ns	
Access Time from Column Precharge Time	tcap	_	45	_	50	_	60	-	75	ns	20

High Speed Page Mode Read-Modify-Write Cycle

Parameter	Symbol	НМ5	1256-8	HM51256-10		HM51	256-12	HM51	256-15	Unit	Notes
	Symbol	min	max	min	max	min	max	min	max	Onit	Notes
High Speed Page Mode Cycle Time on Read-Write	trw PC	85	_	95	_	115	-	145	_	ns	12
Access Time from Previous WE	tpu A	_	80	-	90	-	110	_	140	ns	3, 13
Previous WE to Column Address Delay Time	tu ad	20	40	25	45	30	55	35	70	ns	15

Notes: 1. AC measurements assume $t_T = 5$ ns.

- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table tRAC exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100pF.


- 4. Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
 5. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

- 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference
 point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a Reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 12. t_{RWPC} (min) = t_{AWD} (min) + t_{WAD} (max) + t_{T} .
- 13. Assumes that $t_{WAD} \le t_{WAD}$ (max). If t_{WAD} is greater than the maximum recommended value shown in this table, t_{PWA} exceeds the value shown.
- 14. Assumes that $t_{WAD} \ge t_{WAD}$ (max).
- 15. Operation with the t_{WAD} (max) limit insures that t_{PWA} (max) can be met, t_{WAD} (max) is specified as a reference point only, if t_{WAD} is greater than the specified t_{WAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- exclusively by t_{AA} .

 16. An initial pause of $100\mu s$ is required after power-up then execute at least 8 initialization cycles.
- 17. At least, 8 CAS before RAS refresh cycles are required before using internal refresh counter.
- 18. Assumes that $t_{ASC} = t_{CP} 5$ ns.
- 19. tRAPC is determined by RAS pulse width in High Speed Page mode cycle.
- 20. Access time is determined by the longer of tAA, tCAC or tCAP.
- 21. This specification is guaranteed only for L-version.

TIMING WAVEFORMS


● Read Cycle




Note) ZZ : Don't care




● Write Cycle






● RAS Only Refresh Cycle




Note) []]] : Don't care

● Hidden Refresh Cycle




● CAS Before RAS Refresh Cycle




@HITACH


• High Speed Page Mode Read Cycle



◆ High Speed Page Mode Write Cycle



● High Speed Page Mode Read Modify Write Cycle



HM51258 Series

262144-word x 1-bit Static Column CMOS Dynamic RAM

The HM51258 is the 262,144 word by 1 bit static column dynamic random access memory utilizing the Hitachi 2µm CMOS process.

This device has static column circuit and it is good for high performance main storage or for page access applications.

While the row circuitry is still dynamic, and it controls the power consumed in the static circuitry. It realizes very low power dissipation.

Multiplexed address and the 16 pin pinout are compatible with the fully dynamic 256K DRAM HM50256.

FEATURES

- 262,144 word x 1 bit SCRAM
- Double layer Poly-Si/Policide Process, high performance CMOS
- Power supply voltage 5V ± 10%
- Access time

Row access time: 85/100/120/150ns Address access time: 40/45/55/70ns

Cycle time

Random Read&Write cycle time: 155/180/210/250ns

Static Column cycle time: 45/50/60/75ns

 Lower power Standby: 11mW

Active: 385/330/275/220mW

Input and output: TTL compatible


Refresh: 256 cycles/4ms

 Refresh function: RAS only refresh, CS before RAS refresh, Hidden refresh


- Static column mode capability
- Edge triggered write capability
- Fast CS output control

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM51258P-8	85ns	
HM51258P-10	100ns	300 mil 16 pin Plastic
HM51258P-12	120ns	DIP
HM51258P-15	150ns	




■PIN ARRANGEMENT



■ PIN DESCRIPTION

Function
Address inputs
Chip select
Data in
Data out
Row address strobe
Read/Write input
Power (+5V)
Ground
Refresh address inputs

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	v
Supply Voltage relative to V_{SS}	V _{CC}	-1.0 to +7.0	v
Short circuit output current	Iout	50	mA
Power dissipation	P_T	1.0	w
Operating temperature	Topr	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	min	typ	max	Unit
Supply voltage	v _{cc}	4.5	5.0	5.5	v
Input high voltage	V_{IH}	2.4	-	6.5	v
Input low voltage	V_{IL}	-1.0	-	0.8	v

Note) All voltages referenced to V_{SS} .

■ DC ELECTRICAL CHARACTERISTICS (V_{CC} =5V±10%, V_{SS} =0V, T_a =0 to +70°C)

D	Sybmol	Test conditions	HM51	258-8	HM51	258-10	HM51	258-12	HM51	258-15	Unit	Note
Parameter	Syomol	lest conditions	min	max	min	max	mın	max	min	max	Onit	Note
Operating current	ICC1	RAS, CS Cycling, tRC=min.		70	-	60	-	50	-	40	mA	1
Standby current	ICC2	RAS=VIH. Dout=High Impedance	-	2	-	2	-	2	-	2	mA	
Refresh current	I _{CC} 3	RAS only Refresh, tRC=min		70	-	60	_	50	-	40	mA	
Standby current	ICC4	RAS=VIH, Dout Enable	-	6	-	6	-	6	-	6	mA	1
Refresh current	ICC5	CS before RAS Refresh, tRC=min		60	-	55	-	45	_	35	mA	
Operating current	ICC6	Static Column Mode, tRSC, tWSC=min		70	-	60	-	50	-	40	mA	1
Input leakage	ILI	<i>V_{in}</i> =0 to 7V	-10	10	-10	10	-10	10	-10	10	μΑ	
Output leakage	ILO	<i>V_{out}</i> =0 to 7V	-10	10	-10	10	-10	10	-10	10	μA	
Output high voltage	V _{OH}	I _{out} = -5mA	2.4	VCC	2.4	VCC	2.4	VCC	2 4	VCC	V	
Output low voltage	VOL	I _{out} =4 2mA	0	0.4	0	0.4	0	0.4	0	0.4	V	

Note) 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.



■ CAPACITANCE $(V_{CC}=5V\pm10\%, T_a=25^{\circ}C)$

Paran	neter	Symbol	typ	max	Unit	Note	Note)
•	Address, Data-In	C_{II}	-	5	pF	1	•
Input capacitance	Clock	C ₁₂	-	7	pF	1	-
Output capacitance	Data-Out	Co	_	7	pF	1,2	-

- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 - 2. $\overline{CS} = V_{IH}$ to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (T_a = 0 to +70°C, V_{CC} = 5V± 10%, V_{SS} = 0V)

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM5	1258-8	HM51	258-10	HM51	258-12	HM51	258-15	I I i A	Notes
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
Random Read or Write Cycle Time	tRC	155	-	180	-	210	-	250	-	ns	
RAS Precharge Time	tRP	60	_	70	-	80		90	-	ns	
RAS Pulse Width	tRAS	55	10000	65	10000	75	10000	95	10000	ns	
CS Pulse Width	tCS	25	-	25	-	30	_	35	-	ns	
RAS to CS Delay Time	tRCD	20	60	25	75	25	90	30	115	ns	8
RAS to Column Address Delay Time	tRAD	15	45	20	55	20	65	25	80	ns	9
RAS Hold Time	tRSH	20	-	25	-	30	-	35	_	ns	
CS Hold Time	tCSH	85	- T	100	_	120	_	150	_	ns	
CS to RAS Precharge Time	tCRP	10	-	10	-	10	-	10	-	ns	
Row Address Set-Up Time	t _{ASR}	0	-	0	-	0	_	0	-	ns	
Row Address Hold Time	tRAH	10	-	15	-	15	_	20	_	ns	
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	4	_	4	_	4	_	4	ms	

Read Cycle

Access Time from RAS	tRAC	-	85	-	100	_	120	_	150	ns	2, 3
Access Time from CS	tCAC	-	25	_	25	-	30	-	35	ns	3, 4
Access Time from Address	t _{AA}	-	40	-	45	-	55	-	70	ns	3,5,14
Column Address Hold Time to RAS on Read	t _{AR}	- 85	-	100	_	120	_	150	-	ns	
Read Command Set-Up Time	tRCS	0	-	0	-	0	_	0	-	ns	
Read Command Hold Time to CS	tRCH	0	-	0	-	0	-	0	-	ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	-	10	_	ns	
Column Address to RAS Lead Time	tRAL	40		45	-	55	-	70	-	ns	
RAS to Column Address Hold Time	t _A H	10	_	15	-	15	-	20	_	ns	16
Output Hold Time from Address	tOH	5	-	5	_	5	-	5	-	ns	
Output Buffer Turn-off Time	tOFF	0	20	0	25	0	30	0	35	ns	6

Write Cycle

-											
Column Address Set-Up Time	tASC	0	-	0	-	0	-	0	-	ns	
Column Address Hold Time	tCAH	15	-	20	-	25	_	30	-	ns	
Column Address Hold Time to RAS on Write	tAWR	60	-	75	-	90	-	110	-	ns	
Write Command Set-Up Time	twcs	0	-	0	_	0	-	0	-	ns	10
Write Command Hold Time	tWCH	20	_	25	_	30	-	35	_	ns	
Write Command Hold Time to RAS	tWCR	65	_	80	-	95	_	115	-	ns	
Write Command Pulse Width	tWP	15	_	20	_	25	_	30	-	ns	
Write Command to RAS Lead Time	tRWL	20	_	25	-	30	_	35	-	ns	
Write Command to CS Lead Time	tCWL	20	-	25	_	30	_	35	_	ns	
Data-in Set-up Time	†DS	0	-	0	_	0	-	0	-	ns	11
Data-in Hold Time	†DH	15	-	20	-	25	_	30	-	ns	10, 11
Data-in Hold Time to RAS	^t DHR	60	_	75	_	90	_	110	_	ns	

(to be continued)



Read-Modify-Write Cycle

Parameter	Symbol	HM51258-8		HM51258-10		HM51258-12		HM51258-15		Unit	Notes
	Syllibol	min	max	min	max	min	max	min	max	Unit	Notes
Read-Write Cycle Time	tRWC	180	-	210	-	245	-	290	-	ns	
RAS to WE Delay Time	tRWD	85	-	100	_	120	_	150	-	ns	10
CS to WE Delay Time	tCWD	20	-	25	-	30	-	35	-	ns	10
Column Address to WE Delay Time	tAWD	40	_	45	-	55	-	70	-	ns	10
Output Hold Time from WE	tOHW	25	_	25		25	_	25	_	ns	

Refresh Cycle

CS Set-up Time (CS before RAS Refresh)	tCSR	10	_	10	_	10	-	10	-	ns	
CS Hold Time (CS before RAS Refresh)	tCHR	10	_	10	-	10	-	10	-	ns	
RAS Precharge to CS Hold Time	tRPC	15	_	15	_	15	-	15	-	ns	

SC Mode Cycle

SC Mode Cycle Time on Read	tRSC	45	_	50	-	60	-	75	_	ns	
SC Mode Cycle Time on Write	twsc	45	-	50	_	60		75	-	ns	
RAS to Second WE Delay Time	tRSW	90	-	105	-	125	_	155	-	ns	
SC Mode RAS Pulse Width	tRASC	55	75000	65	75000	75	75000	95	75000	ns	
CS Precharge Time	†CP	10	-	10	-	15	-	15	-	ns	
Write Invalid Time	tw1	10		10	-	15		15		ns	

SC Mode Read-Modify-Write and Mixed Cycle

•	•										
SC Mode Cycle Time on Read-Write	tRWSC	85	-	95	-	115	-	145	-	ns	12
Access Time from Previous WE	tPWA		80	-	90	_	110	-	140	ns	3, 13
Previous WE to Column Address Delay Time	tWAD	20	40	25	45	30	55	35	70	ns	15
Column Address Hold Time to Previous WE	tPWH	80	-	90	_	110	_	140	-	ns	


Notes: 1. AC measurements assume $t_T = 5$ ns.

- 2. Assumes that $t_{RCD} \le t_{RCD}(\max)$ and $t_{RAD} \le t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max).
- 5 Assumes that $t_{RCD} \le t_{RCD}(\max)$ and $t_{RAD} \ge t_{RAD}(\max)$.
- 6 t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
- 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate
- 11 These parameters are referenced to \overline{CS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles
- 12 $t_{RWSC}(\min) = t_{AWD}(\min) + t_{WAD}(\max) + t_T$
- 13. Assumes that $tWAD \le tWAD$ (max). If tWAD is greater than the maximum recommended value shown in this table, t_{PWA} exceeds the value shown.
- 14 Assumes that $t_{WAD} \ge t_{WAD}$ (max).
- 15. Operation with the $t_{WAD}(\max)$ limit insures that $t_{PWA}(\max)$ can be met, $t_{WAD}(\max)$ is specified as a reference point only, if t_{WAD} is greater than the specified $t_{WAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
- 16. t_{AH} is defined as the time at which the column address hold.
- 17. An initial pause of 100µs is required after power-up then execute at least 8 initialization cycles.
- 18. At least, 8 CS before RAS refresh cycle are required before using internal refresh counter.




TIMING WAVEFORMS


Read Cycle




Write Cycle




Read-Modify-Write Cycle




RAS Only Refresh Cycle




Hidden Refresh Cycle




• CS before RAS Refresh Cycle



• Static Column Mode Read Cycle




Static Column Mode Write Cycle




Notes) *1. 2225: Don't care *2. $twcs \ge twcs$ (min)


• Static Column Mode Read-Modify-Write Cycle



• Static Column Mode Mixed Cycle-1



• Static Column Mode Mixed Cycle-2



Note) : Don't care

HM514256 Series

262144-word x 4-bit CMOS Dynamic RAM

The Hitachi HM514256 Series is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514256 has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514256 offers Page Mode as a high speed access mode.

Multiplexed address input permits the HM514256 to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

Features

• High Speed Access Time 80/100/120ns (max)

Lower Power Active 363/302.5/258.5 mW (max)
 Standby 11 mW (max)

• Single 5V (±10%)

Page Mode

• 512 refresh cycle 8 ms

• 2 variations of refresh RAS-only refresh


CAS-before-RAS refresh

Ordering Information


Type No.	Access Time	Package
HM514256P-8	80ns	
HM514256P-10	100ns	300 mil 20-pin Plastic DIP
HM514256P-12	120ns	
HM514256JP-8	80ns	
HM514256JP-10	100ns	300 mil 20-pin Plastic SOJ
HM514256JP-12	120ns	
HM514256ZP-8	80ns	
HM514256ZP-10	100ns	400 mil 20-pin Plastic ZIP
HM514256ZP-12	120ns	

Pin Arrangement


HM514256P Series



HM514256JP Series



HM514256ZP Series



HM514256P Series



(DP-20NA)

HM514256JP Series



(CP-20D)

HM514256ZP Series




(ZP-20)

Pin Description

A0-A8	Address Input
A0-A8	Refresh Address Input
I/O1-I/O4	Data Input/Data Output
ŌĒ	Output Enable
RAS	Row Address Strobe
WE	Read/Write Input
v_{cc}	Power (+5V)
V _{SS}	Ground

Block Diagram



Absolute Maximum Ratings

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Short circuit output current 50 mA

er	Symbol	Min	Тур	Max	Unit
	v_{CC}	4.5	5.0	5.5	V
	V _{IH}	2.4	_	6.5	V
I/O Pin	v_{IL}	-1.0	_	0.8	V
Others	v_{IL}	-2.0	_	0,8	- v
	I/O Pin	V _{CC} V _{IH} I/O Pin V _{IL}	V _{CC} 4.5 V _{IH} 2.4 I/O Pin V _{IL} -1.0	V _{CC} 4.5 5.0 V _{IH} 2.4 - I/O Pin V _{IL} -1.0 -	V _{CC} 4.5 5.0 5.5 V _{IH} 2.4 - 6.5 I/O Pin V _{IL} -1.0 - 0.8

Note: All voltages referenced to VSS.

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to +70°C)

Parameter	Cumbal	HM51	4256-8	HM514	4256-10	HM514	1256-12	¥ 1 ! 4	T	
rarameter	Symbol -	Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes
Operating current	I _{CC} 1	_	66	_	55	_	47	mA	\overline{RAS} , \overline{CAS} cycling, tRC = Min.	1,2
Standby current	I _{CC2} -	_	2	_	2	_	2	mA	RAS, CAS=V _{IH} Dout=High-Z TTL interface	
		_	1	-	1	_	1		RAS, CAS ≥ V _{CC} -0.2V CMOS Dout=High-Z interface	
Refresh current	I _{CC} 3	-	66	-	55	-	47	mA	RAS-only refresh, t _{RC} =Min.	2
Standby current	I _{CC} 5	-	5	_	5	_	5	mA	$\overline{RAS}=V_{IH}$, $\overline{CAS}=V_{IL}$, Dout enable	1
Refresh current	I _{CC6}	_	66	_	55	_	47	mA	\overline{CAS} -before- \overline{RAS} refresh, tRC = Min.	
Operating current	I _{CC7}	_	66	_	55	_	47	mA	Page mode, $\overline{RAS} = V_{IL}$, \overline{CAS} cycling, $t_{PC} = Min$	1, 3
Input leakage	ILI	-10	10	-10	10	-10	10	μА	$V_{in} = 0 \text{ to } +7\text{V}$	
Output leakage	I _{LO}	-10	10	-10	10	-10	10	μА	$V_{out} = 0 \text{ to } +7\text{V},$ Dout = disable	
Output levels	V _{OH}	2.4	VCC	2.4	VCC	2.4	VCC	V	<i>IOH</i> = -5mA	
Output levels	$\overline{v_{OL}}$	0	0.4	0	0.4	0	0.4	v	<i>IOL</i> = 4.2mA	

Notes: 1. ICC depends on output loading condition when the device is selected. ICC max, is specified at the output open

2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance ($V_{CC} = 5V \pm 10\%$, Ta = 25°C)

Paran	neter	Symbol	Type	Max	Unit	Notes
I	Address	c_{I1}	_	5	pF	1
Input capacitance	RAS, CAS, WE, OE	CI ₂	_	7	pF	1
Input/Output capacitance	Data input/Data	$c_{I/O}$	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = to +70^{\circ}C)^{*1,*10,*11}$

Test Conditions

• Input rise and fall times: 5ns

Input timing reference levels: 0.8V, 2.4V

Output load: 2TTL Gate + C_L (100pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Cumbal	HM51	4256-8	HM514	1256-10	HM514	1256-12	Unit	Notes
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	Notes
Random read or write cycle time	t _{RC}	160	_	190	-	220	_	ns	
RAS precharge time	tRP	70	_	80		90		ns	
RAS pulse width	tRAS	80	10000	100	10000	120	10000	ns	
CAS pulse width	tCAS	40	10000	50	10000	60	10000	ns	
Row address setup time	tASR	0	-	0		0	-	ns	
Row address hold time	^t RAH	12	_	15		15	_	ns	
Column address setup time	tASC	0	_	0	_	0	_	ns	
Column address hold time	tCAH	20		20		25		ns	
RAS to CAS delay time	^t RCD	22	40	25	50	25	60	ns	
RAS hold time	tRSH	40	-	50		60		ns	
CAS hold time	tCSH	80	-	100	_	120	-	ns	
CAS to RAS precharge time	tCRP	10		10	_	10	_	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	
Refresh period	tREF	_	8	_	8	_	8	ns	
OE to data-in delay time	tODD	20	_	25	_	30	_	ns	
CAS to data-in delay time	tCDD	20	_	25	_	30		ns	
OE hold time referenced to WE	^t OEH	25	_	25	_	30	_	ns	
OE delay time from Din	^t DZO	0	_	0	_	0		ns	
CAS delay time from Din	^t DZC	0	_	0		0	_	ns	

Read Cycle

D-m-matan	Symbol	HM51	4256-8	HM514	256-10	HM514	1256-12	Unit	Notes
Parameter	Syllibol -	Min	Max	Min	Max	Min	Max	Onn	140163
Access time from RAS	tRAC	_	80	-	100	_	120	ns	2,3
Access time from CAS	†CAC	_	40	_	50	_	60	ns	3,4
Access time from OE	tOAC		25	_	25	_	30	ns	
Read command setup time	tRCS	0	_	0	-	0	_	ns	
Read command hold time referenced to \overline{CAS}	^t RCH	0	_	0		0	_	ns	
Read command hold time referenced to RAS	tRRH	10	_	10	_	10	- ,	ns	
Output buffer turn-off delay time	tOFF1	_	20		25	_	30	ns	5
Output buffer turn-off delay time referenced to OE	tOFF2	_	20		25	_	30	ns	5

Write Cycle

D	Crombal	HM514256-8		HM514256-10		HM514256-12		– Unit	Notes
Parameter	Symbol -	Min	Max	Min	Max	Min	Max	Onit	Notes
Write command setup time	twcs	0	_	0	_	0	-	ns	8
Write command hold time	twCH	20		20	_	25	_	ns	
Write command pulse width	tWP	15		15		20	_	ns	
Write command to RAS lead time	t _{RWL}	30	_	35	_	40		ns	
Write command to CAS lead time	tCWL	30		35	_	40	-	ns	
Data-in setup time	t _{DS}	0	_	0	_	0	_	ns	9
Data-in hold time	^t DH	20	_	20	_	25	_	ns	9

Read-Modify-Write Cycle

Parameter	Symbol	HM514256-8		HM514256-10		HM514256-12		Unit	Notes
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-Write cycle time	tRWC	225		265	_	305		ns	
Read-Write cycle RAS pulse width	tRWS	145	_	175	_	205	_	ns	
RAS to WE delay time	tRWD	110	_	135	_	160		ns	8
CAS to WE delay time	^t CWD	70	_	85	_	100		ns	8

Refresh Cycle

Parameter	Symbol	HM514256-8		HM514256-10		HM514256-12		Unit	Notes
	Symbol -	Min	Max	Min	Max	Min	Max	Onit	Notes
CAS setup time (CAS-before-RAS refresh)	tCSR	10	_	10	_	10	_	ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	20	_	20	_	25	_	ns	
RAS precharge to CAS hold time	t _{RPC}	10	_	10	_	10	_	ns	

Page Mode Cycle

Parameter	Symbol	HM514256-8		HM514256-10		HM514256-12		Unit	Notes
ratameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Page mode read or write cycle	^t PC	60	_	70	_	85	_	ns	
Page mode CAS precharge time	[†] CP	10	_	10	_	15	_	ns	

Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM51	HM514256-8		1256-10	HM514256-12		Unit	Notes
	Syllibol -	Min	Max	Min	Max	Min	Max	Onit	Notes
Page mode read modify write cycle time	^t PCM	125		145	_	170	_	ns	
Page mode read modify write \overline{CAS} pulse width	tCRW	105	_	125	-	145		ns	

Notes) *1. AC measurements assume $t_T = 5$ ns.


- *2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- *4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- *5. toFF (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- *6. Transition times are measured between V_{IH} and V_{IL} .
- *7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- *8. t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min) and t_{CWD} ≥ t_{CWD} (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- *9. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- *10. An initial pause of 100μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.
- *11. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffers prior to applying data to the device.




Timing Waveforms Read Cycle




Early Write Cycle




Delayed Write Cycle



Read-Modify-Write Cycle




RAS-Only Refresh Cycle



OE, WE Don't care


Don't care






: Don't care


Page Mode Early Write Cycle




Page Mode Delayed Write Cycle




Page Mode Read-Modify-Write Cycle




SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE




SUPPLY CURRENT (ACTIVE) vs. FREQUENCY




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE



SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE




@HITACHI


RAS ACCESS TIME vs. SUPPLY VOLTAGE




RAS ACCESS TIME vs. AMBIENT TEMPERATURE



CAS ACCESS TIME vs. SUPPLY VOLTAGE



CAS ACCESS TIME vs. AMBIENT TEMPERATUR



HM514256S Series HM514256A Series

262144-Word × 4-Bit CMOS Dynamic RAM

The Hitachi HM514256S/A is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514256S/A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS technology and some new CMOS circuit design technologies. The HM514256S/A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514256S/A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

Features

Single 5 V (±10%)

High speed: Access Time 80 ns/100 ns/120 ns (max)

Low power: Standby 11 mW (max)

Active 363 mW/302.5 mW/258.5 mW (max)


Fast page mode capability


512 refresh cycles: (8 ms)

· 2 variations of refresh: RAS-only refresh

CAS-before-RAS refresh

Pin Arrangement





Pin Description

= = =	
Pin Name	Function
A0-A8	Address input
A0-A8	Refresh address input
I/O1-I/O4	Data input/Data output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
ŌĒ	Output enable
Vcc	Power supply (+5 V)
Vss	Ground


Ordering Information

Type No.	Access Time	Package
HM514256P-8S	80 ns	300-mil 20-pin
HM514256P-10S	100 ns	plastic DIP
HM514256P-12S	120 ns	(DP-20NA)
HM514256JP-8S	80 ns	300-mil 20-pin
HM514256JP-10S	100 ns	plastic SOJ
HM514256JP-12S	120 ns	(CP-20D)
HM514256ZP-8S	80 ns	400-mil 20-pin
HM514256ZP-10S	100 ns	plastic ZIP
HM514256ZP-12S	120 ns	(ZP-20)


	Type No.	Access Time	Package
ŀ	HM514256AP-8	80 ns	300-mil 20-pin
F	IM514256AP-10	100 ns	plastic DIP
ŀ	HM514256AP-12	120 ns	(DP-20NA)
ŀ	HM514256AJP-8	80 ns	300-mil 20-pin
F	HM514256AJP-10	100 ns	plastic SOJ
F	HM514256AJP-12	120 ns	(CP-20D)
F	HM514256AZP-8	80 ns	400-mil 20-pin
ŀ	HM514256AZP-10	100 ns	plastic ZIP
ŀ	HM514256AZP-12	120 ns	(ZP-20)

Block Diagram

HM514256S Series



HM514256A Series



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	VT	-1.0 to +7.0	V
Supply voltage relative to Vss	Vcc	-1.0 to +7.0	V
Short circuit output current	Iout	50	mA
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Тур	Max	Unit	Note
C		Vss	0	0	0	V	
Supply voltage		Vcc	4.5	5.0	5.5	V	*1
Input high voltage		VIH	2.4		6.5	V	*1
Input low voltage	I/O pin	Vil	-1.0		0.8	V	*1
niput iow voltage	Others	VıL	-2.0		0.8	V	•1

Note: *1. All voltage referenced to Vss.

DC Characteristics (Ta = 0 to +70°C, VCC = $5V \pm 10\%$, Vss = 0 V)

		HM51	4256-8S	HM514	256-10S	HM514	256-12S			
Item	Symbol	HM51	4256A-8	HM514	256A-10	HM514	256A-12	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating	Icc ₁		66		55		47	mA	RAS, CAS cycling	*1, *2
current									trc = Min	
			2		2		2		RAS, CAS	
									$= V_{IH}$ TTL	,
Standby current	Icc2							mΑ	Dout = High-Z inter	face
			1	-	1		1		RAS, CAS ≥	
									Vcc - 0.2 V CM	SC
									Dout = High-Z inter	face
RAS-only	Iссз		66		55		47	mA	trc = Min	*2
refresh current										
									RAS = VIH	
Standby current	Iccs		5		5		5	mΑ	$\overline{CAS} = V_{IL}$	*1
									Dout = enable	
CAS-before-RAS	Icc6		66		55		47	mA	trc = Min	
refresh current										
Fast page mode	Icc7		55		55		47	mA	tpc = Min	*1, *3
current										
Input leakage	Lı	-10	10	-10	10	-10	10	μΑ	$0 \text{ V} \leq \text{Vin} \leq 7 \text{ V}$	
current										
Output leakage	Ilo	-10	10	-10	10	-10	10	μΑ	$0 \text{ V} \leq \text{Vout} \leq 7 \text{ V}$	
current									Dout = disable	
Output high	Vон	2.4	Vcc	2.4	Vcc	2.4	Vcc	V	High Iout = -5 mA	
voltage				*					-	
Output low	Vol	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	
voltage										

Notes: *1. Icc depends on output loading condition when the device is selected.

Icc max is specified at the output open condition.

*2. Address can be changed less than three times while RAS = VIL.

*3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance (Ta = 25°C, VCC = 5 V \pm 10%)

Item		Symbol	Тур	Max	Unit	Note
Input capacitance	Address	Cn		5	pF	*1
	Clock	C12		7	pF	*1
Input/Output capacitance	Data input/Data output	Ci/o		10	рF	*1,*2

Notes: *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

*2. $\overline{CAS} = VIH$ to disable Dout.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 $V \pm 10\%$, Vss = 0 V)*14 Test Conditions

Input rise and fall times:

5 ns

Output load:

2TTL Gate + CL (100 pF)

Input timing reference levels: 0.8 V, 2.4 V

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

•			•	•			•		
		HM51	4256-8S	HM51	4256-10S	HM51	4256-12S		
Item	Symbol	HM51	4256A-8	HM51	4256A-10	HM51	4256A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	160		190		220	_	ns	
RAS precharge time	trp	70	_	80	_	90		ns	
RAS pulse width	tras	80	10000	100	10000	120	10000	ns	
CAS pulse width	tcas	25	10000	25	10000	30	10000	ns	
Row address setup time	tasr	0		0		0		ns	
Row address hold time	trah	12		15		15		ns	
Column address setup time	tasc	0	_	0		0	-	ns	
Column address hold time	tcah	20		20		25		ns	
RAS to CAS delay time	trcd	22	55	25	75	25	90	ns	*8
RAS to column address delay time	trad	17	40	20	55	20	65	ns	*9
RAS hold time	trsh	25		25		30		ns	
CAS hold time	tcsh	80		100	_	120		ns	
CAS to RAS precharge time	tcrp	10	-	10		10		ns	
OE to Din delay time	todd	20		25		30		ns	
OE delay time from Din	tdzo	0		0		0		ns	
CAS delay time from Din	t DZC	0	. —	0		0		ns	
Transition time (rise and fall)	tт	3	50	3	50	3	50	ns	*1.*7
Refresh period	tref		8		8		8	ms	

Read Cycle

•									
		HM514	4256-8S	HM514	256-10S	HM5142	256-12S		
Item	Symbol	HM514	1256A-8	HM5142	256A-10	HM5142	256A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Access time from RAS	trac		80		100	_	120	ns	*2, *3
Access time from CAS	t CAC		25		25		30	ns	*3, *4
Access time from Address	taa		40		45		55	ns	*3, *5
Access time from OE	toac		25		25		30	ns	
Read command setup time	trcs	0		0		0		ns	
Read command hold time to CAS	trch	0		0	_	0		ns	
Read command hold time to RAS	trrh	10		10		10		ns	
Column address to RAS lead time	tral	40		45		55		ns	
Output buffer turn-off time	toff1		20		25		30	ns	*6
Output buffer turn-off to OE	toff2		20		25		30	ns	*6
CAS to Din delay time	tcdd	20		25		30		ns	

Write Cycle

		HM514256-8S HM514256-10S HM5					14256-12S		
Item	Symbol	HM514	1256A-8	HM5142	256A-10	HM5142	256A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0	****	0		ns	•10
Write command hold time	twch	20		20		25		ns	
Write command pulse width	twp	15		15		20		ns	
Write command to RAS lead time	trwl	25		25		30		ns	
Write command to CAS lead time	tcwl	25		25		30		ns	
Data-in setup time	tos	0	-	0		0		ns	•11
Data-in hold time	tDH	20		20		25		ns	*11

Read-Modify-Write Cycle

				HM514256-10S HM514256A-10					Note
Item	Symbol							Unit	
	•	Min	Max	Min	Max	Min	Max		
Read-write cycle time	trwc	220		255		295		ns	
RAS to WE delay time	trwd	110		135		160		ns	*10
CAS to WE delay time	tcwD	55		60		70		ns	*10
Column address to WE delay time	tawd	70		80		95		ns	*10
OE hold time from WE	toeh	25		25		30		ns	

Refresh Cycle

				HM514256-10S HM514256A-10					Note
Item	Symbol							Unit	
		Min	Max	Min	Max	Min	Max		
CAS setup time	tcsr	10		10		10		ns	
(CAS-before-RAS refresh cycle)									
CAS hold time	tchr	20		20		25		ns	
(CAS-before-RAS refresh cycle)									
RAS precharge to CAS hold time	trpc	10		10	*****	10		ns	

Fast Page Mode Cycle

Item	Symbol				256-10S 256A-10			Unit	Note
110.11	o y moor	Min	Max	Min	Max	Min	Max	Omi	11010
Fast page mode cycle time	tPC	55		55		65		ns	
Fast page mode CAS precharge time	tcp	10		10		15		ns	
Fast page mode RAS pulse width	trasc		100000		100000		100000	ns	*12
Access time from CAS precharge	tacp		50		50		60	ns	*13
RAS hold time from CAS precharge	trhcp	50		50		60		ns	
Fast page mode read-write cycle time	е трсм	110		115		135		ns	


Notes: *1. AC measurements assume $t_T = 5$ ns.

- *2. Assumes that IRCD ≤ IRCD (max) and IRAD ≤ IRAD (max). If IRCD or IRAD is greater than the maximum recommended value shown in this table, IRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- *4. Assumes that $tRCD \ge tRCD \pmod{max}$ and $tRAD \le tRAD \pmod{max}$.
- *5. Assumes that tRCD ≤ tRCD (max) and tRAD ≥ tRAD (max).
- *6. toFF (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- *7. Transition times are measured between VIH and VIL.
- *8. Operation with the tRCD (max) limit insures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- *9. Operation with the tRAD (max) limit insures that tRAC (max) can be met, tRAD (max) is specified as a reference point only, if tRAD is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.
- *10. tWCS, TRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tRWD ≥ tRWD (min), tCWD≥tCWD (min) and tAWD ≥ tAWD (min), the cycle is a readwrite and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- *11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-write cycles.
- *12. tRASC is determined by RAS pulse width in fast page mode cycles.
- *13. Access time is determined by the longer of tAA, tCAC or tACP.
- *14. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.




Timing Waveforms


Read Cycle




Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CAS-before-RAS Refresh Cycle




Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




Fast Page Delayed Write Cycle




Fast Page Mode Read-Modify-Write Cycle




Supply Current (Active) vs. Supply Voltage




Supply Current (Active) vs. Ambient Temperature




Supply Current (Active) vs. Frequency




Supply Current (Standby) vs. Supply Voltage



Supply Current (Standby) vs. Supply Voltage





Supply Current (Standby) vs. Ambient Temperature





RAS Access Time vs. Supply Voltage


1.3
1.2
1.1
1.0
1.1
0.9
0.8
0.7
4.50
4.75
5.00
5.25
5.50
Supply Voltage Vcc (V)











HM514256API/AJPI/AZPI-6/7/8/10/12—Preliminary (Extended Temperature Range Version)

262,144-Word × 4-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514256A is a CMOS dynamic RAM organized 262,144-word \times 4-bit. HM514256A has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514256A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits HM514256A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (±10%)
- High Speed


Low Power Dissipation

- Fast Page Mode Capability
- 2 Variations of Refresh

RAS-Only Refresh
CAS-Before-RAS Refresh

■ ORDERING INFORMATION

Part No.	Access	Package
HM514256API-6 HM514256API-7 HM514256API-8 HM514256API-10 HM514256API-12	60ns 70ns 80ns 100ns 120ns	300 mil 20 pin Plastic DIP (DP-20NA)
HM514256AJPI-6 HM514256AJPI-7 HM514256AJPI-8 HM514256AJPI-10 HM514256AJPI-12	60ns 70ns 80ns 100ns 120ns	300 mil 20 pin Plastic SOJ (CP-20D)
HM514256AZPI-6 HM514256AZPI-7 HM514256AZPI-8 HM514256AZPI-10 HM514256AZPI-12	60ns 70ns 80ns 100ns 120ns	400 mil 20 pin Plastic ZIP (ZP-20)





■ PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
I/O ₁ -I/O ₄	Data-In/Data-Out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
v _{cc}	Power Supply (+5.0V)
V _{ss}	Ground




■ PIN ARRANGEMENT







■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P_{T}	1.0	W
Operating Temperature	T _{opr}	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = -40 \text{ to } +85 ^{\circ}\text{C}$)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Note
Cumulu Valtaga		V _{SS}	0	0	0	V	
Supply Voltage		v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage		V _{IH}	2.4	_	6.5	V	1
Immut I am Valta aa	(I/O Pin)	V _{IL}	-1.0	_	0.8	V	1
Input Low Voltage	(Others)	$V_{\rm IL}$	-2.0		0.8	V	1

NOTE: 1. All voltage referenced to V_{SS}.

■ DC CHARACTERISTICS ($T_a = -40 \text{ to } +85^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V}$)

		· u		•			00							
Parameter	Cumbal	Test Conditions	51425	66A-6	5142	56A-7	51425	6A-8	51425	6A-10	51425	6A-12	Unit	Note
rarameter	Symbol	Test Conditions	Min.	Max.	Min.	Max.	Mın.	Max.	Mın.	Max.	Min.	Max	Unit	Note
Operating Current	I _{CC1}	t _{RC} = min.		90		80	_	66		55		47	mA	1, 2
Standby Current	T		_	2	_	2	_	2	_	2	_	2	mA	
Standby Current	I _{CC2}	$\begin{array}{l} \underline{CMOS\ Interface} \\ \overline{RAS}, \ \overline{CAS} \geq V_{CC} - 0.2V \\ D_{OUT} = High-Z \end{array}$	_	1	_	1		1	_	1		1	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = min.	_	90	_	80	_	66	_	55	_	47	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{OUT} = Enable$	_	5	_	5	_	5	_	5	_	5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = min.	_	80	_	70		66	_	55	_	47	mA	
Fast Page Mode Current	I _{CC7}	t _{PC} = min.	_	80	-	70		55	_	55	_	47	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = D_{Isable} \end{array}$	-10	10	-10	10	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	High I _{OUT} = -5 mA	2.4	v _{cc}	2 4	v _{cc}	2 4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	v	
Output Low Voltage	V _{OL}	Low I _{OUT} = 4.2mA	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	5	pF	1
Input Capacitance (Clocks)	C _{I2}	_	7	pF	1
Output Capacitance (Data-In, Data-Out)	C _{I/O}		10	pF	1, 2

NOTES:

- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
- 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS $(T_a=-40\,^{\circ}C$ to $85\,^{\circ}C,~V_{CC}=5V~\pm~10\,\%,~V_{SS}=0V)^{(1),~(14)}$

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

P	6 1	51425	6A-6	51425	56A-7	51425	6A-8	51425	6A-10	51425	6A-12	Time	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	I _{RC}	120	_	130	_	160		190		220	_	ns	
RAS Precharge Time	I _{RP}	50	_	50	_	70		80	_	90	_	ns	
RAS Pulse Width	I _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	I _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Set-Up Time	I _{ASR}	0		0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	I _{RAH}	10	_	10	_	12		15	_	15	_	ns	
Column Address Set-Up Time	I _{ASC}	0	_	0	_	0	_	0	_	0		ns	
Column Address Hold Time	I _{CAH}	15	_	15	l –	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	I _{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	I _{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	I _{RSH}	20	_	20	_	25	_	25	_	30	_	ns	
CAS Hold Time	I _{CSH}	60	_	70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10		10	_	10	_	ns	

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	C11	51425	56A-6	5142:	56A-7	514256A-8		514256A-10		514256A-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
OE to D _{IN} Delay Time	I _{ODD}	20	_	20	_	20	_	25	_	30	_	ns	
OE Delay Time From D _{IN}	I _{DZO}	0	_	0	_	0		0	_	0	_	ns	
CAS Delay Time From D _{IN}	I _{DZC}	0	-	0	_	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	8	_	8	_	8	_	8		8	ms	

• Read Cycle

Dominator	Counch of	51425	6A-6	5142	56A-7	51425	6A-8	51425	6A-10	51425	6A-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Mın.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	60	_	70		80	_	100	_	120	ns	2, 3
Access Time From CAS	t _{CAC}	_	20	_	20	_	25		25	_	30	ns	3, 4
Access Time From Address	t _{AA}	_	30	_	35	_	40		45	_	55	ns	3, 5
Access Time From OE	t _{OAC}	_	20		20	_	25	_	25	_	30	ns	
Read Command Set-Up Time	t _{RCS}	0	_	0	_	0	- T	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	10	_	10	_	10	_	10	_	10	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	_	30		35	_	40	_	45		55	ns	
Output Buffer Turn-Off Time	t _{OFF1}	_	20	_	20	_	20	_	25	_	30	ns	6
Output Buffer Turn-Off to OE	t _{OFF2}	_	20	-	20	_	20	_	25	_	30	ns	6
CAS to D _{IN} Delay Time	t _{CDD}	20	_	20	_	20		25	_	30	_	ns	

• Write Cycle

P	Sb1	51425	56A-6	51425	56A-7	51425	6A-8	51425	6A-10	51425	6A-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Write Command Set-Up Time	t _{wcs}	0	_	0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	15	_	15	_	20	_	20		25	_	ns	
Write Command Pulse Width	t _{WP}	10	-	10	_	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	20	_	20	_	25	_	25	_	30	-	ns	
Write Command to CAS Lead Time	t _{CWL}	20	_	20	_	25	_	25	_	30	_	ns	
Data-In Set-Up Time	t _{DS}	0	_	0	_	0	_	0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	15	_	15	_	20	_	20	_	25	_	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	51425	66A-6	5142	56A-7	514256A-8		514256A-10		514256A-12		Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Note
Read-Write Cycle Time	t _{RWC}	170	_	180	_	220	_	255	_	295	_	ns	
RAS to WE Delay Time	t _{RWD}	85	_	95	_	110	_	135	_	160		ns	10
CAS to WE Delay Time	t _{CWD}	45	_	45	_	55	-	60	_	70	_	ns	10
Column Address to WE Delay Time	t _{AWD}	55	_	60	_	70	_	80	_	95	_	ns	10
OE Hold Time From WE	t _{OEH}	20	_	20	_	25	_	25	_	30	_	ns	

• Refresh Cycle

Parameter	Symbol	514256A-6		514256A-7		514256A-8		514256A-10		514256A-12		Limit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
CAS Set-Up Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	15	_	15	_	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	10	_	10	_	ns	

• Fast Page Mode Cycle


Parameter	Symbol	514256A-6		514256A-7		514256A-8		514256A-10		514256A-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Fast Page Mode Cycle Time	t _{PC}	45	_	50	_	55	-	55	_	65	_	ns	
Fast Page Mode CAS Prechart Time	t _{CP}	10	_	10	_	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000	_	100000	_	100000	_	100000	ns	12
Access Time From CAS Precharge	t _{ACP}	40		45	_	50	_	50	_	60		ns	
RAS Hold Time From CAS Precharge	t _{RHCP}	40	_	45		50	_	50	_	60	_	ns	
Fast Page Mode Read-Write Cycle Time	t _{PCM}	95		100	_	110		115	_	135		ns	

NOTES:

- 1. AC measurements assume $t_T = 5$ ns.
- Assumes that t_{RCD} ≤ t_{RCD} (max.) and t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{II} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{II} and V_{IL}.
- Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference
 point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.


■ TIMING WAVEFORMS

• Read Cycle






• Early Write Cycle




* OE : Don't care
* Don't care

• Delayed Write Cycle




* Don't care

• Read-Modify-Write Cycle




• RAS-Only Refresh Cycle



1 OE, WE : Don't care

2 : Don't care

• CAS-Before RAS Refresh Cycle




Address, Din, WE: Don't care

Dout:


High-Z

• Fast Page Mode Read Cycle




* Don't care

• Fast Page Mode Early Write Cycle




@HITACHI

• Fast Page Delayed Write Cycle



• Fast Page Mode Read-Modify-Write Cycle



HM514256ALP/ALJP/ALZP-8/10/12—Preliminary

262,144-Word × 4-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514256ALP/ALJP/ALZP family is a CMOS dynamic RAM organized 262,144-word × 4-bit. HM514256ALP/ALJP/ALZP has realized higher density, higher performance and various functions by employing 1.3

"m CMOS process technology and some new CMOS circuit design technologies. The HM514256ALP/ALJP/ALZP offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits HM514256ALP/ALJP/ALZP to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES


 Single 5V (± 10%) 	
High Speed	
Access Time	80/100/120ns (max.)
 Low Power Dissipation 	` ,
Active Mode	363/303/259mW (max.)
Standby Mode	
 Fast Page Mode Capability 	,
• 512 Refresh Cycles	(64 ms)

• 2 Variations of Refresh

RAS-Only Refresh
CAS-Before-RAS Refresh

■ ORDERING INFORMATION

Part No.	Access	Package
HM514256ALP-8	80ns	300 mil 20 pin
HM514256ALP-10	100ns	Plastic DIP
HM514256ALP-12	120ns	(DP-20NA)
HM514256ALJP-8	80ns	300 mil 20 pin
HM514256ALJP-10	100ns	Plastic SOJ
HM514256ALJP-12	120ns	(CP-20D)
HM514256ALZP-8	80ns	400 mil 20 pin
HM514256ALZP-10	100ns	Plastic ZIP
HM514256ALZP-12	120ns	(ZP-20)





■ PIN DESCRIPTION


Function
Address Input
Refresh Address Input
Data-In/Data-Out
Row Address Strobe
Column Address Strobe
Write Enable
Output Enable
Power Supply (+5.0V)
Ground




■ PIN ARRANGEMENT







BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage		V _{SS}	0	0	0	V	
		V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage		V _{IH}	2.4	_	6.5	V	1
Immut I am Valtaga	(I/O Pin)	V _{IL}	-1.0	_	0.8	V	1
Input Low Voltage	(Others)	V_{IL}	-2.0	_	0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .

DC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Cumbal	Test Conditions	HM5142	256AL-8	HM5142	56AL-10	HM5142	56AL-12	Unit	NI-4-
rarameter	Symbol	lest Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Umit	Note
Operating Current	I _{CC1}	t _{RC} = min.	_	66	_	55	_	47	mA	1, 2
Standby Current I _{CC2}		_	2		2	_	2	mA		
	ICC2	$\frac{\text{CMOS Interface }\overline{\text{RAS}},}{\overline{\text{CAS}}} \ge V_{\text{CC}} - 0.2V$ $D_{\text{OUT}} = \text{High Z}$	_	300	_	300	_	300	μΑ	
RAS-Only Refresh Current	I _{CC3}	$t_{RC} = min.$	_	66	_	55		47	mA	2
Battery Back-Up Current	I _{CC4}	$t_{RC} = \underline{125\mu}s, \overline{CAS}$ Before RAS Cycling	_	300	_	300	_	300	μА	4
Standby Current	I _{CC5}		_	5	_	5	_	5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	66		55	_	47	mA	1
Fast Page Mode Current	I _{CC7}	$t_{PC} = Min.$	_	55	_	55		47	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{\text{IN}} \le 7V$	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	High I _{OUT} = -5mA	2.4	v_{cc}	2.4	V _{CC}	2.4	v_{cc}	V	
Output Low Voltage	V _{OL}	Low $I_{OUT} = 4.2 \text{ mA}$	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
- 4. $t_{RAS} = t_{RAS} \min$ to 1 μ s

Input voltage: I/O pin \geq V_{CC} - 0.2V or \leq 0.2V or open; Others \geq V_{CC} - 0.2V or let 0.2V



EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}		5	pF	1
Input Capacitance (Clocks)	C _{I2}	_	7	pF	1
Output Capacitance (Data-In, Data-Out)	C _{I/O}		10	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS $(T_a=0\,^{\circ}C$ to $70\,^{\circ}C,~V_{CC}=5V~\pm~10\,\%,~V_{SS}=0V)^{(1),~(14)}$

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Crombal	HM5142	256AL-8	HM5142	56AL-10	HM5142	56AL-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190		220	_	ns	
RAS Precharge Time	t _{RP}	70	_	80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-Up Time	t _{ASR}	0	_	0		0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15		15	_	ns	
Column Address Set-Up Time	t _{ASC}	0	_	0		0		ns	
Column Address Hold Time	t _{CAH}	20		20	_	25		ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80		100	_	120		ns	
CAS to RAS Precharge Time	t _{CRP}	10		10		10	_	ns	

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Cb-al	HM5142	256AL-8	HM5142	56AL-10	HM5142	56AL-12	Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
OE to D _{IN} Delay Time	t _{ODD}	20	_	25		30	_	ns	
OE Delay Time From D _{IN}	t _{DZO}	0	_	0		0	_	ns	
CAS Delay Time From D _{IN}	t _{DZC}	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}		64	_	64	_	64	ms	

• Read Cycle

Parameter	Symbol	HM5142	256AL-8	HM5142	56AL-10	HM514256AL-12		Linit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
Access Time From RAS	t _{RAC}	_	80	_	100	_	120	ns	2, 3
Access Time From CAS	t _{CAC}	_	25	_	25	_	30	ns	3, 4
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5
Access Time From OE	t _{OAC}	_	25	_	25	_	30	ns	
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF1}	_	20	-	25	_	30	ns	6
Output Buffer Turn-Off to OE	t _{OFF2}	_	20	_	25	_	30	ns	6
CAS to D _{IN} Delay Time	t _{CDD}	20	_	25	_	30	_	ns	

• Write Cycle

D	Symbol	HM514256AL-8		HM514256AL-10		HM514256AL-12		Unit	Nata
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Onit	Note
Write Command Setup Time	t _{WCS}	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	20	_	20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns	
Data-in Setup Time	t _{DS}	0	_	0	_	0	_	ns	11
Data-in Hold Time	t _{DH}	20	_	20	_	25	ns	11	

• Read-Modify-Write Cycle

Parameter	Symbol	HM514256AL-8		HM514256AL-10		HM514256AL-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Read-Write Cycle Time	t _{RWC}	220	-	255		295		ns	
RAS to WE Delay Time	t _{RWD}	110	_	135	_	160	_	ns	10
CAS to WE Delay Time	t _{CWD}	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t _{AWD}	70	_	80	_	95	_	ns	10
OE Hold Time From WE	t _{OEH}	25	_	25	_	30	_	ns	

• Refresh Cycle

Parameter	Comphal	HM514256AL-8		HM514256AL-10		HM514256AL-12		T I : 4	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
CAS Setup Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	ns	

• Fast Page Mode Cycle


Parameter	Symbol	HM5142	HM514256AL-8		HM514256AL-10		HM514256AL-12		Note
rarameter	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	TVOIC
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15		ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000		100000	ns	12
Access Time from CAS Precharge	t _{ACP}	_	50		50	_	60	ns	13
RAS Hold Time from CAS Precharge	t _{RHCP}	50		50	_	60		ns	
Fast Page Mode Read-Write Cycle Time	t _{PCM}	110		115		135	_	ns	

NOTES:

- 1. AC measurements assume $t_T = 5 \text{ns}$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 8. Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in a delayed write or a read-modify-write cycles.
- 12. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.


■ TIMING WAVEFORMS

• Read Cycle




* Don't care

• Early Write Cycle




* OE : Don't care
* Don't care


• Delayed Write Cycle




• Read-Modify-Write Cycle




• RAS-Only Refresh Cycle



• CAS-Before-RAS Refresh Cycle




• Fast Page Mode Read Cycle




: Don't care


• Fast Page Mode Early Write Cycle



• Fast Page Delayed Write Cycle



• Fast Page Mode Read-Modify-Write Cycle



HM514256H Series

262144-Word × 4-Bit CMOS Dynamic RAM

The Hitachi HM514256H is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514256H has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS technology and some new CMOS circuit design technologies. The HM514256H offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514256H to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

Features

Single 5 V (±10%)

• High speed: Access Time 60 ns/70 ns (max)

Low power: Standby 11 mW (max)

Active 495 mW/440 mW (max)


· Fast page mode capability


512 refresh cycles: (8 ms)

· 2 variations of refresh: RAS-only refresh

CAS-before-RAS refresh

Pin Arrangement






Pin Description

Pin Name	Function
A0-A8	Address input
A0-A8	Refresh address input
I/O1-I/O4	Data input/Data output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
Vcc	Power supply (+5 V)
Vss	Ground

Ordering Information

Type No.	Access Time	Package
HM514256HP-6	60 ns	
HM514256HP-7	70 ns	300-mil 20-pin plastic DIP (DP-20NA)
НМ514256НЈР-6	60 ns	
НМ514256НЈР-7	70 ns	300-mil 20-pin plastic SOJ (CP-20D)
HM514256HZP-6	60 ns	400 '100 ' 1 ' (TTD (TTD 00)
HM514256HZP-7	70 ns	400-mil 20-pin plastic ZIP (ZP-20)

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	VT	-1.0 to $+7.0$	V
Supply voltage relative to Vss	Vcc	-1.0 to +7.0	V
Short circuit output current	Iout	50	mA
Power dissipation	Pr	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Тур	Max	Unit	Note
C114		Vss	0	0	0	V	
Supply voltage		Vcc	4.5	5.0	5.5	V	*1
Input high voltage		Vи	2.4		6.5	V	*1
Input low voltage I/O pin Others	Vп	-1.0		0.8	V	*1	
	VIL	-2.0		0.8	V	*1	

Note: *1. All voltage referenced to Vss.

DC Characteristics (Ta = 0 to +70°C, Vcc = $5V \pm 10\%$, Vss = 0V)

T4	C 1 1	HM514	256H-6	HM514	256H-7	Unit	Test Condition	N.	ote
Item	Symbol	Min	Max	Min	Max	Onit	rest Conditio	ons in	ote
Operating current	Icc ₁		90		80	mA	RAS, CAS cycling	*1,	, *2
							trc = Min		
			2		2		\overline{RAS} , $\overline{CAS} = V_{IH}$	TTL	
Standby current	Icc2					mA	Dout = High-Z	interface	
Standby current	1002		1		1	1112 1	RAS, CAS ≥	CMOS	
							Vcc-0.2V	interface	
							Dout = High-Z		
RAS-only refresh current	Іссз		90		80	mΑ	trc = Min		*2
							$\overline{RAS} = V_{IH}$		
Standby current	Iccs		5		5	mΑ	$\overline{CAS} = V_{IL}$		*1
							Dout = enable		
CAS-before-RAS	Icc6		90		80	mA	trc = Min		
refresh current									
Fast page mode current	Icc7		90		80	mΑ	tPc = Min	*1,	, *3
Input leakage current	Ili	-10	10	-10	10	μΑ	$0 \text{ V} \leq \text{Vin} \leq 7 \text{ V}$		
Output leakage current	ILO	-10	10	-10	10	μΑ	0 V ≤ Vout ≤ 7 V		
							Dout = disable		
Output high voltage	Vон	2.4	Vcc	2.4	Vcc	V	High Iout = -5 mA		
Output low voltage	Vol	0	0.4	0	0.4	V	Low Iout = 4.2 mA		

Notes: *1. Icc depends on output loading condition when the device is selected.

Icc max is specified at the output open condition.

*2. Address can be changed less than three times while $\overline{RAS} = VIL$.

*3. Address can be changed once or less while CAS = VIH.

Capacitance (Ta = 25°C, Vcc = 5 V \pm 10%)

Item		Symbol	Тур	Max	Unit	Note
Input capacitance —	Address	Cn		5	pF	*1
	Clock	C12		7	pF	*1
Input/Output capacitance	Data input/Data output	Ci⁄o		10	pF	*1.*2

Notes: *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)*14 Test Conditions

Input rise and fall times:

5 ns

Output load:

2TTL Gate + CL (100 pF)

Input timing reference levels: 0.8 V, 2.4 V (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Item	Symbol	HM514	1256H-6	HM514	4256H-7	Unit	Note
Item	Symbol	Min	Max	Min	Max	Omt	Nou
Random read or write cycle time	trc	125		140		ns	
RAS precharge time	trp	55		60		ns	
RAS pulse width	tras	60	10000	70	10000	ns	
CAS pulse width	tcas	20	10000	20	10000	ns	
Row address setup time	tasr	0		0		ns	
Row address hold time	trah	10		10		ns	
Column address setup time	tasc	0		0		ns	
Column address hold time	tcah	15		15		ns	
RAS to CAS delay time	trcd	20	40	20	50	ns	*8
RAS to column address delay time	t RAD	15	30	15	35	ns	*9
RAS hold time	trsh	20		20		ns	
CAS hold time	tсsн	60		70		ns	
CAS to RAS precharge time	tcrp	10	_	10		ns	
OE to Din delay time	todd	20		20		ns	
OE delay time from Din	tozo	0		0		ns	
CAS delay time from Din	tozc	0		0		ns	
Transition time (rise and fall)	tr	3	50	3	50	ns	*1, *7
Refresh period	TREF		8		8	ms	

^{*2} \overline{CAS} = Will to disable Dout.

Read Cycle

Item	Symbol	HM514	256H-6	HM514256H-7		Unit	Note	
nem	Syllibol	Min	Max	Min	Max	Oilt	Note	
Access time from RAS	trac		60		70	ns	*2, *3	
Access time from CAS	tcac		20		20	ns	*3, *4	
Access time from address	taa		30		35	ns	*3, *5	
Access time from OE	toac		20	******	20	ns		
Read command setup time	trcs	0		0		ns		
Read command hold time to CAS	trch	0		0		ns		
Read command hold time to RAS	trrh	10		10		ns		
Column address to RAS lead time	tral	30		35		ns		
Output buffer turn-off time	toff1		20		20	ns	*6	
Output buffer turn-off to OE	toff2		20		20	ns	*6	
CAS to Din delay time	tcdd	20		20		ns		

Write Cycle

Item	Symbol	HM514256H-6		HM514	1256H-7	Unit	Note
item	Symbol	Min	Max	Min	Max	Omi	Note
Write command setup time	twcs	0		0		ns	*10
Write command hold time	twch	15	-	15		ns	
Write command pulse width	twp	10		10		ns	
Write command to RAS lead time	trwl	20		20		ns	
Write command to CAS lead time	tcwl	20		20		ns	
Data-in setup time	tos	0		0		ns	*11
Data-in hold time	tDH	15		15		ns	*11

Read-Modify-Write Cycle

Item	Symbol	HM514256H-6		HM514	256H-7	Unit	Note
Item	Symbol	Min	Max	Min	Max	Oilit	Note
Read-write cycle time	trwc	175	******	190		ns	
RAS to WE delay time	trwd	85	_	95		ns	*10
CAS to WE delay time	tcwd	45		45		ns	*10
Column address to WE delay time	tawd	55		60		ns	*10
OE hold time from WE	toeh	20		20		ns	

Refresh Cycle

Item	Symbol	HM514256H-6		HM514256H-7		Unit	Note
		Min	Max	Min	Max	Oint	14016
CAS setup time	tcsr	10		10		ns	
$(\overline{CAS}$ -before- \overline{RAS} refresh cycle)							
CAS hold time	tchr	15		15		ns	
(CAS-before-RAS refresh cycle)							
RAS precharge to CAS hold time	trpc	10		10		ns	


Fast Page Mode Cycle

Item	Symbol	HM514256H-6		HM514256H-7		TT *.	
		Min	Max	Min	Max	Unit	Note
Fast page mode cycle time	tPC	45		50		ns	
Fast page mode CAS precharge time	tcp	10	-	10		ns	
Fast page mode RAS pulse width	trasc		100000		100000	ns	*12
Access time from CAS precharge	LACP	_	40	_	45	ns	*13
RAS hold time from CAS precharge	TRHCP	40		45	-	ns	
Fast page mode read-write cycle time	t PCM	90		100	-	ns	


- Notes: *1. AC measurements assume tT = 5ns.
 - *2. Assumes that IRCD ≤ IRCD (max) and IRAD ≤ IRAD (max). If IRCD or IRAD is greater than the maximum recommended value shown in this table, IRAC exceeds the value shown.
 - *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
 - *4. Assumes that $tRCD \ge tRCD (max)$ and $tRAD \le tRAD (max)$.
 - *5. Assumes that $tRCD \le tRCD \pmod{max}$ and $tRAD \ge tRAD \pmod{max}$.
 - *6. toFF(max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - *7. Transition times are measured between VIH and VIL.
 - *8. Operation with the tRCD (max) limit insures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
 - *9. Operation with the tRAD (max) limit insures that tRAC (max) can be met, tRAD (max) is specified as a reference point only, if tRAD is greater than the specified tRAD (max) limit, then access time is controlled exclusivily by tAA.
 - *10. tWCS, tRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tRWD ≥ tRWD (min), tCWD≥tCWD (min) and tAWD ≥ tAWD (min), the cycle is a readwrite and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - *11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-wirte cycles.
 - *12. trasc is determined by RAS pulse width in fast page mode cycles.
 - *13. Access time is determined by the longer of tAA or tCAC or tACP.
 - *14. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.




Timing Waveforms Read Cycle




Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CAS-before-RAS Refresh Cycle




Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




Fast Page Delayed Write Cycle




Fast Page Mode Read-Modify-Write Cycle









Supply Current (Active) vs. Ambient Temperature




Supply Current (Active) vs. Frequency




Supply Current (Standby) vs. Supply Voltage





Supply Current (Standby) vs. Supply Voltage





Supply Current (Standby) vs. Ambient Temperature

















HM514258S Series HM514258A Series

262144-Word × 4-Bit CMOS Dynamic RAM

The Hitachi HM514258S/A is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514258S/A has realized higher density, higher performance and various functions by employing 1.3 µm CMOS technology and some new CMOS circuit design technologies. The HM514258S/A offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM514258S/A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

Features

Single 5 V (±10%)

High speed: Access Time 80 ns/100 ns/120 ns (max)

Low power: Standby 11 mW (max)

Active 413 mW/358 mW/303 mW (max)


Static column mode capability


• 512 refresh cycles: (8 ms)

· 2 variations of refresh: RAS-only refresh

CS-before-RAS refresh

Pin Arrangement





Pin Description


Pin Name	Function
A0-A8	Address input
A0-A8	Refresh address input
I/O1-I/O4	Data input/Data output
RAS	Row address strobe
CS	Chip select
WE	Write enable
ŌĒ	Output enable
Vcc	Power supply (+5 V)
Vss	Ground

Ordering Information


Type No.	Access Time	Package	Type No.	Access Time	Package
HM514258P-8S	80 ns	300-mil 20-pin	HM514258AP-8	80 ns	300-mil 20-pin
HM514258P-10S	100 ns	plastic DIP	HM514258AP-10	100 ns	plastic DIP
HM514258P-12S	120 ns	(DP-20NA)	HM514258AP-12	120 ns	(DP-20NA)
HM514258JP-8S	80 ns	300-mil 20-pin	HM514258AJP-8	80 ns	300-mil 20-pin
HM514258JP-10S	100 ns	plastic SOJ	HM514258AJP-10	100 ns	plastic SOJ
HM514258JP-12S	120 ns	(CP-20D)	HM514258AJP-12	120 ns	(CP-20D)
HM514258ZP-8S	80 ns	400-mil 20-pin	HM514258AZP-8	80 ns	400-mil 20-pin
HM514258ZP-10S	100 ns	plastic ZIP	HM514258AZP-10	100 ns	plastic ZIP
HM514258ZP-12S	120 ns	(ZP-20)	HM514258AZP-12	120 ns	(ZP-20)

Block Diagram

HM514258S Series



HM514258A Series



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _T	-1.0 to +7.0	V
Supply voltage relative to Vss	Vcc	-1.0 to +7.0	V
Short circuit output current	Iout	50	mA
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Тур	Max	Unit	Note
		Vss	0	0	0	V	
Supply voltage		Vcc	4.5	5.0	5.5	v	*1
Input high voltage		VIH	2.4		6.5	V	*1
T	I/O pin	VIL	-1.0		0.8	v	*1
Input low voltage	Others	VIL	-2.0		0.8	V	*1

Note: *1. All voltage referenced to Vss.

DC Characteristics (Ta = 0 to +70°C, VCC = $5V \pm 10\%$, Vss = 0V)

					258-10S					
Item	Symbol				258A-10			Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating	Iccı	*******	75		65		55	mΑ	RAS, CS cycling	*1, *2
current									trc = Min	
			2		2		2		RAS, CS	
				•					= VIH TTI	_
Standby current	Icc2							mΑ	Dout = High-Z inte	rface
			1		1		1		RAS, CS ≥	
									Vcc-0.2V CM	os
									Dout = High-Z inte	rface
RAS-only	Іссз		75		65		55	mA	trc = Min	*2
refresh current										
									$\overline{RAS} = V_{IH}$	
Standby current	Iccs		5		5		5	mΑ	$\overline{CS} = V_{IL}$	*1
									Dout = enable	
CS-before-RAS	Icc6		65		55		45	mA	trc = Min	
refresh current										
Static column	Icco		65		55		45	mA	tsc = Min	*1,*3
mode current										
Input leakage	ILI	-10	10	-10	10	-10	10	μА	$0 \text{ V} \leq \text{Vin} \leq 7 \text{ V}$	
current										
Output leakage	ILO	-10	10	-10	10	-10	10	μΑ	$0 \text{ V} \leq \text{Vout} \leq 7 \text{ V}$	
current									Dout = disable	
Output high	Vон	2.4	Vcc	2.4	Vcc	2.4	Vcc	V	High Iout = -5 mA	
voltage										
Output low	Vol	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	
voltage										

Notes: *1. ICC depends on output load condition when the device is selected.

ICC max is specified at the output open condition.

^{*2.} Address can be changed less than three times while $\overline{RAS} = VIL$.

^{*3.} Address can be changed once or less while $\overline{CS} = VIH$.

HM514258S Series, HM514258A Series

Capacitance (Ta = 25°C, Vcc = $5 \text{ V} \pm 10\%$)

Item		Symbol	Тур	Max	Unit	Note
T	Address	C11		5	pF	*1
Input capacitance	Clock	C12		7	pF	*1
Input/Output capacitance	Data input/Data output	Ci⁄o		10	pF	*1,*2

Notes: *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

AC Characteristics (Ta = 0 to +70°C, VCC = 5 V \pm 10%, Vss = 0 V)*17.*18 Test Conditions

• Input rise and fall times: 5 ns • Output load: 2TTL Gate + CL (100 pF)

Input timing reference levels: 0.8 V, 2.4 V (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

			-	•			•		
		HM51	4258-8S	HM51	4258-10S	HM51	14258-12S		
Item	Symbol	HM51	4258A-8	HM51	4258A-10	HM51	14258A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	160		190		220		ns	
RAS precharge time	t RP	70		80		90		ns	
RAS pulse width	tras	80	10000	100	10000	120	10000	ns	
CS pulse width	tsp	25	10000	30	10000	30	10000	ns	
Row address setup time	tasr	0		0		0	******	ns	
Row address hold time	trah	12	_	15		15		ns	
Column address setup time	tasw	0		0		0		ns	
Column address hold time	tahw	20		25		25		ns	
RAS to CS delay time	trcd	22	55	25	70	25	90	ns	*8
RAS hold time	trsl	25		30	_	30		ns	
CS hold time	tcsh	80		100		120		ns	
CS to RAS precharge time	tsrs	10		10		10		ns	
OE to Din delay time	todd	20		25		30		ns	
OE delay time from Din	tdzo	0		0		0		ns	
CS delay time from Din	tozc	0		0		0		ns	
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	*1,*7
Refresh period	tref		8		8		8	ms	

^{*2.} $\overline{CS} = VIH$ to disable Dout.

Read Cycle

		HM514	258-8S	HM514	258-10S	HM5142	258-12S		
Item	Symbol	HM514	258A-8	HM514	258A-10	HM5142	258A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Access time from RAS	trac		80		100		120	ns	*2, *3
Access time from CS	tacs		25		30		30	ns	*3, *4
Access time from address	taa		40		50		55	ns	*3, *5, *14
Access time from OE	toac		25		25		30	ns	
Read command setup time	trcs	0		0	-	0	_	ns	
Read command hold time to CS	trch	0		0		0		ns	
Read command hold time to RAS	trrh	10		10		10		ns	
RAS to column address hold time	tahr	15		15		15		ns	*16
RAS to column address delay time	trad	17	40	20	50	20	65	ns	*9
Column address to RAS lead time	tral	40		50		55		ns	
Column address hold time from RAS	tar	80		100		120		ns	
Ooutput buffer turn-off time	toff		20		25		30	ns	•6
Output buffer turn-off to \overline{OE}	toff2		20		25		30	ns	*6
Output hold time from address	taoh	5		5		5	_	ns	
CS to Din delay time	tcdd	20	_	25		30		ns	
CS hold time from OE	toch	25		25		30		ns	
OE hold time from RAS	troh	80		100		120		ns	
OE hold time from CS	tсон	25		25		30		ns	
OE pulse width	toep	25		25	_	30		ns	

Write Cycle

		HM514	258-8S	HM514	258-10S	HM514	1258-12S		
Item	Symbol						1258 A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0		0		ns	*10
Write command hold time	twch	20	_	25		25		ns	
Write command hold time to RAS	twcr	75		95		115		ns	
Write command pulse width	twp	15		15		20		ns	
Write command to RAS lead time	trwl	25		25		30		ns	
Write command to CS lead time	tcwl	25		25	_	30		ns	
Din setup time	tos	0		0		0		ns	*11
Din hold time	tDн	20		25		25	_	ns	*11
Din hold time to RAS	t DHR	75		95		115		ns	
Column address hold time from RAS	tawr	75		95	_	115		ns	

Read-Modify-Write Cycle

		HM514	258-8S	HM514	258-10S	HM514	258-12S		
Item	Symbol	HM514	258A-8	HM514	258A-10	HM514	258A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	trwc	220		255		295		ns	
RAS to WE delay time	trwd	110		135		160		ns	*10
CS to WE delay time	tcwd	55	-	65		70	_	ns	*10
Column address to WE delay time	tawd	70		85		95		ns	*10

Refresh Cycle

		HM514	258-8S	HM514	258-10S	HM514	258-12S		
Item	Symbol	HM514	258A-8	HM514	258A-10	HM514	258A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
CS setup time	tcsr	10		10		10		ns	
$(\overline{CS}$ -before- \overline{RAS} refresh cycle)									
CS hold time	tchr	20		20		25		ns	
$(\overline{CS}$ -before \overline{RAS} refresh cycle)									
RAS precharge to CS hold time	tzrh	10	-	10	_	10		ns	*********

Static Column Mode Cycle

Item	HM514258 Symbol HM514258							Unit	Note
		Min	Max	Min	Max	Min	Max		
Static column mode cycle time	tsc	45	_	55		60		ns	
Static column mode RAS pulse width	trasc		100000		100000	_	100000	ns	
RAS to second WE delay time	trswd	90		110		135		ns	
Static column mode CS precharge time	tsı	10		10		15		ns	
Static column mode WE precharge time	twi	10		10		15		ns	

Static Column Mode Read-modify-Write Cycle and Mixed Cycle

Item	Symbol			HM5142 HM5142				Unit	Note
		Min	Max	Min	Max	Min	Max	-	
Static column mode cycle time on read-modify-write	tsrw	120		140		160		ns	*12
Access time from first WE	talw	-	85		100		115	ns	*3, *13
Last WE to column address delay time	ILWAD	25	45	25	50	30	60	ns	*15
Last WE to column address hold time	tahlw	85		100		115		ns	

- Notes: *1. AC measurements assume tT = 5ns.
 - *2. Assumes that tRCD ≤tRCD (max) and tRAD ≤tRAD (max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
 - *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
 - *4. Assumes that $tRCD \ge tRCD$ (max) and $tRAD \le tRAD$ (max).
 - *5. Assumes that $tRCD \le tRCD \pmod{max}$ and $tRAD \ge tRAD \pmod{max}$.
 - *6. topf (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - *7. Transition times are measured between VIH and VIL.
 - *8. Operation with the tRCD (max) limit insures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tACS.
 - *9. Operation with the tRAD (max) limit insures that tRAC (max) can be met, tRAD (max) is specified as a reference point only, if trad is greater than the specified trad (max) limit, then access time is controlled exclusively by taa.
 - *10. twcs, trwd, tcwd and tawd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tRWD ≥ tRWD (min), tCWD≥tCWD (min) and tAWD ≥ tAWD (min), the cycle is a readmodify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - *11. These parameters are referenced to $\overline{\text{CS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or readmodify-wine cycles.
 - *12. tsrw(min) = tawd(min) + tLwad(max) + tT




- *13. Assumes that tLWAD ≤ tLWAD (max). If tLWAD is greater than the maximum recomended value shown in this table, tALW exceeds the value shown.
- *14. Assumes that tLWAD ≥ tLWAD (max).
- *15. Operation with the tLWAD (max) limit insures that tALW (max) can be met, tLWAD (max) is specified as a reference point only, if tLWAD is greater than the specified tLWAD (max) limit, then access time is controlled exclusively by tAA.
- *16. tAHR is defined as the time at which the column address hold.
- *17. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more CS-before-RAS refresh cycles are required.
- *18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffers prior to applying data to the device.




Timing Waveforms


Read Cycle




Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CS-before-RAS Refresh Cycle




Static Column Mode Read Cycle




Static Column Mode Write Cycle (1)




Static Column Mode Write Cycle (2)




Static Column Mode Read-Modify-Write Cycle




Supply Current (Active) vs. Supply Voltage




Supply Current (Active) vs. Ambient Temperature




Supply Current (Active) vs. Frequency




Supply Current (Standby) vs. Supply Voltage




Supply Current (Standby) vs. Supply Voltage





Supply Current (Standby) vs. Ambient Temperature





(C) HITACHI














HM514266AP/AJP/AZP-6/7/8/10/12—Preliminary

262,144-Word × 4-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514266A is a CMOS dynamic RAM organized 262,144-word \times 4-bit. HM514266A has realized higher density, higher performance and various functions by employing 1.3μ m CMOS process technology and some new CMOS circuit design technologies. The HM514266A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits HM514266A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (±10%)
- High Speed

Low Power Dissipation


- Fast Page Mode Capability
- 2 Variations of Refresh

RAS-Only Refresh
CAS-Before-RAS Refresh

Write per bit capability

■ ORDERING INFORMATION


Part No.	Access	Package
HM514266AP-6 HM514266AP-7 HM514266AP-8 HM514266AP-10 HM514266AP-12	60ns 70ns 80ns 100ns 120ns	300 mil 20 pin Plastic DIP (DP-20NA)
HM514266AJP-6 HM514266AJP-7 HM514266AJP-8 HM514266AJP-10 HM514266AJP-12	60ns 70ns 80ns 100ns 120ns	300 mil 20 pin Plastic SOJ (CP-20D)
HM514266AZP-6 HM514266AZP-7 HM514266AZP-8 HM514266AZP-10 HM514266AZP-12	60ns 70ns 80ns 100ns 120ns	400 mil 20 pin Plastic ZIP (ZP-20)





■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
$A_0 - A_8$	Refresh Address Input
$W_1/IO_1-W_1/IO_4$	Write Select/ Data-In/Data-Out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write Per Bit/Write Enable
ŌĒ	Output Enable
v _{cc}	Power Supply (+5.0V)
V _{SS}	Ground


■ PIN ARRANGEMENT







■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P_{T}	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70 \,^{\circ}\text{C}$)

Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Cumply Valtage		V _{SS}	0	0	0	V	
Supply Voltage		v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage		V_{IH}	2.4	_	6.5	V	1
Innut Low Voltage	(I/O Pin)	V _{IL}	-1.0	_	0.8	V	1
Input Low Voltage	(Others)	V_{IL}	-2.0		0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .

\blacksquare DC CHARACTERISTICS $(T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

							, <u> </u>							
Parameter	Symbol	Test Conditions	51420	66A-6	51420	66A-7	51426	66A-8	51426	6A-10	51426	6A-12	Unit	Note
rarameter	Syllibor	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Operating Current	I _{CC1}	t _{RC} = Min.	_	90	—	80	_	66	_	55	_	47	mA	1, 2
Standby Current	Ţ		_	2	_	2	_	2	_	2	_	2	mA	
Standby Current	I _{CC2}	$ \begin{array}{ c c } \hline \underline{CMOS\ Interface} \\ \hline \hline RAS, \overline{CAS} \geq V_{CC} -0.2V \\ D_{OUT} = High-Z \\ \end{array} $	_	1		1		1		1		1	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	90		80	_	66		55	_	47	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{OUT} = Enable$	-	5		5	_	5	_	5	_	5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	80	_	70	_	66	_	55	_	47	mA	
Fast Page Mode Current	I _{CC7}	t _{PC} = Min.	_	80	_	70	_	55	_	55	_	47	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{\rm IN} \le 7V$	-10	10	-10	10	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	High I _{OUT} = -5 mA	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	v	
Output Low Voltage	V _{OL}	Low I _{OUT} = 4.2mA	0	0.4	0	0.4	0	04	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	5	pF	1
Input Capacitance (Clocks)	C _{I2}	_	7	pF	1
Output Capacitance (Data-In, Data-Out)	C _{I/O}	_	10	pF	1, 2

NOTES:

- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
- 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS (T_a = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)(1), (14)

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D		51426	66A-6	51426	66A-7	51426	66A-8	51426	6A-10	51426	6A-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	120	_	130	_	160	_	190	_	220	_	ns	
RAS Precharge Time	t _{RP}	50	_	50	_	70	_	80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Set-Up Time	t _{ASR}	0	_	0	_	0		0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	10	_	10	_	12	_	15	_	15	_	ns	
Column Address Set-Up Time	t _{ASC}	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	15		20	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	20	-	20	_	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	60	_	70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	10		10	_	ns	

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	S	51426	66A-6	51420	66A-7	514266A-8		514266A-10		514266A-12		Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
OE to D _{IN} Delay Time	t _{ODD}	20	<u> </u>	20	<u> </u>	20	_	25	_	30	_	ns	
OE Delay Time From D _{IN}	t _{DZO}	0	_	0	_	0	_	0		0	_	ns	
CAS Delay Time From D _{IN}	t _{DZC}	0	_	0	_	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	8	_	8	_	8	_	8	_	8	ms	

• Read Cycle

D	C	51426	66A-6	51426	66A-7	51426	6A-8	51426	6A-10	51426	6A-12	Unit	NT-4-
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	60		70	_	80	_	100	_	120	ns	2, 3
Access Time From CAS	t _{CAC}		20	_	20	_	25		25	_	30	ns	3, 4
Access Time From Address	t _{AA}	_	30		35	_	40	_	45	_	55	ns	3, 5
Access Time From OE	t _{OAC}	_	20	_	20	_	25	_	25	_	30	ns	
Read Command Set-Up Time	t _{RCS}	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	0	_	0	[-	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	20	_	35		40	_	45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF1}	_	20	_	20	_	20		25	_	30	ns	6
Output Buffer Turn-Off to OE	t _{OFF2}	_	20	_	20	_	20		25		30	ns	6
CAS to D _{IN} Delay Time	t _{CDD}	20	_	20	_	20	_	25	_	30	_	ns	

• Write Cycle

Demonstra	C1	51426	66A-6	51420	56A-7	51426	66A-8	51426	6A-10	51426	6A-12	T T = 14	Note
Parameter	Symbol	Min.	Max.	Mın.	Max.	Min.	Max.	Min.	Max	Min.	Max.	Unit	Note
Write Command Set-Up Time	t _{wcs}	0	_	0	-	0	_	0	_	0	-	ns	10
Write Command Hold Time	twch	15	_	15	_	20	_	20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	10	_	10	_	15		15	_	20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	20	_	20	_	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t _{CWL}	20	_	20	_	25	_	25		30	-	ns	
Data-In Set-Up Time	t _{DS}	0	_	0	_	0	_	0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	15	_	15	_	20	_	20	_	25	_	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	51420	66A-6	51420	66A-7	514266A-8		514266A-10		514266A-12		Unit	Note
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Read-Write Cycle Time	t _{RWC}	170	_	180	_	220	_	255	_	295	_	ns	
RAS to WE Delay Time	t _{RWD}	85	_	95		110	_	135	_	160	-	ns	10
CAS to WE Delay Time	t _{CWD}	45	_	45		55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t _{AWD}	55	_	60	_	70	_	80	_	95	_	ns	10
OE Hold Time From WE	t _{OEH}	20	_	20	_	25	_	25	_	30	_	ns	

• Refresh Cycle

Parameter	Symbol	514266A		266A-6 514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Om	Note
CAS Set-Up Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10	_	10		10	_	10		10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	15	-	15	_	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10		10	_	10	_	10	-	10		ns	

• Fast Page Mode Cycle

D	Same bal	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Fast Page Mode Cycle Time	t _{PC}	45	_	50	_	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	10	_	10	_	15		ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000	_	100000	_	100000	_	100000	ns	12
Access Time From CAS Precharge	t _{ACP}	_	40	_	45	_	50	_	50	_	60	ns	13
RAS Hold Time From CAS Precharge	t _{RHCP}	40	_	45	_	50	_	50	_	60	_	ns	
Fast Page Mode Read-Write Cycle Time	t _{PCM}	95	-	100	-	110	_	115	_	135	_	ns	

Write Per Bit (15), (16)


Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
ratameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	L Cant	Note
Write Per Bit Setup Time	t _{wbs}	0	_	0	_	0	_	0	_	0	_	ns	
Write Per Bit Hold Time	t _{WBH}	10	_	10		12	_	15	_	15	_	ns	
Write Per Bit Selection Setup Time	t _{WDS}	0	_	0	_	0	_	0	_	0	_	ns	
Write Per Bit Selection Hold Time	t _{WDH}	10	-	10	_	12	_	15	_	15	_	ns	

NOTES:

- 1. AC measurements assume $t_T = 5ns$.
- Assumes that t_{RCD} ≤ t_{RCD} (max.) and t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference
 point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min.), $t_{CWD} \ge t_{CWD}$ (min.) and $t_{AWD} \ge t_{AWD}$ (min.), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to $\overline{WB/WE}$ leading edge in delayed write or read-modify-write cycles.
- 12. $t_{\mbox{\scriptsize RASC}}$ defines $\overline{\mbox{\scriptsize RAS}}$ pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- 15. When using the write-per-bit capability, WB/WE must be low as RAS falls.
- 16. The data bits to which the write operation is applied can be specified by keeping Wi/IOi high with setup and hold time referenced to the RAS negative transition.


■ TIMING WAVEFORMS

• Read Cycle






• Early Write Cycle




* OE : Don't care

* Don't care


• Delayed Write Cycle



• Read-Modify-Write Cycle




• RAS-Only Refresh Cycle



1 OE, WE : Don't care

2 Don't care


• CAS-Before-RAS Refresh Cycle




Dout:

High-Z

• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle



* OE : Don't care

: Don't care

• Fast Page Mode Read-Modify-Write Cycle



· Don't care

HM511000S Series HM511000A Series

1048576-word x 1-bit CMOS Dynamic RAM

The Hitachi HM511000S/A series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511000S/A has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies.

The HM511000S/A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000S/A to be packaged in standard 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.

Features

- High speed: Access time 80/100/120 ns (max)
- Low power; 11 mW standby, 385/330/275 mW active
- Single 5V supply (±10%)
- Fast page mode capability
- 512 refresh cycle; (8 ms)
- 2 variations of refresh; RAS-only refresh
 CAS-before-RAS refresh

Pin Arrangement HM511000SP Series HM511000SJP Series HM511000 AP Series HM511000AJP Series Hitachi Pin No.1 Din 1 18 V_{ss} JEDEC Pin No. WE 2 17 Dout 16 CAS 1 20 V_{ss} Dın RAS 3 2 2 19 WE Dout 25 15 A9 TF*1 4 CAS RAS 3 3 24 18 14 A8 TF*1 4 23 17 A0 5 NC NC 5 22 16 A9 13 A7 A1 6 12 A6 A2 7 18 15 11 A5 A3 8 Αl 7 10 17 14 Α7 10 A4 Vcc 9 8 A2 11 16 13 A6 A3 12 9 15 12 **A5** (Top View) 10 11 A4 HM511000SZP Series (Top View) HM511000AZP Series 1 A9 CAS 2 3 Dout Vss

5 Din

7 RAS

9 TF*1

11 A0

13 A2

15 Vcc

17 A5

WE

NC

NC 10

A1 12


A3 14

A4 16

A6 18

A8 20

(Bottom View)



Pin Description

iption
Function
Address input
Refresh address input
Data input
Data output
Row address strobe
Column address strobe
Read/Write input
Test function
Power (+5V)
Ground

Note)


 TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.

HM511000S/A Series


Ordering Information

•					
Type No.	Access Time	Package	Type No.	Access Time	Package
HM511000P-8S HM511000P-10S HM511000P-12S	80ns 100ns 120ns	300 mil 18-pin Plastic DIP	HM511000 AP-8 HM511000 AP-10 HM511000 AP-12	80ns 100ns 120ns	300 mil 18-pin Plastic DIP
HM511000JP-8S HM511000JP-10S HM511000JP-12S	80ns 100ns 120ns	300 mil 20-pin Plastic SOJ	HM511000AJP-8 HM511000AJP-10 HM511000AJP-12	80ns 100ns 120ns	300 mil 20-pin Plastic SOJ
HM511000ZP-8S HM511000ZP-10S HM511000ZP-12S	80ns 100ns 120ns	400 mil 20-pin Plastic ZIP	HM511000AZP-8 HM511000AZP-10 HM511000AZP-12	80ns 100ns 120ns	400 mil 20-pin Plastic ZIP

Block Diagram HM511000S Series



HM511000A Series



Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to VSS	V _{CC}	-1.0 to +7.0	V
Short circuit output current	IOUT	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70^{\circ}C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	v _{cc}	4.5	5.0	5.5	v
Input high voltage	v_{IH}	2.4	_	6.5	v
Input low voltage	VIL	-2.0	_	0.8	V

Note) All voltages referenced to V_{SS}.

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	HM51	1000A-8		000A-10		000A-12	Unit	Test condition	Note
		Min	Max	Min	Max	Min	Max			
Operating current	I _{CC1}	_	70		60	_	50	mA	RAS, CAS cycling, tRC = Min	*1,*2
Standby	T		2	_	2	_	2		RAS, CAS = V _{IH} TTL Dout = High-Z interfa	ice
current	I _{CC2}	_	1	_	1	_	1	mA	\overline{RAS} , $\overline{CAS} \ge V_{CC} - 0.2V$ Dout = High-Z	CMOS interface
Refresh current	I _{CC3}	_	60	_	50	_	45	mA.	RAS-only refresh, t _{RC} = Min	*2
Standby current	I _{CC5}	_	5		5		5	m A	RAS = V _{IH} , CAS = V _{IL} , Dout = enable	*1
Refresh current	I _{CC6}	_	60	_	50		40	mA	\overline{CAS} -before- \overline{RAS} refresh, $t_{RC} = Min$.	
Fast page mode current	I _{CC7}	_	50	_	50	_	40	mA	RAS = V _{IL} , CAS cycling, t _{PC} = Min	*1,*3
Input leakage	ILI	-10	10	-10	10	-10	10	μA	$V_{IN} = 0$ to +7V	
Output leakage	I _{LO}	-10	10	-10	10	-10	10	μА	V _{OUT} = 0 to +7V, Dout = disable	
Output levels	V _{OH}	2.4	VCC	2.4	VCC	2.4	v_{CC}	V	$I_{out} = -5mA$	
Output levels	VOL	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2mA$	

Notes) *1. ICC depends on output loading condition when the device is selected, ICC max is specified at the output open

*2. Address can be changed less than three times while RAS = V_{IL}.
 *3. Address can be changed once or less while CAS = V_{IH}.

Capacitance ($V_{CC} = 5V \pm 10\%$, $Ta = 25^{\circ}C$)

Parai	Parameter		Тур	Max	Unit	Note
Input capacitance	Address, Data input	C _{I1}	_	5	pF	*1
	Clocks	C ₁₂	_	7	pF	*1
Output capacitance	Data output	Co	_	7	pF	*1,*2

Notes) *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
*2. CAS = V_{IH} to disable Dout.

AC Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$, $V_{SS} = 0\text{V}$, $V_{CC} = 5\text{V} \pm 10\%$)

Test Conditions

• Input rise and fall times: 5ns

• Output load: 2 TTL Gate + C_L (100pF)

• Input timing reference levels: 0.8V, 2.4V

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM51 HM51	1000-8S 1000A-8	HM511 HM511	000-10S 000A-10	HM511 HM511	1000-12S 1000A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	160	_	190	_	220	_	ns	
RAS precharge time	t _{RP}	70	_	80	_	90	_	ns	
RAS pulse width	tRAS	80	10000	100	10000	120	10000	ns	
CAS pulse width	tCAS	25	10000	25	10000	30	10000	ns	
Row address setup time	tASR	0	_	0	_	0	_	ns	
Row address hold time	t _{RAH}	12	_	15		15	_	ns	
Column address setup time	tASC	0	_	0	_	0	_	ns	
Column address hold time	^t CAH	20	_	20	_	25	_	ns	
RAS to CAS delay time	tRCD	22	55	25	75	25	90	ns	*8
RAS to column address delay time	tRAD	17	40	20	55	20	65	ns	*9
RAS hold time	tRSH	25	_	25	_	30		ns	
CAS hold time	^t C\$H	80		100		120		ns	
CAS to RAS precharge time	tCRP	10	_	10	_	10	_	ns	
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	*7
Refresh period	tREF	_	8	_	8	_	8	ms	

Read Cycle

Parameter	Symbol				000-10S 000A-10		000-12S 000A-12	Unit	Note
	•	Min	Max	Min	Max	Min	Max		
Access time from RAS	† RAC	_	80	_	100	-	120	ns	*2,*3
Access time from CAS	t _{CAC}	_	25	_	25	_	30	ns	*3,*4
Access time from address	t _{AA}		40	_	45	_	55	ns	*3,*5
Read command setup time	tRCS	0	_	0	_	0	_	ns	
Read command hold time to CAS	^t RCH	0	_	0	_	0	_	ns	
Read command hold time to RAS	^t RRH	10	_	10		10	_	ns	
Column address to RAS lead time	^t RAL	40	_	45	_	55	_	ns	
Output buffer turn-off time	tOFF		20	_	25	_	30	ns	*6

Write Cycle

Parameter	Symbol			HM5110 HM5110				Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0		0	_	ns	*10
Write command hold time	twch	20	_	20	_	25	_	ns	
Write command pulse width	twp	15	_	15	_	20	_	ns	
Write command to RAS lead time	tRWL	25	_	25	_	30	_	ns	
Write command to CAS lead time	tCWL	25	_	25	_	30	-	ns	
Data-in setup time	t _{DS}	0	_	0	-	0	-	ns	*11
Data-in hold time	^t DH	20		20		25		ns	*11

Read-Modify-Write Cycle

Parameter	Symbol		HM511000-8S HM511000-10S HM511000-12S HM511000A-8 HM511000A-10 HM511000A-12						Note
		Min	Max	Min	Max	Min	Max		
Read-write cycle time	t _{RWC}	190	_	220	-	255	_	ns	
RAS to WE delay time	^t RWD	80	_	100	_	120	_	ns	*10
CAS to WE delay time	t _{CWD}	25	_	25		30	_	ns	*10
Column address to WE delay time	t AWD	40	_	45		55		ns	*10

Refresh Cycle

Parameter	Symbol _			HM511000-10S HM511000-12S HM511000A-10 HM511000A-12				Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	10	_	10		10	-	ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	20	_	20	_	25	_	ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10	_	ns	

Fast Page Mode Cycle

Parameter	Symbol			HM511000-10S HM511000A-10		HM511000-12S HM511000A-12		Unit	Note
	-3	Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	^t PC	55		55	_	65	_	ns	
CAS precharge time	^t CP	10	-	10	_	15	_	ns	
Fast page mode RAS pulse width	†RASC	_	100000	_	100000		100000	ns	*13
Access time from CAS precharge	^t ACP	_	50	_	50	_	60	ns	*14
RAS hold time from CAS precharge	[†] RHCP	50	_	50	_	60	-	ns	

Fast Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM511 HM511	1000-8S 1000A-8	HM511 HM511	000-10S 000A-10	HM511 HM511	000-12S 000A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast page mode read-write cycle time	^t PCM	85	_	85	_	100	_	ns	

- Notes) *1. AC measurements assume $t_T = 5$ ns.
 - *2. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.


 - *4. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). *5. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max).
 - *6. tOFF (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - Transition times are measured between V_{IH} and V_{IL} .
 - *8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclu-
 - *9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 - *10. twcs, trwd, tcwd and trwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - *11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 - *12. An initial pause of 100µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.
 - *13. t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycle.
 - *14. Access time is determined by the longer of tAA, tCAC or tACP.




Timing Waveforms Read Cycle




Early Write Cycle



Delayed Write Cycle




Read-Modify-Write Cycle




On't care

RAS-Only Refresh Cycle



Dout High-Z


CAS-Before-RAS Refresh Cycle



Address '_______High-Z


Dout — [///]: Don't care

Fast Page Mode Read Cycle




733


Fast Page Mode Write Cycle




Fast Page Mode Read Modify Write Cycle




SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE




SUPPLY CURRENT (ACTIVE) vs. FREQUENCY




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE




RAS ACCESS TIME vs. SUPPLY VOLTAGE




RAS ACCESS TIME vs. AMBIENT TEMPERATURE




CAS ACCESS TIME vs. SUPPLY VOLTAGE




CAS ACCESS TIME vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HM511000ALP/ALJP/ALZP-8/10/12—Preliminary

1,048,576-Word × 1-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM511000ALP/ALJP/ALZP family is a CMOS dynamic RAM organized 1,048,576 word \times 1-bit. HM511000ALP/ALJP/ALZP has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies. The HM511000ALP/ALJP/ALZP offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000ALP/ALJP/ALZP to be packaged in standard 18-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (±10%)
- High Speed


Low Power Dissipation

- Fast Page Mode Capability
- 2 Variations of Refresh

RAS-Only Refresh
CAS-Before-RAS Refresh

■ ORDERING INFORMATION

Part No.	Access	Package
HM511000ALP-8	80ns	300 mil 18 pin
HM511000ALP-10	100ns	Plastic DIP
HM511000ALP-12	120ns	(DP-18C)
HM511000ALJP-8	80ns	300 mil 20 pin
HM511000ALJP-10	100ns	Plastic SOJ
HM511000ALJP-12	120ns	(CP-20D)
HM511000ALZP-8	80ns	400 mil 20 pin
HM511000ALZP-10	100ns	Plastic ZIP
HM511000ALZP-12	120ns	(ZP-20)





■ PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
D _{IN}	Data-In
D _{OUT}	Data-Out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
TF	Test Function*
V _{CC}	Power Supply (+5V)
V _{ss}	Ground

^{*} TF pin can be connected with any lines on P.C. board. However, the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.


■ PIN ARRANGEMENT







■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to $+7.0$	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	6.5	V	1
Input Low Voltage	V _{IL}	-2.0		0.8	V	1

NOTE: 1. All voltage referenced to Vss.

\blacksquare DC ELECTRICAL CHARACTERISTICS ($T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

D	S	Test Conditions	HM5110	00AL-8	HM5110	00AL-10	HM5110	00AL-12	77	
Parameter	Symbol	lest Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Operating Current	I _{CC1}	t _{RC} = Min.	l –	70	_	60	_	50	mA	1, 2
Standby Current	Y		_	2	_	2		2	mA	
Standby Current	I _{CC2}		_	300	_	300	_	300	μΑ	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	60	_	50	_	45	mA	2
Battery Back-Up Current	I _{CC4}	$t_{RC} = 125\mu s$, \overline{CAS} Before \overline{RAS} Cycling	_	300	_	300	_	300	μА	4
Standby Current	I _{CC5}		_	5	_	5	_	5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	60	_	50	_	40	mA	
Fast Page Mode Current	I _{CC7}	t _{PC} = Min.	_	50	_	50	_	40	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	r I _{LO}	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	High I _{OUT} = -5mA	2.4	v _{cc}	2.4	V _{CC}	2.4	V _{cc}	V	
Output Low Voltage	V _{OL}	Low I _{OUT} = 4.2 mA	0	0.4	0	0.4	0	0.4	v	

NOTES:

- 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
- 4. $t_{RAS} = t_{RAS}$ min. to 1 μ s Input voltage: All pins $\leq V_{CC} - 0.2V$ or $\leq 0.2V$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address, Data-In)	C _{I1}	_	5	pF	1
Input Capacitance (Clocks)	C _{I2}	_	7	pF	1
Output Capacitance (Data-Out)	Co	_	7	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS ($T_a=0\,^{\circ}\text{C}$ to 70 $^{\circ}\text{C},\,V_{CC}=5V\,\pm\,10\,\%,\,V_{SS}=0V)^{(1),\,(12)}$

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	G	HM5110	00AL-8	HM5110	00AL-10	HM5110	00AL-12	17-14	NT-4-
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190	_	220		ns	
RAS Precharge Time	t _{RP}	70		80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-Up Time	t _{ASR}	0		0		0		ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15	_	ns	
Column Address Set-Up Time	t _{ASC}	0	_	0		0	_	ns	
Column Address Hold Time	t _{CAH}	20	_	20		25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25		30		ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120		ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10		10		ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}		64	_	64	_	64	ms	

• Read Cycle

Parameter	Crombal	HM511000AL-8		HM5110	00AL-10	HM5110	00AL-12	¥ 1	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}		80	_	100	_	120	ns	2, 3
Access Time From CAS	t _{CAC}	_	25	_	25	_	30	ns	3, 4
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10		10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40		45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF}		20	_	25		30	ns	6

• Write Cycle

Parameter	Crombal	HM5110	000AL-8	HM5110	00AL-10	HM5110	00AL-12	T I : 4	NT-4-
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Write Command Setup Time	t _{WCS}	0	_	0	_	0		ns	10
Write Command Hold Time	t _{WCH}	20	_	20		25	_	ns	
Write Command Pulse Width	t _{WP}	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30		ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	25		30	_	ns	
Data-in Setup Time	t _{DS}	0		0	_	0	_	ns	11
Data-in Hold Time	t _{DH}	20	_	20		25	_	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	HM5110	000AL-8	HM5110	00AL-10	HM5110	00AL-12	Unit	Note
Faranietei	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Om	Note
Read-Write Cycle Time	t _{RWC}	190		220	_	225	_	ns	
RAS to WE Delay Time	t _{RWD}	80		100		120		ns	10
CAS to WE Delay Time	t _{CWD}	25	_	25	_	30	_	ns	10
Column Address to WE Delay Time	t _{AWD}	40	_	45	_	55	_	ns	10

• Refresh Cycle

Parameter	Symbol	HM5110	000AL-8	HM5110	00AL-10	HM5110	00AL-12	Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
CAS Setup Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10		10		10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	20		20		25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10		10	_	10		ns	

• Fast Page Mode Cycle

Parameter	Crumb al	HM5110	00AL-8	HM5110	00AL-10	HM5110	00AL-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	OMI	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15		ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000		100000	ns	13
Access Time From CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	14
RAS Hold Time From CAS Precharge	t _{RHCP}	50	-	50		60	_	ns	

• Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5110	00AL-8	HM5110	00AL-10	HM51100	00AL-12	Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Fast Page Mode Read-Write Cycle Time	t _{PCM}	85	_	85	_	100	_	ns	


NOTES:

- 1. AC measurements assume $t_T = 5$ ns.
- Assumes that t_{RCD} ≤ t_{RCD} (max.) and t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 8. Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in a delayed write or a read-modify-write cycles.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- 13. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.




■ TIMING WAVEFORMS


• Read Cycle



• Early Write Cycle




• Delayed Write Cycle




* Don't care


• Read-Modify-Write Cycle




• RAS-Only Refresh Cycle




• CAS-Before-RAS Refresh Cycle




• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



• Fast Page Mode Read-Modify-Write Cycle



HM511000H Series

1048576-word x 1-bit CMOS Dynamic RAM

The Hitachi HM511000H series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511000H has realized higher density, higher performance and various functions by employing 1.3 µm CMOS process technology and some new CMOS circuit design technologies.

The HM511000H offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000H to be packaged in standard 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.

Features

- High speed: Access time 60ns/70ns (max)
- Low power: 11 mW standby, 495mW/440mW active
- Single 5V supply (±10%)
- Fast page mode capability
- 512 refresh cycle; (8 ms)
- 2 variations of refresh; RAS-only refresh

18 V_{SS}

17 Dout

16 CAS

15 A9

14 A8

13 A7

12 A6

11 A5

10 A4

(Top View)

CAS-before-RAS refresh

Pin Arrangement

Din 1

WE 2

RAS 3

TF*1 4

AO


A1 6

A2 7

A3 8


 V_{cc} 9

HM511000HP Series




HM511000HJP Series





@ HITACHI



ъ.	_	•		
Pin	Desc	rır	1110	าท


Pin Description						
Function						
Address input						
Refresh address input						
Data input						
Data output						
Row address strobe						
Column address strobe						
Read/Write input						
Test function						
Power (+5V)						
Ground						

Note: 1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} +0.5V.

Ordering Information

Type No.	Access Time	Package				
HM511000HP-6	60ns	300-mil 18-pin Plastic DIP				
HM511000HP-7	70ns	300-IIII 18-piii Flastic DiF				
НМ511000НЈР-6	60ns	200 mil 20 min Plantia SOI				
HM511000HJP-7	70ns	300-mil 20-pin Plastic SOJ				
HM511000HZP-6	60ns	400 - 11 20 - 1 - Pl - 41 - 71P				
HM511000HZP-7	70ns	400-mil 20-pin Plastic ZIP				

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to VSS	V_T	-1.0 to +7.0	V
Supply voltage relative to VSS	V _{CC}	-1.0 to +7.0	V
Short circuit output current	IOUT	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	v_{cc}	4.5	5.0	5.5	v
Input high voltage	v_{IH}	2.4		6.5	V
Input low voltage	V _{IL}	-2.0	-	0.8	V

Note) All voltages referenced to VSS.

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	HM511	.000H-6	HM511	.000H-7	Unit	T	NT - 4 -
rarameter	Symbol	Min	Max	Min	Max	Onit	Test condition	Note
Operating current	I _{CC} 1	_	90	_	80	m A	RAS, CAS cycling, tRC = Min	*1,*2
Standby current	ICC2	_	2	_	2	mA	\overline{RAS} , $\overline{CAS} = V_{IH}$ TTL Dout = High-Z interface	
		_	1	_	1		\overline{RAS} , $\overline{CAS} \ge V_{CC} - 0.2V$ CMOS Dout = High-Z interface	
Refresh current	I _{CC} 3	_	90	-	80	mA	\overline{RAS} -only refresh, $t_{RC} = Min$	*2
Standby current	I _{CC} 5	_	5	_	5	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$ Dout = enable	*1
Refresh current	I _{CC6}	_	90	_	80	m A	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, t_{RC} = Min	
Fast page mode current	I _{CC7}	_	90	_	80	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} cycling, tPC = Min	*1,*3
Input leakage	I_{LI}	-10	10	-10	10	μA	<i>V_{IN}</i> = 0 to +7V	
Output leakage	I_{LO}	-10	10	-10	10	μА	$V_{OUT} = 0$ to +7V, Dout = disable	
Output levels	V_{OH}	2.4	V_{CC}	2.4	v_{CC}	V	Iout = -5mA	
Output levels	V_{OL}	0	0.4	0	0.4	V	Iout = 4.2mA	

Notes) *1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition

*2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

*3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance $(V_{CC} = 5V \pm 10\%, Ta = 25^{\circ}C)$

Parameter		Symbol	Typ	Max	Unit	Note
Address, Data input	C _{I1}	_	5	pF	*1	
Input capacitance	Clocks	C ₁₂	-	7	pF	*1
Output capacitance	Data output	Co	_	7	pF	*1,*2

Notes) *1. Capacitance measured with Boonton Meter or effective capacitance measuring method. *2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics (Ta = 0 to +70°C, $V_{SS} = 0$ V, $V_{CC} = 5$ V $\pm 10\%$)

Test Conditions

• Input rise and fall times: 5ns

• Input timing reference levels: 0.8V, 2.4V

• Output load: 2 TTL Gate + C_L (100pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

D	0 1 1	HM51	1000H-6	HM511000H-7		7 Unit	Mada
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Random read or write cycle time	t _{RC}	125	_	140	_	ns	
RAS precharge time	t _{RP}	55	_	60	_	ns	
RAS pulse width	tRAS	60	10000	70	10000	ns	
CAS pulse width	tCAS	20	10000	20	10000	ns	
Row address setup time	t _{ASR}	0		0	-	ns	
Row address hold time	^t RAH	10		10	_	ns	
Column address setup time	tASC	0	_	0		ns	
Column address hold time	tCAH	15		15	_	ns	
RAS to CAS delay time	t _{RCD}	20	40	20	50	ns	*8
RAS to column address delay time	t _{RAD}	15	30	15	35	ns	*9
RAS hold time	tRSH	20	_	20		ns	
CAS Hold Time	t _{CSH}	60		70	_	ns	
CAS to RAS precharge time	tCRP	10		10	_	ns	
Transition time (rise and fall)	t_T	3	50	3	50	ns	*7
Refresh period	tREF	_	8	_	8	ms	

Read Cycle

D	C11	HM511	000H-6	HM511000H-7		- Unit	Note
Parameter	Symbol -	Min Max		Min Max		Unit	Note
Access time from RAS	t _{RAC}	_	60	_	70	ns	*2,*3
Access time from CAS	^t CAC	_	20	_	20	ns	*3,*4
Access time from address	t _{AA}	_	30	_	35	ns	*3,*5
Read command setup time	tRCS	0	_	0	_	ns	
Read command hold time to CAS	^t RCH	0	-	0	-	ns	
Read command hold time to RAS	^t RRH	10		10	-	ns	
Column address to RAS lead time	tRAL.	30	_	35	_	ns	
Output buffer turn-off time	tOFF	_	20	_	20	ns	*6

Write Cycle

D	C11	HM511	000H-6	HM511000H-7		— Unit	Note
Parameter	Symbol -	Min	Max	Min	Max	- Unit	Note
Write command setup time	twcs	0		0	-	ns	*10
Write command hold time	twCH	15	_	15	_	ns	
Write command pulse width	t _{WP}	10		10	_	ns	
Write command to RAS lead time	t _{RWL}	20	_	20	_	ns	
Write command to CAS lead time	^t CWL	20	_	20	_	ns	
Data-in setup time	^t DS	0	_	0	_	ns	*11
Data-in hold time	^t DH	15		15		ns	*11

Read-Modify-Write Cycle

Parameter	Crombal	HM511	.000H-6	HM511000H-		T T 24	NI-4-
Farameter	Symbol	Min	Max	Min	Max	- Unit	Note
Read-write cycle time	^t RWC	150	_	165	-	ns	
RAS to WE delay time	^t RWD	60	-	70	_	ns	*10
CAS to WE delay time	^t CWD	20	_	20	_	ns	*10
Column address to WE delay time	^t A WD	30	_	35	_	ns	*10

Refresh Cycle

Parameter	Symbol	HM511	000H-6	HM511	HM511000H-7		NI-4-
Farameter	Symbol	Min	Max	Min	Max	- Unit	Note
CAS setup time (CAS-before-RAS refresh)	t _{CSR}	10	-	10	_	ns	
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	15	_	15	_	ns	
RAS precharge to CAS hold time	t _{RPC}	10	_	10	_	ns	

Fast Page Mode Cycle

Donomotor	Crum h a l	HM511000H-6		HM51	1000H-7	- Unit	Note
Parameter	Symbol -	Min	Max	Min	Max	Omt	Note
Fast page mode cycle time	^t PC	45	_	50	_	ns	
CAS precharge time	t _{CP}	10		10	_	ns	
Fast page mode RAS pulse width	tRASC	_	100000	_	100000	ns	*13
Access time from CAS precharge	t _{ACP}	-	40	_	45	ns	*14
RAS hold time from CAS precharge	^t RHCP	40	_	45	_	ns	


Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol -	HM511	000H-6	HM511	000H-7	Unit	Note
Farameter	Symbol -	Min	Max	Min	Max	Omi	Note
Fast page mode read-write cycle time	^t PCM	70	_	75	_	ns	

Notes)


- *1. AC measurements assume $t_T = 5 \text{ ns}$.
- *2. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- *4. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). *5. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max).
- *6. toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- *7. Transition times are measured between V_{IH} and V_{IL} .
- *8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclu-
- *9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- *10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- *11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- *12. An initial pause of 100µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.
- *13. t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycle.
- *14. Access time is determined by the longer of t_{AA} , t_{CAC} or t_{ACP} .

Timing Waveforms Read Cycle




Don't care


Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Fast Page Mode Read Cycle




Fast Page Mode Write Cycle




Fast Page Mode Read-Modify-Write Cycle




SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE




SUPPLY CURRENT (ACTIVE) vs. FREQUENCY




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE




RAS ACCESS TIME vs. SUPPLY VOLTAGE




RAS ACCESS TIME vs. AMBIENT TEMPERATURE




CAS ACCESS TIME vs. SUPPLY VOLTAGE




CAS ACCESS TIME vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HM511001S Series

1048576-word x 1-bit CMOS Dynamic RAM

The Hitachi HM511001S series is a CMOS dynamic RAM organized 1048576-word \times 1-bit. HM511001S has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies.


The HM511001S offers Nibble Mode as a high speed access mode.


Multiplexed address input permits the HM511001S to be packaged in standard, 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.


Features


- High speed; Access time 80/100/120 ns (max)
- Low power; 11 mW standby, 385/330/275 mW active
- Single 5V supply (±10%)
- Nibble mode capability
- 512 refresh cycle; (8 ms)
- 2 variations of refresh; RAS-only refresh CAS-before-RAS refresh

Pin Arrangement









Pin Description

	•
Symbol	Function
A0 – A9	Address input
A0 - A8	Refresh address input
A9	Nibble address input
Din	Data input
Dout	Data output
RAS	Row address strobe
CAS	Row address strobe
WE	Read/Write input
TF*1	Test function
v_{CC}	Power (+5V)
VSS	Ground

Note)


 TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.



Ordering Information

Type No.	Access Time	Package
HM511001P-8S	80ns	
HM5110001P-10S	100ns	300 mil 18-pin Plastic DIP
HM5110001P-12S	120ns	
HM511001JP-8S	80ns	
HM511001JP-10S	100ns	300 mil 20-pin Plastic SOJ
HM511001JP-12S	120ns	
HM511001ZP-8S	80ns	
HM511001ZP-10S	100ns	400 mil 20-pin Plastic ZIP
HM511001ZP-12S	120ns	

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to VSS	v_T	-1.0 to +7.0	V
Supply voltage relative to VSS	v _{CC}	-1.0 to +7.0	v
Short circuit output current	Iout	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.4	_	6.5	v
Input low voltage	V _{IL}	-2.0	_	0.8	V

Note) All voltages referenced to VSS.

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^{\circ}$ C)

D	C1	HM511	001-8S	HM511001-10S		HM511	001-12S	TT ! 4	Task as a dikina	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test condition	Note
Operating current	I _{CC1}	_	70		60	_	50	m A	RAS, CAS cycling, t _{RC} = Min	*1,*2
Standby	-	_	2	_	2	_	2	· mA	RAS, CAS=V _{IH} TTL Dout=High-Z interface	
current	I _{CC2}	_	1	_	1	_	1	IIIA	RAS,CAS≥V _{CC} -0.2V CMOS Dout=High-Z interface	
Refresh current	I _{CC3}	_	60	_	50	_	45	mA	RAS-only refresh, t _{RC} = Min	*2
Standby current	I _{CC5}	_	5	_	5	_	5	mA	RAS = V _{IH} , CAS = V _{IL} , Dout = enable	*1
Refresh current	I _{CC6}	_	60	_	50	_	40	mA	\overline{CAS} -before- \overline{RAS} refresh, $t_{RC} = Min$.	
Nibble mode current	I _{CC8}	_	50		50	_	40	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} cycling, $t_{NC} = Min$	*1,*3
Input leakage	I _{LI}	-10	10	-10	10	-10	10	μΑ	$V_{IN} = 0$ to +7V	
Output leakage	I _{LO}	-10	10	-10	10	-10	10	μΑ	V _{OUT} = 0 to +7V, Dout = disable	
Output levels -	V _{OH}	2.4	v_{cc}	2.4	v_{cc}	2.4	v_{cc}	V	Iout = -5mA	
Output levels	VOL	0	0.4	0	0.4	0	0.4	v	Iout = 4.2mA	

Notes)*1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open

*2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
*3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance $(V_{CC} = 5V \pm 10\%, Ta = 25^{\circ}C)$

Parar	neter	Symbol	Тур	Max	Unit	Note
	Address, Data input	C _{I1}	_	5	pF	*1
Input capacitance	Clocks	C _{I2}		7	pF	*1
Output capacitance	Data output	Co	_	7	pF	*1,*2

Notes) *1. Capacitance measured with Boonton Meter or effective capacitance measuring method. *2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V}$)*1,*10

Test Conditions

• Input rise and fall times: 5ns

• Input timing reference levels: 0.8V, 2.4V

• Output load: 2TTL Gate + C_L (100pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM51	1001-8S	HM511001-10S		HM511001-12S		Unit	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Oilit	Notes
Random read or write cycle time	t_{RC}	160		190	-	220	_	ns	
RAS precharge time	tRP	70	_	80	-	90	_	ns	
RAS pulse width	tRAS	80	10000	100	10000	120	10000	ns	
CAS pulse width	tCAS	40	10000	50	10000	60	10000	ns	
Row address setup time	t _{ASR}	0	_	0		0		ns	
Row address hold time	tRAH	12	_	15	_	15	_	ns	
Column address setup time	^t ASC	0	_	0	_	0	_	ns	
Column address hold time	^t CAH	20		20		25	_	ns	
RAS to CAS delay time	t _{RCD}	22	40	25	50	25	60	ns	7
RAS hold time	^t RSH	40	_	50	_	60	-	ns	
CAS hold time	tCSH	80	_	100	_	120		ns	
CAS to RAS precharge time	tCRP	10	_	10	_	10	-	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	
Refresh period	tREF	_	8	_	8		8	ms	

Read Cycle

Donomoton	Cumbal	HM511	001-8S	HM511001-10S		HM511001-12S		T I i.e.	Notes
Parameter	Symbol	Min Max	Min	Max	Min	Max	Unit	Notes	
Access time from RAS	tRAC	_	80	_	100	_	120	ns	2,3
Access time from CAS	†CAC	-	40	_	50	_	60	ns	3,4
Read command setup time	tRCS	0	_	0	_	0		ns	
Read command hold time referenced to CAS	tRCH	0		0	_	0	_	ns	
Read command hold time referenced to RAS	tRRH	10	_	10	_	10	_	ns	
Output buffer turn-off delay	tOFF	_	20	_	25	_	30	ns	5

Write Cycle

Parameter	Crombal	HM511001-8S		HM511001-10S		HM511001-12S		17-14	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t WCS	0	_	0	-	0	_	ns	8
Write command hold time	t WCH	20	_	20	_	25	-	ns	
Write command pulse width	tWP	15	_	15	_	20	_	ns	
Write command to RAS lead time	^t RWL	25	_	25	_	30	_	ns	
Write command to CAS lead time	[†] CWL	25		25	_	30	_	ns	
Data-in setup time	t _{DS}	0		0	_	0		ns	9
Data-in hold time	^t DH	20	_	20	_	25	-	ns	9

Read-Modify-Write Cycle

Parameter	Symbol	HM511	001-8S	HM511	001-10S	MH511	001-12S	- Unit	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Onit	Notes
Read-write cycle time	^t RWC	190	_	210	_	245		ns	
RAS to WE delay time	tRWD	80	_	90	-	110	_	ns	8
CAS to WE delay time	tCWD	40	_	40	_	50	_	ns	8



Refresh Cycle

Parameter	Symbol	HM511001-8S		HM511001-10S		HM511	001-12S	Unit	Notes
Farameter		Min	Max	Min	Max	Min	Max	Omi	Notes
CAS setup time (CAS-before-RAS refresh)	tCSR	10	_	10	_	10	_	ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	20	_	20	_	25	-	ns	
RAS precharge to CAS hold time	t _{RPC}	10	_	10		10	_	ns	

Nibble Mode Cycle

D	Symbol -	HM511001-8S		HM511001-10S		HM511001-12S		Unit	Notes
Parameter		Min	Max	Min	Max	Min	Max	Omi	140163
Nibble mode access time	tNAC	_	25	_	25	_	30	ns	
Nibble mode cycle time	t _{NC}	45	-	45	_	50	_	ns	
Nibble mode CAS precharge time	tNCP	10	_	10	_	10	_	ns	
Nibble mode CAS pulse width	tNCA	25		25	_	30	_	ns	
Nibble mode RAS hold time	tNRSH	25	_	25	_	30	_	ns	

Nibble Mode Read-Modify-Write


D	Symbol	HM511001-8S		HM511001-10S		HM511001-12S		Unit	Notes
Parameter		Min	Max	Min	Max	Min	Max	Oiii	Notes
Nibble mode read-modify-write cycle time	tNR WC	65		65	_	75	_	ns	
Nibble mode write command CAS lead time	^t NCWL	20	_	20	_	25	_	ns	
Nibble mode CAS to WE delay time	^t NCWD	20	_	20	_	25	_	ns	

Notes)


- *1. AC measurements assume $t_T = 5 \text{ ns}$.
- *2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- *4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- *5. toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- *6. Transition times are measured between V_{IH} and V_{IL} .
- *7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- exclusively by tCAC.

 *8. tWCS and tCWD are not restrictive operating parameters. They are included in the data sheet as elec-
- trical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min) and $t_{CWD} \ge t_{RWD}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate
- *9. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- *10. An initial pause of 100μs is required after power-up followed by eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.


Timing Waveforms Read Cycle




Early Write Cycle




Delayed Write Cycle



Read-Modify-Write Cycle



RAS-Only Refresh Cycle




Notes) *1.[[[]] Don't care


*2. Refresh Address

A0-A8(AX0-AX8)


CAS-Before-RAS Refresh Cycle




Nibble Mode Read Cycle




Nibble Mode Write Cycle




Nibble Mode Read-Modify-Write Cycle




SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE




SUPPLY CURRENT (ACTIVE) vs. FREQUENCY




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE




RAS ACCESS TIME VS. SUPPLY VOLTAGE




RAS ACCESS TIME vs. AMBIENT TEMPERATURE



CAS ACCESS TIME vs. SUPPLY VOLTAGE



CAS ACCESS TIME vs. AMBIENT TEMPERATURE



HM511001A Series

1048576-word x 1-bit CMOS Dynamic RAM

The Hitachi HM511001A series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511001A has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies.

The HM511001A offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM511001A to be packaged in standard, 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.


Features

- High speed; Access time 80/100/120 ns (max)
- Low power; 11 mW standby, 385/330/275 mW active
- Single 5V supply (±10%)
- Nibble mode capability
- 512 refresh cycle; (8 ms)
- 2 variations of refresh; RAS-only refresh


CAS-before-RAS refresh

Pin Arrangement


HM511001AP Series




HM511001AJP Series



HM511001AZP Series



@HITACHI



Pin Description


i ili Desci	ption
Pin Name	Function
A0 – A9	Address input
A0 – A8	Refresh address input
A9	Nibble address input
Din	Data input
Dout	Data output
RAS	Row address strobe
CAS	Row address input
WE	Read/Write input
TF*1	Test function
v_{CC}	Power (+5V)
VSS	Ground

Note: 1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.

Ordering Information

Type No.	Access Time	Package
HM511001AP-8	80ns	
HM511001AP-10	100ns	300 mil 18-pin Plastic DIP
HM511001AP-12	120ns	
HM511001AJP-8	80ns	
HM511001AJP-10	100ns	300 mil 20-pin Plastic SOJ
HM511001AJP-12	120ns	
HM511001AZP-8	80ns	
HM511001AZP-10	100ns	400 mil 20-pin Plastic ZIP
HM511001AZP-12	120ns	

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to VSS	VCC	-1.0 to +7.0	V
Short circuit output current	Iout	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply	v_{CC}	4.5	5.0	5.5	V
Input high voltage	V_{IH}	2.4	_	6.5	V
Input low voltage	v_{IL}	-2.0		0.8	V

Note) All voltages referenced to V_{SS} .

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, Ta = 0 to $+70^{\circ}$ C)

Danamatan	Cross bod	HM511	001A-8	HM511	001A-10	HM511	001A-12	- Unit	Test condition	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Onn	rest condition	Note
Operating current	I _{CC1}	_	70	_	60		50	mA	\overline{RAS} , \overline{CAS} cycling, $t_{RC} = Min$	*1,*2
Standby	I _{CC2}	_	2	_	2	_	2	m A	\overline{RAS} , $\overline{CAS} = V_{IH}$ TTL interface	e
current		_	1	_	1	-	1		$\overline{RAS}, \overline{CAS} \ge V_{CC}$ -0.2V CMOS Dout = High-Z interface	e
Refresh current	I_{CC3}	_	70	_	60	_	50	mA	\overline{RAS} -only refresh, $tRC = Min$	*2
Standby current	I _{CC5}	_	5		5	_	5	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$ Dout = enable	*1
Refresh current	I _{CC6}	_	60	_	50	_	40	mA	\overline{CAS} -before- \overline{RAS} refresh, $tRC = Min$.	
Nibble mode current	I _{CC8}	_	50	_	50	-	40	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} cycling, $t_{NC} = Min$	*1,*3
Input leakage	I_{LI}	-10	10	-10	10	-10	10	μА	$V_{IN} = 0 \text{ to } +7V$	
Output leakage	I_{LO}	-10	10	-10	10	-10	10	, μΑ	V_{OUT} = 0 to +7V, Dout = disabled	
Output levels	V _{OH}	2.4	VCC	2.4	v_{CC}	2.4	v_{CC}	V	Iout = -5mA	
Output levels	V_{OL}	0	0.4	0	0.4	0	0.4	V	Iout = 4.2mA	

Notes) *1. ICC depends on output loading condition when the device is selected. ICC max. is specified at the output open

*2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

*3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance ($V_{CC} = 5V \pm 10\%$, $Ta = 25^{\circ}C$)

	Parameter	Symbol	Тур	Max	Unit	Note
Innut conscitones	Address, Data input	c_{I1}	-	5	pF	*1
Input capacitance -	Clocks	C_{I2}	_	7	pF	*1
Output capacitance	Data output	Co	_	7	υF	*1. *2

Notes) *1. Capacitance measured with Boonton Meter or effective capacitance measuring method. *2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V}$)*1,*10

Test Conditions

• Input rise and fall times: 5ns

 Output load: 2 TTL Gate + C_L (100 pF) (Including scope and jig)

• Input timing reference lvels: 0.8V, 2.4V

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM51	1001 A-8	HM511	001A-10	HM511	001A-12	Unit	Note
ratatiletei	Symbol	Min	Max	Min	Min Max		Min Max		Note
Random read or write cycle time	t _{RC}	160	_	190		220	_	ns	
RAS precharge time	t _{RP}	70	_	80	-	90	_	ns	
RAS pulse width	tRAS	80	10000	100	10000	120	10000	ns	
CAS pulse width	tCAS	25	10000	25	10000	30	10000	ns	
Row address setup time	t _{ASR}	0	_	0	_	0	_	ns	
Row address hold time	tRAH	12		15	_	15	_	ns	
Column address setup time	t _{ASC}	0		0	_	0	_	ns	
Column address hold time	^t CAH	20	_	20	_	25	_	ns	
RAS to CAS delay time	^t RCD	22	55	25	75	25	90	ns	*7
RAS to column address delay time	^t RAD	17	40	20	55	20	65	ns	*11
RAS hold time	^t RSH	25	_	25	_	30		ns	
CAS hold time	^t CSH	80	_	100	_	120	_	ns	
CAS to RAS precharge time	^t CRP	10		10	_	10	_	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	*6
Refresh period	tref	_	8		8	_	8	ms	

Read Cycle

Parameter	Symbol	HM511	001A-8	HM511001A-10		HM511001A-12		- Unit	Note
r at afficien	Syllibol	Min	Max	Min	Max	Min	Max	Unit	Note
Access time from RAS	tRAC	_	80	_	100	-	120	ns	*2,*3
Access time from CAS	†CAC	_	25	_	25	_	30	ns	*3,*4
Access time from address	^t AA		40	_	45	_	55	ns	*3,*4
Read command setup time	tRCS	0	_	0	_	0	_	ns	
Read command hold time referenced to CAS	^t RCH	0	_	0	_	0	_	ns	
Read command hold time referenced to \overline{RAS}	tRRH	10	_	10	_	10	-	ns	
Column address to RAS lead time	tRAL.	40	_	45	_	55	_	ns	
Output buffer turn-off delay	t _{OFF}		20	_	25	_	30	ns	*5

Write Cycle

Parameter	Symbol	HM511	001A-8	HM511	001A-10	HM511	001A-12	- Unit	Note
ratameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Write command setup time	twcs	0	_	0	_	0	-	ns	*8
Write command hold time	t WCH	20	_	20	_	25	_	ns	
Write command pulse width	tWP	15		15	_	20	-	ns	
Write command to RAS lead time	t _{RWL}	25	_	25		30	_	ns	
Write command to CAS lead time	tCWL	25	_	25	_	30	-	ns	
Data-in setup time	t _{DS}	0	_	0	_	0	_	ns	*9
Data-in hold time	t _D H	20	_	20	_	25	_	ns	*9

Read-Modify-Write Cycle

Parameter	Symbol -	HM511001A-8 HM511001A-10 HM511001A-12						- Unit	Note
rarameter		Mın	Max	Min	Max	Min	Max	Unit	Note
Read-write cycle time	t _{RWC}	190	_	210	-	245	_	ns	
RAS to WE delay time	tRWD	80	_	90	_	110	_	ns	*8
CAS to WE delay time	t _{CWD}	25	_	25	_	30	_	ns	*8
Column address to WE delay time	t _{AWD}	40		45	_	55	_	ns	*8

Refresh Cycle

Parameter	Symbol	HM511	001 A-8	HM511001A-10 HM511001A-12				- Unit	Note
	Symbol .	Min	Max	Min	Max	Min	Max	· Omi	Note
CAS setup time (CAS-before-RAS refresh)	tCSR	10	_	10	-	10	_	ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	20	_	20	_	25	_	ns	
RAS precharge to CAS hold time	tRPC	10	_	10		10	-	ns	

Nibble Mode Cycle

Poromotor	0 1 1	HM511001A-8 HM511001A-10 HM511001A-12							NI. 4.
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Nibble mode access time	t _{NAC}		25	_	25	_	30	ns	
Nibble mode cycle time	t _{NC}	45	_	45	_	50	_	ns	
Nibble mode CAS precharge time	t _{NCP}	10		10	-	10	_	ns	
Nibble mode CAS pulse width	t _{NCA}	25		25	_	30	_	ns	
Nibble mode RAS hold time	t _{NRSH}	25	_	25		30	_	ns	

Nibble Mode Read-Modify-Write Cycle


Parameter	Symbol -	HM511	001A-8	HM511001A-10 HM511001A-12				Unit	Note
		Min	Max	Min	Max	Min	Max	Omi	Note
Nibble mode read-modify-write cycle time	t _{NRWC}	65	_	65		75	_	ns	
Nibble mode write command CAS lead time	tNCWL	20		20	_	25	_	ns	
Nibble mode CAS to WE delay time	t _{NCWD}	20	4000	20	_	25	_	ns	

Notes


- *1. AC measurements assume $t_T = 5 \text{ ns}$.
- *2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- *4. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max).
- *5. tOFF (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- *6. Transition times are measured between V_{IH} and V_{IL} .
- *7. Operation with the t_{RCD} (max) limit insures that tRAC (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- *8. t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the

- cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_R w_D \ge t_R w_D$ (min), $t_C w_D \ge t_C w_D$ (min) and $t_A w_D \ge t_A w_D$ (min), the cycle is a readwrite and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- *9. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- *10. An initial pause of 100μs is required after power-up followed by eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more CAS-before-RAS refresh cycles are required.
- *11. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .


Timing Waveforms Read Cycle




Early Write Cycle




Delayed Write Cycle



Read-Modify-Write Cycle




RAS-Only Refresh Cycle




Notes 1 . Don't care

2 Refresh address A0-A8(AX0-AX8)


CAS-Before-RAS Refresh Cycle



Nibble Mode Read Cycle




Nibble Mode Write Cycle




Notes. 1 Don't care $2 \quad t_{WCS} \ge t_{WCS}(min)$


Nibble Mode Read-Modify-Write Cycle




SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE




SUPPLY CURRENT (ACTIVE) vs. FREQUENCY




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE




RAS ACCESS TIME vs. SUPPLY VOLTAGE




RAS ACCESS TIME vs. AMBIENT TEMPERATURE



CAS ACCESS TIME vs. SUPPLY VOLTAGE



CAS ACCESS TIME vs. AMBIENT TEMPERATURE



HM571000JP-35R/40/45

1,048,576-Word × 1-Bit (Bi CMOS) Memory

■ DESCRIPTION

The Hitachi HM571000 is a super high speed dynamic RAM organized 1,048,576-word \times 1-bit. HM571000 has realized higher density, higher performance and various functions by employing 1.3 μ m Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM571000 offers 8 bits static column mode as a high speed access mode.

■ FEATURES

- Single 5V (±10%) for HM571000JP-40/45
 5V (±5%) for HM571000JP-35R
- High Speed

- 2 Variations of Refresh


CE Refresh

Automatic Refresh

• 2 Bits Static Column Mode

M ORDERING INFORMATION

Part No.	Access	Package
HM571000JP-35R	35ns	300 mil 28 pin
HM571000JP-40	40ns	Plastic SOJ
HM571000JP-45	45ns	(CP-28DN)



■ PIN ARRANGEMENT

HM5	71000	JP-35R/4	10/45
A ₁₃	1	28	□ Vcc
A ₁₂	2	27	A ₁₄
A ₁₁	3	26	A ₁₅
A ₁₀	4	25	A16
A9 [5	24	A ₈
A3 [6	23	A ₇
A2 [7	22	A ₆
A1 [8	21	A ₅
A ₀	9	20	A4
RF [10	19	A ₁₇
CE [11	18	A ₁₈
ŌĒ 🗌	12	17	A ₁₉
WE	13	16	D _{in}
Vss 🗌	14	15	D _{out}
	(Top	View)	

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input for CE Refresh
A ₉ -A ₁₆	Address Input
A ₁₇ -A ₁₉	Address Input for Static Column Mode
CE	Chip Enable
ŌĒ	Output Enable
WE	Read/Write Enable
D _{in}	Data-In
D _{out}	Data-Out
RF	Refresh Control
V _{CC}	Power (+5V)
V _{SS}	Ground

■ ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	HM571000JP-35R	37	4.75	5.0	5.25	V	
	HM571000JP-40/45	V_{CC}	4.50	5.0	5.50	v	1
Input High Voltage		V _{IH}	2.4	_	6.5	V	1, 3
Input Low Voltage		V_{IL}	-1.0	_	0.8	V	1, 2

NOTE:


- 1. All voltage referenced to VSS.
- 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20ns at the -1.5V level. (See Figure 1.)
- 3. The V_{IH} level of \overline{OE} shall be lower than V_{CC} + 0.5V.



■ DC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{CC} = 5$ V \pm 10% for HM571000JP-40/45, $V_{CC} = 5$ V \pm 5% for HM571000JP-35R)

Parameter	Cumb at	Symbol Test Conditions	HM571000-35R		HM571000-40		HM57	000-45	I Imia	Note
rarameter	Symbol	Symbol Test Conditions		Max.	Mın.	Max.	Mın.	Max.	Unit	Note
Normal Operating Current	I _{CCA}			See Figure 2				mA	1	
Refresh Current	I _{CCR}		See Figure 2					mA	1	
Standby Current	I _{CCS}			5	_	5	_	5	mA	
Input Leakage Current	I _{LI}	$0V < V_{\text{in}} < 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V < V_{out} < 7V \\ D_{out} = D_{1} sable \end{array}$	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	High I _{out} = -4mA	2.4	V _{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage	Vol	Low I _{out} = 8mA	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max. is specified at the output open condition.



■ CAPACITANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$ for HM571000JP-40/45, $V_{CC} = 5V \pm 5\%$ for HM571000JP-35R)

Parameter		Symbol	Тур.	Max.	Unit	Note
	Address, Data-In	Cin1	_	5	pF	1
Input Capacitance	Clock (CE, OE)	C _{in2}	_	5	pF	1
	Clock (WE, RF)	C _{in3}	_	7	pF	1
Output Capacitance (Data-Out)		Co		10	pF	1, 2


NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. \overline{OE} , $\overline{CE} = V_{IH}$ to disable D_{out} .

■ AC CHARACTERISTICS ($T_a = 0$ °C to +70 °C, $V_{SS} = 0$ V, $V_{CC} = 5$ V \pm 10% for HM571000JP-40/45, $V_{CC} = 5$ V \pm 5% for HM571000JP-35R) (1)

Test Conditions

- Input Pulse Levels: $V_{IH}=3.0V,\,V_{IL}=0V$ Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 3).
- Output Timing Reference Levels: High = 2.4V, Low = 0.4V
- Transition Time: $t_T = 3ns$
- Output Load: See Figure 4.



^{*}Including scope and jig.

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont	Note
Read/Write Cycle Time	t _{CC}	70	_	80	_	85	_	ns	
CE Pulse Width	t _{CE}	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t _{CP}	29	_	34	_	34	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	
Address Hold Time	t _{AH}	5	_	5	-	5	_	ns	
Transition Time (Rise and Fall)	t _T	1	10	1	10	1	10	ns	
Refresh Period	t _{REF}	_	4		4		4	ms	

• Read Cycle

Parameter	Crimbal	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilit	Note
Access Time From CE	t _{ACS}	_	35		40	_	45	ns	
Address Access Time	t _{AA}	_	25	_	30		30	ns	
Access Time From OE	t _{OAC}	_	20		25	_	25	ns	
Setup Time on Read	t _{RS}	0	_	0	_	0	_	ns	
Hold Time on Read	t _{RH}	5	_	5	_	5	_	ns	
OE Setup Time	t _{OES}	5	_	5	_	5	_	ns	
OE Enable to Output in Low Z	t _{LZ}	0		0	_	0	_	ns	
OE Disable to Output in High Z	t _{HZ}	_	15		20	_	20	ns	
Output Hold Time From Address	t _{AOH}	3	_	3	_	3	_	ns	
Output Hold Time From CE	t _{COH}	0	_	0		0	_	ns	
CE to OE Precharge Time	t _{COP}	10		10		10	Tautine .	ns	

• Write Cycle

Parameter	Cymbal	HM571	000-35R	HM57	HM571000-40 HM571000-45		1000-45	Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Om	Note
Data Setup Time	t _{DW}	20	-	25		30		ns	
Data Hold Time	t _{DH}	5	_	5		5	_	ns	
Setup Time on Early Write	t _{ES}	5		5		5		ns	
WE Pulse Width	t _{WP}	25	_	30	_	35	_	ns	
Write Hold Time From CE	t _{WH}	35		40	_	45		ns	
WE Enable to Output in High Z	t _{WZ}	_	15	_	20	_	20	ns	

• Read-Modify-Write Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Onn	Note
WE Delay Time From CE	t _{CWD}	35	_	40		45	_	ns	

• Refresh Cycle

Parameter	Crimbal	HM571000-35R		HM574100-40		HM574100-45		Unit	Nisas
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Note
RF Setup Time	t _{FS}	5	_	5	_	5	_	ns	
RF Hold Time	t _{FH}	15	_	15	_	15	_	ns	
Mode Selection Setup Time	t _{MS}	0	_	0	_	0	_	ns	
Mode Selection Hold Time	t _{MH}	15	_	20	_	20	_	ns	
Setup Time on CE Refresh	t _{CRS}	15		20	_	20	_	ns	

• Static Column Mode Cycle

Parameter	Cb-al	HM571000-35R		HM571000-40		HM571000-45		Unit	NY
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Static Column Address Setup Time	t _{ASZ}	20	_	25		25	_	ns	
Address Setup Time to WE	t _{WS}	0	_	0		0	_	ns	
Address Hold Time From WE	t _{WR}	0	_	0		0		ns	


NOTES:

- 1. If $t_{OES} > t_{OES}$ (min.) and \overline{OE} is held low level, D_{out} will be valid until the next negative transition of \overline{CE} .
- 2. Both twH and twP must be satisfied for a delayed write cycle.
- 3. If $t_{COP} < t_{COP}$ (min.), the condition of D_{out} cannot be guaranteed to be in high impedance.
- 4. If the negative transition of \overline{OE} occurs before that of \overline{CE} , t_{LZ} is controlled by \overline{CE} .
- 5. t_{WP} and t_{DW} are specified by the positive transition of \overline{CE} or \overline{WE} which occurs earlier.
- 6. When WE goes low, D_{out} becomes in high impedance and is held in this condition to the next cycle. If the negative transition of WE occurs before that of CE, D_{out} is controlled by CE. t_{WZ} defines the time at which the output achieves the open circuit condition.
- 7. If $t_{ES} > t_{ES}$ (min.), the cycle is early write and D_{out} is in high impedance.
- 8. In static column mode cycles, read operation cannot be performed after write operation.
- 9. Both tAH and tWR must be satisfied for a write cycle.
- 10. tHZ, defines the time at which the output achieves the open circuit condition.
- 11. An initial pause of $100 \mu s$ is required after power-up, then execute at least eight \overline{CE} refresh cycles.




■ TIMING WAVEFORMS

• Read/Read Cycle




• Read/Early Write Cycle




· Don't care

• Read/Delayed Write Cycle




• Read/Read Cycle $(\overline{OE} = V_{IL})$



* Din: Don't care


* Don't care

• Read/Early Write Cycle ($\overline{OE} = V_{IL}$)




. Don't care


• Read/Delayed Write Cycle ($\overline{OE} = V_{II}$)



• Read-Modify-Write Cycle



• Automatic Refresh Cycle




: Don't care

OE, Din : Don't care

: Don't care


• CE Refresh




*Din : Don't care

: Don't care

• Static Column Mode Read Cycle




• Static Column Mode Read Cycle $(\overline{OE} = V_{IL})$




* Din: Don't care

* Don't care

• Static Column Mode Write Cycle (1st Cycle = Early Write Cycle) (8)



• Static Column Mode Write Cycle (1st Cycle = Delayed Write Cycle) (8)



HM574256JP-35R/40/45—Preliminary

262,144-Word × 4-Bit (Bi CMOS)

■ DESCRIPTION

The Hitachi HM574256 is a super high speed dynamic RAM organized 262,144-word \times 4-bit. HM574256 has realized higher density, higher performance and various functions by employing 1.3 μ m Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574256 offers 2 bit static column mode as a high speed access mode.


■ FEATURES

- Single 5V (±10%) for HM574256JP-40/45 5V (±5%) for HM574256JP-35R
- High Speed

- 2 Variations of Refresh
 E Refresh
 - Automatic Refresh
- 2 Bits Static Column Mode

M ORDERING INFORMATION

Part No.	Access	Package
HM574256JP-35R	35ns	300 mil 28 pin
HM574256JP-40	40ns	Plastic SOJ
HM574256JP-45	45ns	(CP-28DN)



■ PIN ARRANGEMENT

HM574256J	P-35R/40/45
A ₁₃ 1	28 Vcc
A ₁₂ 2	27 🔲 A ₁₄
A ₁₁ 🗌 3	26 🔲 A ₁₅
A ₁₀ 4	25 🔲 A ₁₆
A9 🗌 5	24 🔲 A8
A3 🗌 6	23 🔲 A ₇
A ₂ 7	22 🔲 A ₆
A ₁ 🗌 8	21 🔲 A ₅
A ₀ 🗌 9	20 🔲 A4
RF [10	19 🔲 A ₁₇
CE 🗌 11	18 🔲 1/O4
ŌE 🗌 12	17 🔲 I/O3
WE 🗌 13	16 🔲 I/O ₂
V _{SS} [14	15 1/01
(Тор	View)

■ PIN DESCRIPTION

Function
Address Input for CE Refresh
Address Input
Address Input for Static Column Mode
Chip Enable
Output Enable
Read/Write Enable
Data-In/Data-Out
Refresh Control
Power (+5V)
Ground

■ ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter		Symbol	Min.	Тур.	Max.	Unit	Note	
Committee and	HM574256JP-35R	17	4.75	5.0	5.25	37	1	
Supply Voltage	HM574256JP-40/45	V _{CC}	4.50	3.0	5.50] '	1	
Input High Voltage		V _{IH}	2.4	_	6.5	V	1, 3	
Input Low Voltage		V_{IL}	-1.0	_	0.8	V	1, 2	

NOTE:

- 1. All voltage referenced to VSS.
- 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20ns at the -1.5V level. (See Figure 1.)
- 3. The V_{IH} level of \overline{OE} shall be lower than V_{CC} + 0.5V.



■ DC CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{SS} = 0$ V, $V_{CC} = 5$ V \pm 10% for HM574256JP-40/45, $V_{CC} = 5$ V \pm 5% for HM574256JP-35R)

Domomoston	Cumbal	Test Conditions	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
Parameter	Symbol	Test Collations	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Normal Operating Current	I _{CCA}			TBD	_	TBD	_	TBD	mA	1
Refresh Current	I _{CCR}		_	TBD		TBD		TBD	mA	1
Standby Current	I _{CCS}		_	5	_	5	-	5	mA	
Input Leakage Current	ILI	$0V \le V_{in} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	High I _{out} = -4mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	Low I _{out} = 8mA	0	0.4	0	0.4	0	0.4	v	

NOTES: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max. is specified at the output open condition.

CAPACITANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$) for HM574256JP-40/45, $V_{CC} = 5V \pm 5\%$ for HM574256JP-35R)

Parameter		Symbol	Тур.	Max.	Unit	Note
	Address, Data-In	C _{in1}	_	5	pF	1
Input Capacitance	Clock (CE, OE)	C _{in2}	_	5	pF	1
	Clock (WE, RF)	C _{in3}	_	7	pF	1
Output Capacitance (Data-In/Data-Out)		C _{I/O}	_	10	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. \overline{OE} , $\overline{CE} = V_{IH}$ to disable D_{out} .

■ AC CHARACTERISTICS ($T_a = 0$ °C to +70 °C, $V_{SS} = 0$ V, $V_{CC} = 5$ V \pm 10% for HM574256JP-40/45, $V_{CC} = 5$ V \pm 5% for HM574256JP-35R) ⁽¹⁾


• Test Conditions

• Input Pulse Levels: $V_{IH} = 3.0V$, $V_{IL} = 0V$

• Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 2). • Output Timing Reference Levels: High = 2.4V, Low = 0.4V

• Transition Time: $t_T = 3ns$

• Output Load: See Figure 3.



^{*}Including scope and jig.

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Domonoston	Crombal	HM574	256-35R	HM574	256-40	HM574256-45		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Read/Write Cycle Time	t _{CC}	70	_	80	_	85	_	ns	
CE Pulse Width	t _{CE}	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t _{CP}	29	_	34	_	34	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	
Address Hold Time	t _{AH}	5	_	5	_	5	_	ns	
Transition Time (Rise and Fall)	t _T	1	10	1	10	1	_	ns	
Refresh Period	t _{REF}	_	4		4	_	4	ms	

• Read Cycle

Parameter	Symbol	HM5742	256-35R	HM574	256-40	HM574256-45		Unit	Note
rarameter	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time From CE	t _{ACS}	_	35	_	40	_	45	ns	
Address Access Time	t _{AA}	_	25		30		30	ns	
Access Time From OE	t _{OAC}		20	_	25	_	25	ns	
Setup Time on Read	t _{RS}	0		0		0	_	ns	
Hold Time on Read	t _{RH}	5	_	5	_	5	_	ns	
OE Setup Time	t _{OES}	5	_	5	_	5	_	ns	
OE Enable to Output in Low Z	t _{LZ}	0	_	0		0	_	ns	
OE Disable to Output in High Z	t _{HZ}	_	15	_	20	_	20	ns	
Output Hold Time From Address	t _{AOH}	3	_	3	_	3	_	ns	
Output Hold Time From CE	t _{COH}	0	_	0		0	_	ns	
CE to OE Precharge Time	t _{COP}	10		10	_	10	_	ns	

• Write Cycle

Parameter	Count of	HM574	256-35R	HM574	256-40	HM574256-45		Timia	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Data Setup Time	t _{DW}	20	_	25	_	30	_	ns	
Data Hold Time	t _{DH}	5	_	5	_	5		ns	
Setup Time on Early Write	t _{ES}	5	_	5	_	5	_	ns	
WE Pulse Width	t _{WP}	25	_	30	_	35		ns	
Write Hold Time From CE	t _{WH}	35	_	40	_	45		ns	
WE Enable to Output in High Z	t _{WZ}	_	15	_	20	_	20	ns	
OE to D _{in} Delay Time	t _{ODD}	15	_	20	_	20		ns	
OE Hold Time From WE	t _{OEH}	15	_	20	_	20		ns	
CE Setup Time From D _{in}	t _{DZC}	0		0	_	0		ns	

• Read-Modify-Write Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Onit	Note
WE Delay Time From CE	t _{CWD}	35	_	40	_	45	_	ns	

• Refresh Cycle

Parameter	Crombal	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.] Unit	Note
RF Setup Time	t _{FS}	5	-	5	_	5	_	ns	
RF Hold Time	t _{FH}	15	_	15	_	15	_	ns	
Mode Selection Setup Time	t _{MS}	0		0	_	0	_	ns	
Mode Selection Hold Time	t _{MH}	15	_	20	_	20	_	ns	
Setup Time on CE Refresh	t _{CRS}	15	_	20	_	20	_	ns	

• Static Column Mode Cycle


Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
Faranieter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Static Column Address Setup Time	t _{ASZ}	20	_	25	_	25	_	ns	
Address Setup Time to WE	t _{WS}	0	_	0	_	0	_	ns	
Address Hold Time From WE	t _{WR}	0	_	0	_	0	_	ns	

NOTES:


- 1. If $t_{OES} > t_{OES}$ (min.) and \overline{OE} is held low level, D_{out} will be valid until the next negative transition of \overline{CE} .
- 2. Both twH and twP must be satisfied for a delayed write cycle.
- 3. If $t_{COP} < t_{COP}$ (min.), the condition of Dout cannot be guaranteed to be in high impedance.
- 4. If the negative transition of \overline{OE} occurs before that of \overline{CE} , t_{LZ} is controlled by \overline{CE} .
- 5. t_{WP} and t_{DW} are specified by the positive transition of \overline{CE} or \overline{WE} which occurs earlier.
- 6. When \overline{WE} goes low, D_{out} becomes in high impedance and is held in this condition to the next cycle. If the negative transition of \overline{WE} occurs before that of \overline{CE} , D_{out} is controlled by \overline{CE} . t_{WZ} defines the time at which the output achieves the open circuit condition.
- 7. If $t_{ES} > t_{ES}$ (min.), the cycle is early write and D_{out} is in high impedance.
- 8. In static column mode cycles, read operation cannot be performed after write operation.
- 9. Both tAH and tWR must be satisfied for a write cycle.
- 10. t_{HZ}, defines the time at which the output achieves the open circuit condition.
- 11. An initial pause of 100 μ s is required after power-up, then execute at least eight \overline{CE} refresh cycles.
- 12. During I/O pins are in the output state, Data-in shall not be applied to I/O pins. So, in all write cycles (early write, delayed write and read-modify-write), OE must go to high level to disable the output buffer prior to applying data to the device.

■ TIMING WAVEFORMS

• Read/Read Cycle




• Read/Early Write Cycle




: Don't care


• Read/Delayed Write Cycle



• Read/Read Cycle $(\overline{OE} = V_{IL})$




• Read-Modify-Write Cycle



: Don't care


• Automatic Refresh Cycle




Don't care: Don't care:

... : Don't care


• CE Refresh




• Static Column Mode Read Cycle



• Static Column Mode Read Cycle $(\overline{OE} = V_{|L})$




• Static Column Mode Write Cycle (1st Cycle = Early Write Cycle) (8)



* Din: Don't care

• Static Column Mode Write Cycle (1st Cycle = Delayed Write Cycle) (8)



HM511002S Series HM511002A Series

1048576-word x 1-bit CMOS Dynamic RAM


The Hitachi HM511002S/A Series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511002S/A has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies. The HM511002S/A offers Static Column Mode as a high speed access mode.


Multiplexed address input permits the HM511002S/A to be packaged in standard 18-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

Features

- High speed; Access time 80/100/120 ns (max)
- Low power; 11mW Standby, 385/330/275mW Active
- Single 5V supply (±10%)
- Static column mode capability
- 512 refresh cycles; (8 ms)
- 2 variations of refresh; RAS only refresh
 CS-before-RAS refresh


Pin Arrangement • HM511002SP Series






(Bottom View)

HM511002SJP Series HM511002AJP Series





Pin Description

rin Descrip	ption
Pin Name	Function
A0 – A9	Address input
A0 – A8	Refresh address input
Din	Data input
Dout	Data output
RAS	Row address strobe
CS	Chip select
WE	Write enable
V _{CC}	Power (+5V)
VSS	Ground
TF*1	Test function

Note)


 TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.




Ordering Information

Type No.	Access Time	Package	Type No.	Access Time	Package
HM511002P-8S HM511002P-10S HM511002P-12S	80ns 100ns 120ns	300 mil 18-pin Plastic DIP	HM511002AP-8 HM511002AP-10 HM511002AP-12	80ns 100ns 120ns	300 mil 18-pin Plastic DIP
HM511002JP-8S HM511002JP-10S HM511002JP-12S	80ns 100ns 120ns	300 mil 20-pin Plastic SOJ	HM511002AJP-8 HM511002AJP-10 HM511002AJP-12	80ns 100ns 120ns	300 mil 20-pin Plastic SOJ
HM511002ZP-8S HM511002ZP-10S HM511002ZP-12S	80ns 100ns 120ns	400 mil 20-pin Plastic ZIP	HM511002AZP-8 HM511002AZP-10 HM511002AZP-12	80ns 100ns 120ns	400 mil 20-pin Plastic ZIP

Block Diagram HM511002S Series



HM511002A Series



Absolute Maximum Ratings

•			
Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to VSS	v _{CC}	-1.0 to +7.0	v
Short circuit output current	Iout	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	v _{cc}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.4		6.5	V
Input low voltage	v_{IL}	-2.0	***	0.8	V

Note) All voltages referenced to VSS.

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, Ta = 0 to +70°C)

Parameter	Symbol	HM511	002-8S 002A-8	HM511	002-10S 002A-10	HM5110	002A-12	Unit	Test condition	Note
Operating current	I _{CC} 1	Min –	Max 70	Min –	Max 60	Min –	Max 50	mA	\overline{RAS} , \overline{CS} cycling, t_{RC} = Min	*1,*2
Standby	I _{CC2}		2	_	2	-	2	mA	$\overline{RAS}, \overline{CS} = V_{IH}$ TTL Dout = High-Z interface	
current	-002	_	1	_	1	_	1		\overline{RAS} , $\overline{CS} \ge V_{CC}$ -0.2V CMOS Dout = High-Z interface	
Refresh current	I _{CC3}	_	60	_	50	_	45	mA	\overline{RAS} -only refresh, $t_{RC} = Min$	*2
Standby current	I _{CC5}	_	5	_	5	_	5	mA	$\overline{RAS} = V_{IH}, \overline{CS} = V_{IL},$ Dout = enable	*1
Refresh current	I _{CC6}	_	60	_	50	_	40	m A	$\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh, t_{RC} = Min.	
Static column mode currer	I _{CC} 9		60	_	50	_	40	mA	t _{SC} = Min	*3
Input leakage	I_{LI}	-10	10	-10	10	-10	10	μА	$V_{IN} = 0$ to +7V	
Output leakage	I_{LO}	-10	10	-10	10	-10	10	μА	$V_{OUT} = 0$ to +7V, Dout = disable	
Output	V _{OH}	2.4	V_{CC}	2.4	V _{CC}	2.4	v_{CC}	V	Iout = -5mA	
levels	$\overline{v_{OL}}$	0	0.4	0	0.4	0	0.4	V	Iout = 4.2mA	

Note) *1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open

*2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

*3. Address can be changed once or less while $\overline{CS} = V_{IH}$.

Capacitance ($V_{CC} = 5V \pm 10\%$, Ta = 25° C)

Parar	neter	Symbol	Typ	Max	Unit	Note
Input capacitance -	Address, Data input	C _{I1}	_	5	pF	*1
	Clocks	C _{I2}	_	7	pF	*1
Output capacitance	Data output	Co	_	7	pF	*1,*2

Notes) *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

*2. $\overline{CS} = V_{IH}$ to disable Dout.

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)*1,*17

Test Conditions

• Input rise and fall times: 5ns

• Input timing reference levels: 0.8V, 2.4V

Output load: 2 TTL Gate + C_L (100pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		1002-8S 1002A-8			HM511002-12S HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	160		190	-	220	_	ns	
RAS precharge time	t _{RP}	70	-	80		90		ns	
RAS pulse width	tRAS	80	10000	100	10000	120	10000	ns	
CS pulse width	tSP	25	10000	30	10000	30	10000	ns	
Row address setup time	t _{ASR}	0	_	0	_	0	_	ns	
Row address hold time	tRAH	12		15	_	15		ns	
Column address setup time	tASW	0	_	0	_	0	_	ns	
Column address hold time	t _{AHW}	20	_	25	_	25	_	ns	
RAS to CS delay time	tRCD	22	55	25	70	25	90	ns	*8
RAS to column address delay time	t _{RAD}	17	40	20	50	20	65	ns	*9
RAS hold time	tRSL	25	_	30	_	30	_	ns	
CS hold time	^t CSH	80	_	100	_	120	_	ns	
CS to RAS precharge time	tSRS	10	_	10	_	10	_	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	*7
Refresh period	tREF	_	8	_	8	_	8	ms	

Read Cycle

neau Cycle		***************************************							
Parameter	Symbol	HM511002-8S HM511002A-8		HM511002-10S HM511002A-10		HM511002-12S HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access time from RAS	tRAC	_	80	_	100		120	ns	*2,*3
Access time from CS	t _{ACS}		25	_	30		30	ns	*3,*4
Access time from address	t _{AA}		40	_	50	_	55	ns	*3,*5,*1
Read command setup time	tRCS	0	-	0	_	0	_	ns	
Read command hold time to CS	tRCH	0	_	0	_	0	_	ns	
Read command hold time to RAS	tRRH	10		10	_	10	_	ns	
Column address to RAS lead time	tRAL	40	_	50	_	55	_	ns	
RAS to column address hold time	t _{AHR}	15		15	_	15	_	ns	*16
Output hold time from address	tAOH	5	_	5	_	5	_	ns	
Output buffer turn-off time	tOFF	_	20	_	25	_	30	ns	*6
Column address hold time to RAS on read	t _{AR}	80	_	100	_	120	_	ns	

Write Cycle

Parameter	Symbol	HM511002-8S HM511002A-8				HM511002-12S HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command setup time	twcs	0		0	_	0	_	ns	*10
Write command hold time	t WCH	20	_	25	_	25		ns	
Write command hold time to RAS	twcr	75	_	95	-	115	_	ns	
Write command pulse width	t _{WP}	15	-	15	_	20	_	ns	
Write command to RAS lead time	tRWL	25	_	25	_	30	_	ns	
Write command to CS lead time	tCWL	25	_	25	_	30	_	ns	
Data-in setup time	t _{DS}	0	_	0	_	0	_	ns	*11
Data-in hold time	^t DH	20	_	25	_	25	-	ns	*11
Data-in hold time to RAS	^t DHR	75	_	95	_	115	_	ns	
Column address hold time or RAS on write	t _{AWR}	75	_	95	_	115	_	ns	

Read-Modify-Write Cycle

Parameter	Symbol			HM511002-10S HM511002A-10		HM511002-12S HM51100A-12		Unit	Note
	•	Min	Max	Min	Max	Min	Max		
Read-write cycle time	tRWC	190	_	220	_	255	_	ns	
RAS to WE delay time	tRWD	80	_	100	_	120	_	ns	*10
CS to WE delay time	^t CWD	25		30	-	30	_	ns	*10
Column address to WE delay time	t _{AWD}	40	_	50		55	_	ns	*10
Output hold time from WE	t WOH	0	_	0	-	0		ns	

Refresh Cycle

Parameter	Symbol		002-8S 002A-8				002-12S 002A-12	Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{CS} setup time (\overline{CS} -before- \overline{RAS} refresh)	tCSR	10	_	10	-	10	-	ns	
CS hold time (CS-before-RAS refresh)	^t CHR	20	_	20	_	25	_	ns	
RAS precharge to CS hold time	tZRH	10	_	10		10		ns	

SC Mode Cycle

Parameter	Symbol				1002-10S 002A-10			Unit	Note
	•	Min	Max	Min	Max	Min	Max		
SC mode cycle time	t _{SC}	45	_	55	_	60	-	ns	
SC mode RAS pulse width	tRASC.	_	100000	_	100000	_	100000	ns	
RAS to second WE delay time	^t RSWD	90		110		135	_	ns	
SC mode CS precharge time	tSI	10	_	10	_	15		ns	
Write invalid time	twI	10	-	10	_	15	-	ns	

SC Mode Read-Modify-Write and Mixed Cycle

Parameter	Symbol			HM511 HM511				Unit	Note
		Min	Max	Min	Max	Min	Max		
SC mode cycle time on read-write	tSRW	90	_	105	_	120		ns	*12
Access time from previous WE	t _{ALW}	_	85		100	_	115	ns	*3,*13
Previous WE to column address delay time	tLWAD	25	45	25	50	30	60	ns	*15
Column address hold time to previous WE	t _A HLW	85	_	100	_	115	_	ns	
Output enable time from WE	tow	_	30	_	30	_	35	ns	


Notes)

- 1. AC measurements assume $t_T = 5 \text{ ns}$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100pF.


- Assumes that t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max).
 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. Transition times are measured between V_{IH} and V_{IL} .
- 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by tACS.
- 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate
- 11. These parameters are referenced to \overline{CS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
- 12. tSRW (min) = tAWD (min) + tLWAD (max) + tT.
- 13. Assumes that $t_{LWAD} \le t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} exceeds the value shown.
- 14. Assumes that $t_{LWAD} \ge t_{LWAD}$ (max).
- 15. Operation with the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met, t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- 16. t_{AHR} is defined as the time at which the column address hold.
- 17. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh). If internal refresh counter is used, eight or more $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh cycles are required.

Timing Waveforms


• Read Cycle




• Early Write Cycle




Read-Modify-Write Cycle



• RAS-Only Refresh Cycle




• CS-before-RAS Refresh Cycle




*2 Refresh address A0-A8(AX0-AX8)


Static Column Mode Read Cycle




• Static Column Mode Write Cycle-1




• Static Column Mode Write Cycle-2




• Static Column Mode Read-Modify-Write Cycle




• Static Column Mode Mixed Cycle




SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE




SUPPLY CURRENT (ACTIVE) vs. FREQUENCY




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE




SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE




RAS ACCESS TIME vs. SUPPLY VOLTAGE




RAS ACCESS TIME vs. AMBIENT TEMPERATURE




CS ACCESS TIME vs. SUPPLY VOLTAGE




CS ACCESS TIME vs. AMBIENT TEMPERATURE



ADDRESS ACESS TIME vs. SUPPLY VOLTAGE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



@HITACHI

681

HB56A18A/AT/B-6H/7H/8A/10A/12A

1.048.576-Word × 8-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A18 is a 1M × 8 dynamic RAM module, mounted eight 1-Mbit DRAM (HM511000JP) sealed in SOJ package. An outline of the HB56A18 is 30-pin single in-line package having Lead types (HB56A18A, HB56A18AT), socket type (HB56A18B). Therefore, the HB56A18 makes high density mounting possible without surface mount technology. The HB56A18 provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ.

■ FEATURES

• 30-Pin Single In-Line Package Lead Pitch
• Single 5V (± 10%) Supply
High Speed
Access Time60/70/80/100/120ns (max.)
Low Power Dissipation
Active Mode
Standby Mode
Fast Page Mode Capability
• 512 Pofroch Cyclo

RAS Only Refresh
CAS Before RAS Refresh

TTL Compatible

■ ORDERING INFORMATION

		Package			
Access Time	30-Pin SIP Lead Type	30-Pin SIP Low Profile Lead Type	30-Pin SIMM Socket Type		
60ns	HB56A18A-6H	HB56A18AT-6H	HB56A18B-6H		
70ns	HB56A18A-7H	HB56A18AT-7H	HB56A18B-7H		
80ns	HB56A18A-8A	HB56A18AT-8A	HB56A18B-8A		
100ns	HB56A18A-10A	HB56A18AT-10A	HB56A18B-10A		
120ns	HB56A18A-12A	HB56A18AT-12A	HB56A18B-12A		

■ PIN OUT


1	1
/	


Pin No.	Pin Name	Pin No.	Pin Name
1	v _{cc}	16	DQ_4
2	CAS	17	A ₈
3	DQ_0	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ_3	28	NC
14	A ₆	29	NC
15	A ₇	30	v _{cc}

■ PIN DESCRIPTION


Pın Name	Function
$A_0 \sim A_9$	Address Input
$A_0 \sim A_8$	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$DQ_0 \sim DQ_7$	Data-In/Data-Out
V _{CC}	Power Supply (+5V)
V _{SS}	Ground
NC	Non-Connection

■ BLOCK DIAGRAM






PHYSICAL OUTLINE



• HB56A18B Series



NOTE: The plating of the contact finger is solder coat.

■ ABSOLUTE MAXIMUM RATINGS

Paramet	Parameter		Value	Unit
Voltage on Any Pin Input		V _{IN}	-1.0 to + 7.0	V
Relative to V _{SS}	tive to V _{SS} Output V _{OUT}		-1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}		V _{CC}	-1.0 to + 7.0	V
Short Circuit Output Current		I _{out}	50	mA
Power Dissipation		P_{T}	8	W
Operating Temperature		T _{opr}	0 to + 70	°C
Storage Temperature		T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Consulta Walkana	V _{SS}	0	0	0	V	
Supply Voltage	v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	5.5	V	1
Input Low Voltage	V _{IL}	-1.0	_	0.8	V	1

NOTE: 1. All voltage referenced to VSS.

■ DC ELECTRICAL CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V}$)

	HB56A18A/AT/B													
Parameter	Symbol	Test Conditions	-6	Н	-7	Н	-8	Α	- 10)A	-1	2A	Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Mın.	Max.		
Operating Current	I _{CC1}	t _{RC} = Min.	-	720	_	640	_	560		480		400	mA	1, 2
Standby Current	_			16	_	16	-	16	1	16	_	16	mA	
Standby Current	I _{CC2}	$ \begin{array}{l} \underline{CMOS\ Interface} \\ \overline{RAS}, \overline{CAS} \geq V_{CC} -0.2V \\ D_{OUT} = High-Z \end{array} $	_	8	_	8	_	8	_	8	_	8	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	720	_	640	_	480	_	400	-	360	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{OUT} = Enable$	_	40		40	_	40	-	40	_	40	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	-	720	_	640	_	480	_	400	_	320	mA	
Fast Page Mode Current	I _{CC7}	$t_{PC} = Min.$	_	720	-	640	_	400	_	400	_	320	mA	1, 3
Input Leakage Current	I _{Li}	$0V \le V_{\rm iN} \le 7V$	-10	10	-10	10	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	I _{OUT} = -5 mA	2.4	v _{cc}	2.4	v_{cc}	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	v	
Output Low Voltage	V _{OL}	$I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



EXECUTANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	55	pF	1
Input Capacitance (Clock)	C ₁₂	_	70	pF	1
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O}	_	17	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

AC CHARACTERISTICS

Please show at HM511000H series or HM511000A series about AC Characteristics. But don't use by Derayed Write Cycle, because the HB56A18 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \ge t_{WCS}$ (min.)).

^{2.} $\overline{CAS} = V_{IH}$ to disable D_{out} .

HB56C18A/AT/B-8A/10A/12A

1,048,576-Word × 8-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56C18 is a 1M \times 8 static column mode dynamic RAM module, mounted eight 1-Mbit DRAM (HM511002JP) sealed in SOJ package. An outline of the HB56C18 is 30-pin single in-line package having Lead types (HB56C18A, HB56C18AT), socket type (HB56C18B). Therefore, the HB56C18 makes high density mounting possible without surface mount technology. The HB56C18 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath the each SOJ.

■ FEATURES

30-Pin Single In-Line Package Lead Pitch
• Single 5V (± 10%) Supply
High Speed
Access Time
Low Power Dissipation
Active Mode
Standby Mode
Static Column Mode Capability
• 512 Refresh Cycle

2 Variations of Refresh
 RAS Only Refresh


CAS Before RAS Refresh

• TTL Compatible

■ ORDERING INFORMATION

Access Time	Package			
	30-Pin SIP Lead Type	30-Pin SIP Low Profile Lead Type	30-Pin SIP Socket Type	
80ns	HB56C18A-8A	HB56C18AT-8A	HB56C18B-8A	
100ns	HB56C18A-10A	HB56C18AT-10A	HB56C18B-10A	
120ns	HB56C18A-12A	HB56C18AT-12A	HB56C18B-12A	

PIN OUT





Pin No.	Pin Name	Pin No.	Pin Name
1	v_{cc}	16	DQ ₄
2	CS	17	A ₈
3	DQ_0	18	A ₉
4	A_0	19	NC
5	A ₁	20	DQ_5
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A_3	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ_3	28	NC
14	A ₆	29	NC
15	A ₇	30	v_{cc}

■ PIN DESCRIPTION

Pin Name	Function		
$A_0 \sim A_9$	Address Input		
$A_0 \sim A_8$	Refresh Address Input		
RAS	Row Address Strobe		
CS	Chip Select		
WE	Read/Write Enable		
$DQ_0 \sim DQ_7$	Data-In/Data-Out		
V _{CC}	Power Supply (+5V)		
V _{SS}	Ground		
NC	Non-Connection		


■ BLOCK DIAGRAM






PHYSICAL OUTLINE


• HB56C18A Series



• HB56C18AT Series



• HB56C18B Series



NOTE: The plating of the contact finger is solder coat.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	8.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70 \,^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Cumply, Voltage	V _{SS}	0	0	0	V	
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	5.5	V	1
Input Low Voltage	V_{IL}	-1.0		0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .

\blacksquare DC ELECTRICAL CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

		Symbol Test Conditions		HB56C18A/AT/B						
Parameter	Symbol			-8A		-10A		2A	Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	1	
Operating Current	Iccı	$t_{RC} = Min.$	_	560	_	480	_	400	mA	1, 2
Standby Current	Lage	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CS} = V_{IH} \\ D_{OUT} = High-Z \end{array}$	_	16	_	16	_	16	mA	
	I _{CC2}		_	8	_	8		8	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.		480		400		360	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CS} = V_{IL}$ $D_{OUT} = Enable$	_	40	_	40	_	40	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.		480	_	400	_	320	mA	
Static Column Mode Current	I _{CC9}	Static Column Mode t _{PC} = Min.	_	480		400	_	320	mA	1, 3
Input Leakage Current	ILI	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μА	
Output Leakage Current	ILO	$\begin{array}{c} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	$I_{OUT} = -5 \text{ mA}$	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	$I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	V	

NOTES:

- 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{II}	_	55	pF	1
Input Capacitance (Clock)	C _{I2}	_	70	pF	1, 2
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O}	_	17	pF	1, 2

NOTES:

- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
- 2. $\overline{CS} = V_{IH}$ to disable D_{out} .

AC CHARACTERISTICS

Please show at HM511002H series about AC Characteristics. But don't use by Derayed Write Cycle, because the HB56C18 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \ge t_{WCS}$ (min.)).



HB56A19A/AT/B-6H/7H/8A/10A/12A

1,048,576-Word × 9-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A19 is a 1M \times 9 dynamic RAM module, mounted nine 1-Mbit DRAM (HM511000JP) sealed in SOJ package. An outline of the HB56A19 is 30-pin single in-line package having Lead types (HB56A19A, HB56A19AT), Socket type (HB56A19B). Therefore, the HB56A19 makes high density mounting possible without surface mount technology. The HB56A19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath the each SOJ.

■ FEATURES

• 30-Pin Single In-Line Package Lead Pitch
 Single 5V (± 10%) Supply
High Speed
Access Time
Low Power Dissipation
Active Mode
Standby Mode99mW (max.)
Fast Page Mode Capability
• 512 Refresh Cycle
2 Variations of Refresh
RAS Only Refresh


CAS Before RAS Refresh

TTL Compatible

■ ORDERING INFORMATION

	Package								
Access Time	30-Pin SIP Lead Type	30-Pin SIP Low Profile Lead Type	30-Pin SIMM Socket Type						
60ns	HB56A19A-6H	HB56A19AT-6H	HB56A19B-6H						
70ns	HB56A19A-7H	HB56A19AT-7H	HB56A19B-7H						
80ns	HB56A19A-8A	HB56A19AT-8A	HB56A19B-8A						
100ns	HB56A19A-10A	HB56A19AT-10A	HB56A19B-10A						
120ns	HB56A19A-12A	HB56A19AT-12A	HB56A19B-12A						

■ PIN OUT





Pin Name V _{CC}	Pın No.	Pın Name
V		
, CC	16	DQ_4
CAS	17	A ₈
DQ_0	18	A ₉
A_0	19	NC
A ₁	20	DQ ₅
DQ_1	21	WE
A ₂	22	V _{SS}
A ₃	23	DQ ₆
V _{SS}	24	NC
DQ_2	25	DQ ₇
A ₄	26	PQ
A ₅	27	RAS
DQ_3	28	PCAS
A ₆	29	PD
A ₇	30	v _{cc}
	DQ ₀ A ₀ A ₁ DQ ₁ A ₂ A ₃ V _{SS} DQ ₂ A ₄ A ₅ DQ ₃ A ₆	DQ ₀ 18 A ₀ 19 A ₁ 20 DQ ₁ 21 A ₂ 22 A ₃ 23 V _{SS} 24 DQ ₂ 25 A ₄ 26 A ₅ 27 DQ ₃ 28 A ₆ 29

■ PIN DESCRIPTION


Function
Address Input
Refresh Address Input
Row Address Strobe
Column Address Strobe
Read/Write Enable
Data-In/Data-Out
Parity Data-In
Parity Data-Out
Power Supply (+5V)
Ground
Non-Connection

■ BLOCK DIAGRAM







■ PHYSICAL OUTLINE



• HB56A19B Series



NOTE: The plating of the contact finger is solder coat.



Note: The plating of the contact finger is solder coat.

■ ABSOLUTE MAXIMUM RATINGS

Paramete	er	Symbol	Value	Unit
Voltage on Any Pin	Input	V_{IN}	-1.0 to + 7.0	V
Relative to V _{SS}	Output	Output V _{OUT}		V
Supply Voltage Relative to V _{SS}		v_{cc}	-1.0 to + 7.0	V
Short Circuit Output Curre	ent	I _{out}	50	mA
Power Dissipation		P_{T}	9	W
Operating Temperature		T _{opr}	0 to + 70	°C
Storage Temperature		T_{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
C	V _{SS}	0	0	0	V	
Supply Voltage	v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	5.5	V	1
Input Low Voltage	V_{IL}	-1.0		0.8	V	1

NOTE: 1. All voltage referenced to V_{SS}.

\blacksquare DC ELECTRICAL CHARACTERISTICS $(T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

			HB56A19A/AT/B											
Parameter	Symbol	Test Conditions	-6	Н	-7	Н	-8	Α	-10)A	-1	2A	Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.	Mın.	Max.	Min.	Max.		
Operating Current	I _{CC1}	$t_{RC} = Min.$	_	810		720		630	_	540	_	450	mA	1, 2
Standby Current I _{CC2}	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \ \overline{CAS} = V_{IH} \\ D_{OUT} = High-Z \end{array}$	_	18	_	18		18	_	18		18	mA		
	$\begin{array}{l} \underline{CMOS\ Interface} \\ \overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2V \\ D_{OUT} = High-Z \end{array}$	_	9	_	9	_	9	_	9	_	9	mA		
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	-	810	_	720	-	540	_	450		405	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{OUT} = Enable$	-	45	_	45	_	45	_	45	_	45	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	-	810	_	720	_	540	_	450	_	360	mA	
Fast Page Mode Current	I _{CC7}	t _{PC} = Min.	-	810	_	720	_	450	_	450	_	360	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	I _{OUT} = -5 mA	2.4	v_{cc}	2 4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	v	
Output Low Voltage	V _{OL}	$I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	

 $\textbf{NOTES:} \qquad 1. \ I_{CC} \ depends \ on \ output \ load \ condition \ when \ the \ device \ is \ selected, \ I_{CC} \ max. \ is \ specified \ at \ the \ output \ open \ condition.$

2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	60	pF	1
Input Capacitance (Clock)	C _{I2}		75	pF	1
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O}	_	17	pF	1, 2
Input Capacitance (PD)	C _{I3}	_	10	pF	1, 2
Output Capacitance (PQ)	Co		12	pF	1, 2

NOTES:

AC CHARACTERISTICS

Please show at HM511000H series or HM511000A series about AC Characteristics. But don't use by Derayed Write Cycle, because the HB56A19 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \ge t_{WCS}$ (min.)).

^{1.} Capacitance measured with Boonton Meter or effective capacitance measuring method.

^{2.} $\overline{CAS} = V_{IH}$ to disable D_{out} .

HB56C19A/AT/B-8A/10A/12A

1,048,576-Word × 9-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56C19 is a 1M \times 9 static column mode dynamic RAM module, mounted nine 1-Mbit DRAM (HM511002JP) sealed in SOJ package. An outline of the HB56C19 is 30-pin single in-line package having Lead types (HB56C19A, HB56C19AT), Socket type (HB56C19B). Therefore, the HB56C19 makes high density mounting possible without surface mount technology. The HB56C19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath the each SOJ.

■ FEATURES

30-Pin Single In-Line Package	
Lead Pitch	nm
• Single 5V (± 10%) Supply	
High Speed	
Access Time	ax.)
Low Power Dissipation	
Active Mode	ax.)
Standby Mode99mW (ma	ax.)
Static Column Mode Capability	
• 512 Refresh Cycle	ms
a O Variations of Defrach	


 2 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh

TTL Compatible

■ ORDERING INFORMATION

	Package						
Access Time	30-Pin SIP Lead Type	30-Pin SIP Low Profile Lead Type	30-Pin SIMM Socket Type				
80ns	HB56C19A-8A	HB56C19AT-8A	HB56C19B-8A				
100ns	HB56C19A-10A	HB56C19AT-10A	HB56C19B-10A				
120ns	HB56C19A-12A	HB56C19AT-12A	HB56C19B-12A				

PIN OUT





Pın No.	Pin Name	Pın No.	Pın Name
1	v _{cc}	16	DQ_4
2	CS	17	A ₈
3	DQ_0	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ_6
9	V _{SS}	24	NC
10	DQ_2	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	RAS
13	DQ ₃	28	PCS
14	A ₆	29	PD
15	A ₇	30	v _{cc}

■ PIN DESCRIPTION


Pin Name	Function
$A_0 \sim A_9$	Address Input
$A_0 \sim A_8$	Refresh Address Input
RAS	Row Address Strobe
CS	Chip Select
PCS	Parity Chip Select
WE	Read/Write Enable
$DQ_0 \sim DQ_7$	Data-In/Data-Out
PD	Parity Data-In
PQ	Parity Data-Out
v _{cc}	Power Supply (+5V)
V _{SS}	Ground
NC	Non-Connection

■ BLOCK DIAGRAM






■ PHYSICAL OUTLINE



• HB56C19B Series



NOTE: The plating of the contact finger is solder coat.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	9.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	5.5	V	1
Input Low Voltage	V _{IL}	-1.0		0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .

\blacksquare DC ELECTRICAL CHARACTERISTICS $(T_a=0 \ to \ +70 ^{\circ}C, \ V_{CC}=5V \ \pm \ 10 \%, \ V_{SS}=0V)$

					HB56C1	9A/AT/E	3			
Parameter	Symbol Test Conditions		-8	-8A		-10A		-12A		Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	I _{CC1}	$t_{RC} = Min.$	_	630	_	540	_	450	mA	1, 2
Standby Current I _{CC2}	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \ \overline{CS} = V_{IH} \\ D_{OUT} = High-Z \end{array}$	_	18	_	18	_	18	mA		
	1002	$ \begin{array}{ c c } \hline \underline{CMOS} & \underline{Interface} \\ \hline RAS, & \overline{CS} \geq V_{CC} - 0.2V \\ \hline D_{OUT} & = High-Z \\ \hline \end{array} $	_	9	_	9	_	9	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	540	_	450	_	405	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CS} = V_{IL}$ $D_{OUT} = Enable$	_	45	_	45	_	45	mA	1
CS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	540	_	450	_	360	mA	
Static Column Mode Current	I _{CC9}	Static Column Mode t _{PC} = Min.	_	540		450	_	360	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$\begin{array}{c} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	$I_{OUT} = -5 \text{ mA}$	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	v	
Output Low Voltage	V _{OL}	$I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	V	

NOTES:

- 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}		60	pF	1
Input Capacitance (Clock)	C _{I2}	_	75	pF	1, 2
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O}	_	17	pF	1, 2
Input Capacitance (PD)	C _{I3}	_	10	pF	1
Output Capacitance (PQ)	Co		12	pF	1, 2

NOTES:

■ AC CHARACTERISTICS

Please show at HM511002A series about AC Characteristics. But don't use by Derayed Write Cycle, because the HB56C19 provides common data inputs and outputs. Please use by Early Write Cycle. (twcs \geq t_{WCS} (min.)).



^{1.} Capacitance measured with Boonton Meter or effective capacitance measuring method.

^{2.} $\overline{CS} = V_{IH}$ to disable D_{out} .

HM514100JP/ZP-8/10/12 4 Megabit DRAM

4,194,304-Word × 1-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word \times 1 bit. HM514100 has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM514100 to be packaged in

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (± 10%)
- —Active mode
 .495mW/440mW/385mW (max.)


 —Standby mode
 .11mW (max.)
- · Fast page mode capability
- · 3 variations of refresh
 - -RAS only refresh
 - -CAS before RAS refresh
 - -Hidden Refresh
- Test Function

ORDERING INFORMATION


Part No.	Access	Package
HM514100JP-8	80ns	250 11 20 1-
HM514100JP-10	100ns	350 mil 20-pin
HM514100JP-12	120ns	Plastic SOJ
HM514100ZP-8	80ns	400 11 20 1
HM514100ZP-10	100ns	400 mil 20-pin
HM5I4I00ZP-12	120ns	Plastic ZIP

■ PIN DESCRIPTION

Function
Address Input
Refresh Address Input
Data-in
Data-out
Row Address Strobe
Column Address Strobe
Read/Write Enable
Power (+5V)
Ground



■ PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any Pın Relative to V _{SS}	V _T	-1.0 to +7.0	v
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	v
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Mın.	Тур.	Max.	Unit	Note
Supply Voltage	v _{cc}	4.5	5.0	5.5	v	1
Input High Voltage	V _{IH}	2.4	_	6.5	v	1
Input Low Voltage	V _{IL}	-2.0	_	0.8	v	1

NOTE: 1 All voltage referenced to VSS

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

		HM51	4100-8	HM514	4100-10	HM514	100-12	**	T C I.	
Parameter	Symbol	Mın	Max	Min	Max	Min	Max	Unit	Test Condition	Note
Operating Current	I _{CC1}	_	90	_	80	_	70	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \min$	1, 2
Stondhy Cymrat	T	_	2	_	2	_	2	mA		
Standby Current	I _{CC2}		1	_	1	_	1	mA	$\begin{array}{l} \hline \text{CMOS Interface } \overline{\text{RAS}}, \\ \hline \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I _{CC3}	_	90	_	80	_	70	mA	t _{RC} = min	2
Standby Current	I _{CC5}	_	5	_	5		5	mA		1
CAS Before RAS Refresh Current	I _{CC6}		90	_	80	_	70	mA	t _{RC} = min	
Fast Page Mode Current	I _{CC7}	_	90		80	_	70	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μΑ	$0V \le V_{\rm IN} \le 7V$	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μΑ	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V _{OH}	2 4	v _{cc}	2.4	V _{CC}	2.4	v _{cc}	V	High I _{out} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2mA	

 $\textbf{NOTE:} \hspace{0.5cm} \textbf{1} \hspace{0.2cm} \textbf{I}_{CC} \hspace{0.2cm} \textbf{depends on output load condition when the device is selected, } \textbf{I}_{CC} \hspace{0.2cm} \textbf{max is specified at the output open condition}$

- 2 Address can be changed once or less while $\overline{RAS} = V_{IL}$
- 3 Address can be changed once or less $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address, Data-in)	C _{I1}	_	5	pF	1
Input Capacitance (Clocks)	C _{I2}		7	pF	1
Output Capacitance (Data-out)	co	_	7	pF	1, 2

NOTE: 1 Capacitance measured with Boonton Meter or effective capacitance measuring method

• AC Characteristics ($T_A=0$ to $70^{\circ}C$, $V_{CC}=5V\pm10\%$, $V_{SS}=0V$) ^{1, 12, 15} Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

P	C	HM51	4100-8	HM514	4100-10	HM514	4100-12		
Parameter	Symbol	Min.	Max.	Mın.	Max.	Mın.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	150	_	180	_	210	_	ns	
RAS Precharge Time	t _{RP}	60	_	70	-	80	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-up Time	t _{ASR}	0	_	0		0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15	_	ns	
Column Address Set-up Time	t _{ASC}	0	_	0		0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80		100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	5		10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	16	_	16	_	16	ms	

READ CYCLE

Parameter	Symbol	HM51	4100-8	HM51	4100-10	HM514	1100-12	11	N
raiametei	Symbol	Min.	Max.	Min.	Max.	Mın.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	80	_	100	-	120	ns	2, 3, 16
Access Time From CAS	t _{CAC}		25	_	25	_	30	ns	3, 4, 14
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5, 14, 16
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	-	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	-	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	t _{OFF}	0	20	0	25	0	30	ns	6

² CAS = V_{IH} to disable D_{OUT}

■ WRITE CYCLE

P	C	HM51	4100-8	HM51	HM514100-10		HM514100-12		NT-4-
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	15	_	20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns	
Data-in Set-up Time	t _{DS}	0	_	0	_	0	_	ns	11
Data-in Hold Time	t _{DH}	15	_	20	_	25	_	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	HM51	4100-8	HM514	1100-10	HM514	1 100-12	Unit	Note
raianietei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Cint	Note
Read-Modify-Write Cycle Time	t _{RWC}	180	_	210	_	245	_	ns	
RAS to WE Delay Time	t _{RWD}	80	_	100		120	_	ns	10
CAS to WE Delay Time	t _{CWD}	25	_	25	_	30	_	ns	10
Column Address to WE Delay Time	t _{AWD}	40	_	45	_	55	_	ns	10

• Refresh Cycle

Parameter	Symbol	HM51	4100-8	HM514100-10 HM514100-12		1100-12	Unit	Note	
raiametei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HM51	4100-8	HM514	1100-10	HM514	4100-12	Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	13
Access Time From CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	14, 16
RAS Hold Time From CAS Precharge	tRHCP	50	_	50	_	60	_	ns	

• Fast Page Mode Read-Modify-Write Cycle

Dominator	Symbol	HM51	4100-8	HM514	1100-10	HM51	1100-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	85	_	85	_	100	_	ns	

Test Mode Cycle

Parameter	Symbol	HM51	4100-8	HM514	4100-10	HM514	100-12	Unit	Note
raianicici	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	note
Test Mode WE Set-up Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	t _{WH}	20	_	20	_	20	_	ns	

• Counter Test Cycle

Parameter	Symbol	HM51	4100-8	HM514	1100-10	HM514	1100-12	Unit	Note
Faranietei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont	Note
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	_	50	_	60		ns	


NOTES:

- 1 AC measurements assume t_T = 5ns
- 2 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that tRCD ≥ tRCD (max) and tRAD ≤ tRAD (max)
- 5 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max)
- 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 7 VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 10 twcs, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle, if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min) and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell, if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11 These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle
- 12 An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required
- 13. t_{RASC} defines RAS pulse width in fast page mode cycles
- 14 Access time is determined by the longer of tAA or tCAC or tACP
- 15 Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by WE-and-CAS-before-RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is D_{int}. In order to end this test mode operation, perform a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 16. In a test mode read cycle, the value of \(\text{t}_{AC}\), \(\text{t}_{AA}\), \(\text{t}_{CAC}\) and \(\text{t}_{AC}\) is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




■ TIMING WAVEFORM

• Read Cycle




• Early Write Cycle



• Don't care


** twcs≥twcs (min)

• Delayed Write Cycle




* Don't care


• Read-Modify-Write Cycle




• RAS Only Refresh Cycle




• Hidden Refresh Cycle




• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle



• Fast Page Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




· Don't care

• Test Mode Cycle




• Test Mode Set Cycle




■ TEST MODE RESET CYCLE


• CAS Before RAS Refresh Cycle




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



1 Don't care

M 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 Megabit DRAM with the exception of the following parameters.

Item	Conditions	Spec.
Type No.	4M × 1	HM514100LJP/LZP
туре но.	1M × 4	HM3H00LJF/LZF
Temperature	_	0-55°C
I _{CC2} (Standby CMOS Interface)	$\begin{array}{l} \overline{RAS}, \overline{CAS}, \overline{WE} \geq V_{CC} - 0.2V \\ Other Pin \geq V_{CC} - 0.2V \text{ or } \leq 0.2V \\ (Address and D_{IN} \text{ is Stable}) \\ D_{out} : High-Z \end{array}$	200μA max
I _{CC10} (Standby with CBR Refresh)	$\begin{array}{l} t_{RC} = 125\mu s, t_{RAS} \leq 1\mu s \\ V_{IL1} \geq V_{CC} = 0.2V, V_{IL} \leq 0.2V \\ \overline{WE} \text{ and } \overline{OE} = V_{IH}, \text{ Address and } D_{in} \text{ is Stable} \\ D_{out} : \text{High-Z} \end{array}$	300μA max
Refresh t _{REF}	_	128ms

^{*}only for 1M \times 4

HM514100JP/ZP-7 4 Megabit DRAM

4,194,304-Word × 1-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word \times 1 bit. HM514100 has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V (±10%, -5%)
- High Speed

Access time70ns (max.)

- · Low power dissipation
 - —Active mode
 .550mW (max.)


 —Standby mode
 .11mW (max.)
- · Fast page mode capability
- · 3 variations of refresh
 - -RAS only refresh
 - -CAS before RAS refresh
 - -Hidden Refresh
- Test Function

■ ORDERING INFORMATION


Part No.	Access	Package
HM514100JP-7	70ns	350 mil 20-pin Plastic SOJ
HM514100ZP-7	70ns	400 mil 20-pin Plastic ZIP

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{IN}	Data-in
D _{OUT}	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
v _{cc}	Power (+5V)
V _{SS}	Ground



■ PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	v
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	v
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	w
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply Voltage	v _{cc}	4.75	5.0	5.5	v	1
Input High Voltage	V _{IH}	2.4	_	6.5	v	1
Input Low Voltage	V _{IL}	-2.0	_	0.8	V	1

NOTE: 1. All voltage referenced to VSS

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V \pm 10%, -5%, V_{SS} = 0V)

Parameter	Symbol	Symbol HM514100-7		Unit	Test Condition	Note
rarameter	Symbol	Min	Max	Cint	rest Condition	Note
Operating Current	I _{CC1}	_	100	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \min$	1, 2
Standby Coment		_	2	mA	$\begin{aligned} & \frac{TTL\ Interface}{RAS}, \frac{CAS}{CAS} = V_{IH} \\ & D_{out} = High-Z \end{aligned}$	
Standby Current	I _{CC2}	_	1	mA	$\frac{\text{CMOS Interface }\overline{\text{RAS}}}{\overline{\text{CAS}}} \ge V_{\text{CC}} - 0.2V$ $D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	I _{CC3}	_	100	mA	t _{RC} = min	2
Standby Current	I _{CC5}	_	5	mA		1
CAS Before RAS Refresh Current	I _{CC6}		100	mA	t _{RC} = min	
Fast Page Mode Current	I _{CC7}	_	100	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	μΑ	$0V \le V_{IN} \le 7V$	
Output Leakage Current	I _{LO}	-10	10	μА	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V _{OH}	2.4	v _{cc}	v	High I _{out} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	v	Low I _{out} = 4.2mA	

NOTE: 1 ICC depends on output load condition when the device is selected, ICC max is specified at the output open condition

2 Address can be changed once or less while $\overline{RAS}\,=\,V_{IL}$

3 Address can be changed once or less $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$, -5%)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address, Data-in)	C _{II}	_	5	pF	1
Input Capacitance (Clocks)	C ₁₂		7	pF	1
Output Capacitance (Data-out)	Co	_	7	pF	1, 2

NOTE: 1 Capacitance measured with Boonton Meter or effective capacitance measuring method

• AC Characteristics ($T_A=0$ °C to 70°C, $V_{CC}=5V\pm10\%, -5\%$ $V_{SS}=0V$) ^{1, 12, 15} Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Sumbal	HM5	514100-7		
	Symbol	Mın.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	140	_	ns	
RAS Precharge Time	t _{RP}	60	_	ns	
RAS Pulse Width	t _{RAS}	70	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	ns	
Row Address Set-up Time	t _{ASR}	0	1 -	ns	
Row Address Hold Time	t _{RAH}	10	_	ns	
Column Address Set-up Time	t _{ASC}	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	ns	9
RAS Hold Time	t _{RSH}	20	_	ns	
CAS Hold Time	t _{CSH}	70	_	ns	
CAS to RAS Precharge Time	t _{CRP}	5	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	ns	7
Refresh Period	t _{REF}		16	ms	

■ READ CYCLE

Parameter	Symbol	HM5	14100-7	Unit	Note
	Syllooi	Min.	Max.] Oilit	Note
Access Time From RAS	t _{RAC}		70	ns	2, 3, 16
Access Time From CAS	t _{CAC}		25	ns	3, 4, 14
Access Time From Address	t _{AA}	_	40	ns	3, 5, 14, 16
Read Command Set-up Time	t _{RCS}	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	ns	
Read Command Hold Time to RAS	t _{rrh}	0		ns	
Column Address to RAS Lead Time	t _{RAL}	40		ns	
Output Buffer Turn-off Time	t _{OFF}	0	20	ns	6

² CAS = VIH to disable DOUT

WRITE CYCLE

Parameter	Sumbal.	НМ5	14100-7	***	
	Symbol	Min.	Max.	Unit	Note
Write Command Set-up Time	t _{WCS}	0	_	ns	10
Write Command Hold Time	t _{WCH}	15	_	ns	
Write Command Pulse Width	t _{WP}	15	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	ns	
Data-in Set-up Time	t _{DS}	0	_	ns	11
Data-in Hold Time	t _{DH}	15	_	ns	11

■ READ-MODIFY-WRITE CYCLE

Parameter	Symbol	НМ5	4100-7	Unit	Note
		Min.	Max.		Note
Read-Modify-Write Cycle Time	t _{RWC}	170	_	ns	
RAS to WE Delay Time	t _{RWD}	70	_	ns	10
CAS to WE Delay Time	t _{CWD}	25	_	ns	10
Column Address to WE Delay Time	t _{AWD}	40	-	ns	10

■ REFRESH CYCLE

Parameter	Symbol	НМ5	14100-7	Unit	Note
	Symbol	Min.	Max.		
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	ns	

■ FAST PAGE MODE CYCLE

Parameter	S	HM5	14100-7	Unit	
	Symbol	Min.	Max.		Note
Fast Page Mode Cycle Time	t _{PC}	55	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	ns	13
Access Time From CAS Precharge	t _{ACP}	_	50	ns	14, 16
RAS Hold Time From CAS Precharge	t _{RHCP}	50	_	ns	

■ FAST PAGE MODE READ-MODIFY-WRITE CYCLE

Parameter	Symbol	HM514100-7		Unit	Note
		Mın.	Max.	Ont	Note
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	85	_	ns	

■ TEST MODE CYCLE

Parameter	Symbol	HM514100-7		Unit	N
		Mın.	Max.	Onit	Note
Test Mode WE Set-up Time	tws	0	_	ns	
Test Mode WE Hold Time	t _{WH}	20	_	ns	

■ COUNTER TEST CYCLE

Parameter	Symbol	HM514100-7		Unit	Note
		Mın.	Max.	Onit	Note
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	_	ns	


NOTES:

- 1 AC measurements assume t_T = 5ns
- 2 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max)
- 5 Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max)
- 6 topf (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 7 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}
- 8 Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- 9 Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{RA}
- 10 twcs. trwp, tcwp and tawp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle, if trwp ≥ trwp (min), tcwp ≥ tcwp (min) and tawp ≥ tawp (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell, if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate
- 11 These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle
- 12 An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle) If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required
- 13 t_{RASC} defines RAS pulse width in fast page mode cycles
- 14 Access time is determined by the longer of tAA or tCAC or tACP
- 15 Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by \(\overline{WE}\)-and \(\overline{CAS}\)-before-\(\overline{RAS}\) (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is D_{int}. In order to end this test mode operation, perform a \(\overline{RAS}\)-only refresh cycle or a \(\overline{CAS}\)-before-\(\overline{RAS}\) refresh cycle.
- 16 In a test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet




■ TIMING WAVEFORM

• Read Cycle




• Early Write Cycle



* Don't care


** twcs≥twcs (min)

• Delayed Write Cycle




* Don't care


• Read-Modify-Write Cycle




• RAS Only Refresh Cycle




• Hidden Refresh Cycle




• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




· Don't care

■ TEST MODE CYCLE




• Test Mode Set Cycle




880

• Test Mode Reset Cycle

• CAS Before RAS Refresh Cycle




• RAS Only Refresh Cycle




Note *1 Refresh Address A0~A9 (AXO~AX9)

*2 Don't care

• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



■ 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 mg DRAM with the exception of the following parameters.

Item	Conditions	Spec.
T N-	4M × 1	HM514100LJP/LZP
Type No.	1M × 4	HM3I4I00LJP/LZP
Temperature	-	0-55°C
I _{CC2} (Standby CMOS Interface)	$\begin{array}{l} \overline{RAS}, \overline{CAS}, \overline{WE} \geq V_{CC} - 0.2V \\ Other Pin \geq V_{CC} - 0.2V \text{ or } \leq 0.2V \\ (Address and D_{IN} \text{ is Stable}) \\ D_{out} : High-Z \end{array}$	200μA max
I _{CC10} (Standby with CBR Refresh)	$t_{RC} = 125\mu s, t_{RAS} \le 1\mu s$ $V_{IL1} \ge V_{CC} - 0.2V, V_{IL} \le 0.2V$ \overline{WE} and $\overline{OE} = V_{IH}$, Address and D_{in} is Stable D_{out} : High-Z	300μA max
Refresh t _{REF}	_	128ms

^{*}only for $1M \times 4$

HM514100LJP/LZP-8/10/12 Low Power Version

4,194,304-Word × 1-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word \times 1 bit. HM514100 has realized high density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES


- Fast Page Mode Capability
- 3 Variations of Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 RAS-Only Refresh
 - CAS-Before-RAS Refresh Hidden Refresh
- Test Function
- Battery Back Up Operation

■ ORDERING INFORMATION


Part No.	Access Time	Package
HM514100LJP-8	80ns	350 mil 20 pin
HM514100LJP-10	100ns	Plastic SOJ
HM514100LJP-12	120ns	(CP-20D)
HM514100LZP-8	80ns	400 mil 20 pin
HM514100LZP-10	100ns	Plastic ZIP
HM514100LZP-12	120ns	(ZP-20)

■ PIN DESCRIPTION

Pin Name	Function
$A_0 \sim A_{10}$	Address Input
$A_0 \sim A_9$	Refresh Address Input
D _{IN}	Data-In
D _{OUT}	Data-Out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
v _{cc}	Power (+5V)
V _{SS}	Ground
	L



■ PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

· Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \ to \ +70 \ ^{\circ}C$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	6.5	V	1
Input Low Voltage	V _{IL}	-2.0	_	0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .

\blacksquare DC ELECTRICAL CHARACTERISTICS $(T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

_	Ι		HM51	4100-8	HM514	1100-10	HM514	100-12		Ī.,
Parameter	Symbol	Test Conditions	Min.	Max.	Mın.	Max.	Min.	Max.	Unit	Note
Operating Current	I _{CC1}	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = Min$.	_	90	_	80		70	mA	1, 2
Standby Current I _{CC}		$\begin{array}{l} TTL \ Interface \ \overline{RAS}, \ \overline{CAS} = V_{IH}, \\ D_{OUT} = High-Z \end{array}$	_	2		2		2	mA	
		$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS},\ \overline{CAS}\ and} \\ \overline{WE} \geq V_{CC} - 0.2V\ or \leq 0\ 2V, \\ \underline{Address\ and\ D_{in}\cdot Stable,} \\ \underline{D_{OUT} = High-Z} \end{array}$	_	200	-	200		200	μΑ	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	-	90		80		70	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$ $D_{OUT} = Enable$	_	5	_	5	_	5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Mın.	_	90	_	80	_	70	mA	
Fast Page Mode Current	I _{CC7}	$t_{PC} = Min.$	_	90	_	80		70	mA	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I _{CC10}	$ \begin{aligned} & t_{RC} = 125 \ \mu s, t_{RAS} \le 1 \ \mu s \\ & V_{CC} - 0.2 V \le V_{IH} \le 6.5 V, \\ & 0 V \le V_{IL} \le 0.2 V, \\ & \overline{WE} = V_{IH}, Address and \\ & D_{m} : Stable, D_{out} = High-Z \end{aligned} $		300	_	300	_	300	μΑ	
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V,$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	High $I_{OUT} = -5 \text{ mA}$	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	V	
Output Low Voltage	V _{OL}	Low I _{OUT} = 4.2mA	0	0.4	0	0.4	0	0.4	v	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address, Data-In)	C _{II}		5	pF	1
Input Capacitance (Clocks)	C ₁₂	_	7	pF	1
Output Capacitance (Data-Out)	Co		7	pF	1, 2

NOTE:

- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
- 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS ($T_a=0\,^{\circ}C$ to $70\,^{\circ}C,~V_{CC}=5V~\pm~10\,\%,~V_{SS}=0V)$ $^{(1),~(12),~(15)}$

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM51	4100-8	HM514	100-10	HM514	100-12	Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Note
Random Read or Write Cycle Time	t _{RC}	150	-	180		210	_	ns	
RAS Precharge Time	t _{RP}	60	_	70	_	80	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0		0		ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25		30		ns	
CAS Hold Time	t _{CSH}	80	_	100		120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	5	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	128	_	128		128	ns	

• Read Cycle

Parameter	Cumbal	HM51	HM514100-8		4100-10	HM514100-12		Unit	Note	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilt	Note	
Access Time from RAS	t _{RAC}	_	80	_	100	_	120	ns	2, 3, 16	
Access Time from CAS	t _{CAC}		25	_	25		30	ns	3, 4, 14	
Access Time from Address	t _{AA}	_	40		45	_	55	ns	3, 5, 14, 16	
Read Command Setup Time	t _{RCS}	0	_	0		0	-	ns		
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0		ns		
Read Command Hold Time to RAS	t _{RRH}	10		10	_	10	_	ns		
Column Address to RAS Lead Time	t _{RAL}	40		45		55		ns		
Output Buffer Turn-Off Time	t _{OFF}	0	20	0	25	0	30	ns	6	

• Write Cycle

Parameter	Symbol	HM514100-8		HM514	HM514100-10		HM514100-12		Note
raianietei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Write Command Setup Time	t _{WCS}	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	15	-	20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	15	-	20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25		25	_	30	-	ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns	
Data-In Setup Time	t _{DS}	0	_	0		0	_	ns	11
Data-In Hold Time	t _{DH}	15	_	20	_	25	_	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Read-Modify-Write Cycle Time	t _{RWC}	180	-	210	_	245	_	ns	
RAS to WE Delay Time	t _{RWD}	80	_	100	_	120	_	ns	10
CAS to WE Delay Time	t _{CWD}	25	_	25	_	30	_	ns	10
Column Address to WE Delay Time	t _{AWD}	40		45	_	55		ns	10

• Refresh Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ulit	Note
CAS Setup Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10		10	_	10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	20	_	20		25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	ns	

• Fast Page Mode Cycle

Domomotou	Crimbal	HM5	14100-8	HM51	4100-10	HM51	4100-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10		15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t _{ACP}		50		50		60	ns	14, 16
RAS Hold Time from CAS Precharge	t _{RHCP}	50	_	50	_	60	_	ns	

• Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	THOLE
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	85	_	85	_	100	_	ns	

Test Mode Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Test Mode WE Setup Time	t _{WS}	0	_	0		0	_	ns	
Test Mode WE Hold Time	t _{WH}	20	_	20		20		ns	

• Counter Test Cycle


Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.] Unit	Note
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	_	50		60		ns	

NOTES:


- 1. AC measurements assume $t_T = 5ns$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.), $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.), $t_{RAD} \ge t_{RAD}$ (max.)
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference
 point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
- 13. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA ₁₀, CA ₁₀ and CA₀. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input is D_{in}. In order to end this test mode operation, perform a RAS only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
- 16. In a test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters sould be specified in test mode cycles by adding the above value to the specified value in this data sheet




• Read Cycle (1)




• Early Write Cycle (2)




• Delayed Write Cycle (3)




• Read-Modify-Write Cycle (4)




• RAS-Only Refresh Cycle (5)




• Hidden Refresh Cycle (6)




• CAS-Before-RAS Refresh Cycle (7)




• Fast Page Mode Read Cycle (8)




• Fast Page Mode Early Write Cycle (9)




• Fast Page Mode Delayed Write Cycle (10)




• Fast Page Mode Read-Modify-Write Cycle (11)




• Test Mode Cycle




• Test Mode Set Cycle (1)



• Test Mode Reset Cycle (2)




• RAS-Only Refresh Cycle




Note *1 Refresh Address A0~A9 (AXO~AX9)

*2 Don't care

• CAS-Before-RAS Refresh Counter Check Cycle (READ)



• CAS-Before-RAS Refresh Counter Check Cycle (WRITE)



HM514400JP/ZP-8/10/12 4 Megabit DRAM

1,048,576-Word × 4-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514400 is a CMOS dynamic RAM organized 1,048,576 word \times 4 bit. HM514400 has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514400 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (±10%)
- High Speed
 Access time

- Low power dissipation
 - —Active mode
 .495mW/440mW/385mW (max.)


 —Standby mode
 .11mW (max.)
- Fast page mode capability
- · 3 variations of refresh
- -RAS only refresh
- -CAS before RAS refresh
- -Hidden Refresh
- Test Function

■ ORDERING INFORMATION


Part No.	Access	Package
HM514400JP-8	80ns	250 - 120 - 1-
HM514400JP-10	100ns	350 mil 20-pin
IM514400JP-12	120ns	Plastic SOJ
HM514400ZP-8	80ns	400 1 20
HM514400ZP-10	100ns	400 mil 20-pin
HM514400ZP-12	120ns	Plastic ZIP

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
I/O ₁ -I/O ₄	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
v_{cc}	Power (+5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	v
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	v
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Paramete	r	Symbol	Min.	Typ.	Max.	Unit	Note
Contract Nation		V _{SS}	0	0	0	V	
Supply Voltage		v _{cc}	4.5	5.0	5.5	V	1
Input High Voltage		V _{IH}	2.4	_	6.5	V	1
Immed I am Walter	(I/O Pin)	V _{IL}	-1.0	_	0.8	V	1
Input Low Voltage	(Others)	V_{IL}	-2.0		0.8	v	1

NOTE: 1 All voltage referenced to VSS

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Cb1	HM51	4400-8	HM514	1400-10	HM514	400-12	TTude	Track Constitution	N
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Condition	Note
Operating Current	I _{CC1}	_	90	_	80	_	70	mA	\overline{RAS} , \overline{CAS} cycling $t_{RC} = \min$	1, 2
Standby Current		_	2	_	2	_	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
Standby Current	I _{CC2}	_	1	_	1	_	1	mA	$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS}},\\ \overline{CAS} \geq V_{CC} - 0\ 2V\\ D_{out} = High-Z \end{array}$	
RAS Only Refresh Current	I _{CC3}		90	_	80	_	70	mA	t _{RC} = min	2
Standby Current	I _{CC5}	_	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I _{CC6}	_	90	_	80	_	70	mA	t _{RC} = min	
Fast Page Mode Current	I _{CC7}	_	90	_	80	_	70	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μΑ	$0V \le V_{\rm IN} \le 7V$	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μΑ	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	v	High I _{out} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	v	Low I _{out} = 4.2mA	

NOTE: 1 I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition

2 Address can be changed once or less while $\overline{RAS} = V_{IL}$

3 Address can be changed once or less while $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	CII	_	5	pF	1
Input Capacitance (Clocks)	C ₁₂	_	7	pF	1
Output Capacitance (Data-ın, Data-out)	C _{I/O}	_	10	pF	1, 2

- NOTE: 1 Capacitance measured with Boonton Meter or effective capacitance measuring method
 - 2 CAS = VIH to disable DOUT

• AC Characteristics (T $_A$ = 0 to 70 °C, V $_{CC}$ = 5V $\,\pm\,$ 10 %, V $_{SS}$ = 0V) 1, 14, 15, 16 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Powerston	Count of	HM51	4400-8	HM514	1400-10	HM514	1400-12	11	
Parameter	Symbol	Min.	Max.	Mın.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	150	_	180	_	210	_	ns	
RAS Precharge Time	t _{RP}	60	_	70	_	80	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-up Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15	_	ns	
Column Address Set-up Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	-	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	5	_	10	_	10		ns	
OE to D _{IN} Delay Time	t _{ODD}	20	_	25	_	30	_	ns	
OE Delay Time From D _{IN}	t _{DZO}	0	_	0	_	0	_	ns	
CAS Set-up Time From D _{IN}	t _{DZC}	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}		16	_	16	_	16	ms	

■ READ CYCLE

Parameter	Cumbal	HM51	4400-8	HM514	1400-10	HM51	400-12	Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onn	Note
Access Time From RAS	t _{RAC}	_	80	_	100	_	120	ns	2, 3, 17
Access Time From CAS	t _{CAC}		25	_	25	_	30	ns	3, 4, 13
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5, 13, 16
Access Time From OE	t _{OAC}	_	25		25	_	30	ns	
Read Command Set-up Time	t _{RCS}	0	_	0		0		ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10		ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45		55	_	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	20	0	25	0	30	ns	6
Output Buffer Turn-off to OE	t _{OFF2}	0	20	0	25	0	30	ns	6
CAS to D _{IN} Delay Time	t _{CDD}	20		25	*****	30		ns	

■ WRITE CYCLE

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note	
		Min.	Max	Mın.	Max.	Min.	Max.	Onit	Note	
Write Command Set-up Time	twcs	0		0	_	0	_	ns	10	
Write Command Hold Time	t _{WCH}	15	_	20	_	25	_	ns		
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns		
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30	_	ns		
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns		
Data-in Set-up Time	t _{DS}	0	_	0	-	0	_	ns	11	
Data-ın Hold Tıme	t _{DH}	15	_	20	_	25	_	ns	11	

■ READ-MODIFY-WRITE CYCLE

Parameter	Symbol -	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min.	Max.	Mın.	Max.	Mın.	Max.	Oint	Note
Read-Modify-Write Cycle Time	t _{RWC}	210	_	245	_	285		ns	
RAS to WE Delay Time	t _{RWD}	110	_	135	_	160	_	ns	10
CAS to WE Delay Time	t _{CWD}	55	_	60		70	_	ns	10
Column Address to WE Delay Time	t _{AWD}	70		80	_	95		ns	10
OE Hold Time From WE	t _{OEH}	25	_	25	_	30	_	ns	

■ REFRESH CYCLE

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	None
		Min.	Max.	Mın.	Max.	Mın.	Max.	Onit	Note
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	ns	

■ FAST PAGE MODE CYCLE

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12			
		Mın.	Max.	Mın.	Max.	Mın.	Max.	Unit	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10		10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000		100000		100000	ns	12
Access Time From CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	13, 17
RAS Hold Time From CAS Precharge	t _{RHCP}	50	_	50	_	60	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	105	_	110	_	130	_	ns	

■ TEST MODE CYCLE

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
	Symbol	Mın.	Max.	Mın.	Max.	Min.	Max.	Onit	Note
Test Mode WE Set-up Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	t _{WH}	20	_	20		20	_	ns	

■ COUNTER TEST CYCLE

Parameter	Sumbal	Symbol HM514400-		400-8 HM514400-10		HM514400-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oill	Note
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	_	50	_	60		ns	


NOTES:

- 1 AC measurements assume t_T = 5ns
- 2 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max)
- 5 Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max)
- 6 tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 7 VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL
- 8 Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- 9 Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}
- 10 twcs, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle, if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CW} − min) and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell, if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate
- 11 These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle
- 12 tRASC defines RAS pulse width in fast page mode cycles
- 13 Access time is determined by the longer of tAA or tCAC or tACP
- 14 An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle) If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required
- 15 In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device
- 16 Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CAO. This test mode operation can be performed by WE-and-CAS-before-RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O3 and data input pin is I/O2. In order to end this test mode operation, perform a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 17 In a test mode read cycle, the value of t_{RAC}, t_{AA}, t_{OAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet




■ TIMING WAVEFORM


• Read Cycle




• Early Write Cycle




* OE : Don't care







• RAS Only Refresh Cycle



• Hidden Refresh Cycle




• CAS Before RAS Refresh Cycle







• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle




• Fast Page Delayed Write Cycle



• Fast Page Mode Read-Modify-Write Cycle




• Test Mode Cycle




- *1 CBR or RAS only refresh
 *2 Don't care
 *3 Address, Din, OE Don't care

• Test Mode Set Cycle




Note *1 Don't care

• Test Mode Reset Cycle CAS Before RAS Refresh Cycle




• RAS Only Refresh Cycle




Note *1 Refresh Address A0~A9 (AXO~AX9)

*2 ZZZZ : Don't care

• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



■ 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 mg DRAM with the exception of the following parameters.

Item	Conditions	Spec.		
T N	4M × 1	113.451.41001.1D/1.7D		
Type No.	1M × 4	HM514100LJP/LZP		
Temperature	_	0-55°C		
I _{CC2} (Standby CMOS Interface)	200μA max			
I _{CC10} (Standby with CBR Refresh)	$\begin{array}{l} t_{RC} = 125\mu s, t_{RAS} \leq 1\mu s \\ \frac{V_{IL1} \geq V_{CC} - 0.2V, V_{IL} \leq 0.2V}{WE \text{ and } \overline{OE} = V_{IH}, \text{Address and } D_{in} \text{ is Stable} \\ D_{out} \cdot \text{High-Z} \end{array}$	300μA max		
Refresh t _{REF}	-	128ms		

^{*}only for 1M \times 4

HM514410JP/ZP-8/10/12 - Preliminary

1,048,576-Word × 4-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514410 is a CMOS dynamic RAM organized 1,048,576 word \times 4 bit. HM514410 has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514410 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514410 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (± 10%)
- High Speed

Low Power Dissipation
 Astice Made


- Fast Page Mode Capability
- 3 Variations of Refresh
 RAS-Only Refresh
 CAS-Before-RAS Refresh
 Hidden Refresh
- Test Function
- · Write Per Bit Capability

M ORDERING INFORMATION


Part No.	Access Time	Package
HM514410JP-8	80ns	350 mil 20 pin
HM514410JP-10	100ns	Plastic SOJ
HM514410JP-12	120ns	(CP-20D)
HM514410ZP-8	80ns	400 mil 20 pin
HM514410ZP-10	100ns	Plastic ZIP
HM514410ZP-12	120ns	(ZP-20)

■ PIN DESCRIPTION

Pin Name	Function
$A_0 \sim A_9$	Address Input
$A_0 \sim A_9$	Refresh Address Input
$W_1/IO_1 - W_4/IO_4$	Write Select/Data-In/Data-Out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write Per Bit/Write Enable
ŌĒ	Output Enable
v_{cc}	Power (+5V)
V _{SS}	Ground



■ PIN OUT





■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V_{T}	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note	
Supply Voltage	ł	V _{SS}	0	0	0	V	
Supply voltage		V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage		V _{IH}	2.4	_	6.5	V	1
Imput I ou Voltage	(I/O Pin)	V_{IL}	-1.0	_	0.8	V	1
Input Low Voltage	(Others)	V_{IL}	-2.0	_	0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .

\blacksquare DC ELECTRICAL CHARACTERISTICS $(T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

D	S	Test Conditions	HM51	4410-8	HM514	1410-10	HM514	1410-12	Unit	Note
Parameter	Symbol	lest Conditions	Mın.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Operating Current	I _{CC1}	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = Min$.	_	90		80		70	mA	1, 2
		$\begin{array}{l} \text{TTL Interface } \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{OUT} = \text{High-Z} \end{array}$	_	2		2	_	2	mA	
Standby Current	I _{CC2}	CMOS Interface \overline{RAS} , $\overline{CAS} \ge V_{CC}$ -0.2V, $D_{OUT} = High-Z$		1		1	_	1	mA	
RAS-Only Refresh Current	I _{CC3}	$t_{RC} = Min.$	_	90	_	80		70	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$ $D_{OUT} = Enable$	_	5	_	5		5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	90	_	80		70	mA	
Fast Page Mode Current	I _{CC7}	$t_{PC} = Min.$		90		80	_	70	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V, \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	High I _{OUT} = -5 mA	2.4	v _{cc}	2.4	v _{cc}	2.4	V _{cc}	V	
Output Low Voltage	V _{OL}	Low I _{OUT} = 4.2mA	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}		5	pF	1
Input Capacitance (Clocks)	C ₁₂	_	7	pF	1
Output Capacitance (Data-In, Data-Out)	C _{I/O}	_	10	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

AC CHARACTERISTICS ($T_a = 0$ °C to 70 °C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) (1), (14), (15), (16)

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

	T	HM51	4410-8	HM514	1410-10	HM514410-12			
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	150	_	180	_	210		ns	
RAS Precharge Time	t _{RP}	60	_	70	_	80	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15		ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15		20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	-	25		30		ns	
CAS Hold Time	t _{CSH}	80	_	100		120		ns	
CAS to RAS Precharge Time	t _{CRP}	5	_	10	_	10	_	ns	
OE to D _{IN} Delay Time	t _{ODD}	20	_	25	_	30	_	ns	
OE Delay Time From D _{IN}	t _{DZO}	0		0		0		ns	
CAS Set-up Time From D _{IN}	t _{DZC}	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}		16		16		16	ms	

• Read Cycle

D	Crossball	HM51	4410-8	HM514	1410-10	HM514	1410-12	Unit	Note	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Uiiii		
Access Time from RAS	t _{RAC}		80	_	100	_	120	ns	2, 3, 17	
Access Time from CAS	t _{CAC}	_	25	_	25	_	30	ns	3, 4, 13, 17	
Access Time from Address	t _{AA}	_	40		45	_	55	ns	3, 5, 13, 16, 17	
Access Time from OE	t _{OAC}	_	25	_	25	_	30	ns	17	
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns		
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns		
Read Command Hold Time to RAS	t _{RRH}	10	_	10	-	10	_	ns		
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55	_	ns		
Output Buffer Turn-Off Time	t _{OFF1}	0	20	0	25	0	30	ns	6	
Output Buffer Turn-Off to OE	t _{OFF2}	0	20	0	25	0	30	ns	6	
CAS to D _{IN} Delay Time	t _{CDD}	20	_	25	_	30	_	ns		

• Write Cycle

Domomotor	Cumbal	HM514410-8		HM514	1410-10	HM514	1410-12	Unit	Note	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omt	Noic	
Write Command Setup Time	t _{WCS}	0		0		0	_	ns	10	
Write Command Hold Time	t _{WCH}	15	_	20	_	25		ns		
Write Command Pulse Width	t _{WP}	15	_	20		25		ns		
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30	_	ns		
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns		
Data-In Setup Time	t _{DS}	0		0	_	0	_	ns	11	
Data-In Hold Time	t _{DH}	15		20		25		ns	11	

• Read-Modify-Write Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
rarameter		Min.	Max.	Min.	Max.	Min.	Max.	Uilit	Note
Read-Modify-Write Cycle Time	t _{RWC}	210		245	I –	285	_	ns	
RAS to WE Delay Time	t _{RWD}	110	_	135	I —	160	_	ns	10
CAS to WE Delay Time	t _{CWD}	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t _{AWD}	70	_	80	_	95		ns	10
OE Hold Time From WE	t _{OEH}	25	_	25	_	30	_	ns	

• Refresh Cycle

Parameter	Symbol	HM514410-8		HM514	4410-10	HM514	1410-12	Unit	Note
Farameter		Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
CAS Setup Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10	_	10		10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	20	_	20		25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10		ns	
CAS Precharge Time (Normal Mode)	t _{CPN}	10	_	10		15	_	ns	

• Fast Page Mode Cycle

Parameter	Crimbal	HM51	4410-8	HM514	1410-10	HM514	1410-12	Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omt	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000	_	100000	ns	12
Access Time From CAS Precharge	t _{ACP}		50	_	50		60	ns	13, 17
RAS Hold Time From CAS Precharge	t _{RHCP}	50	_	50	_	60	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	105	_	110	_	130		ns	
CAS Precharge to WE Delay Time	t _{CPW}	80	_	85	_	100	_	ns	

• Test Mode Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	t _{WH}	20	_	20	_	20	_	ns	

Counter Test Cycle

Downwater	Cumbal	HM514410-8		HM514410-10		HM514410-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.		Note
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40		50	_	60	_	ns	

Write Per Bit (18), (19)

Domonoston	County al	HM514410-8		HM514410-10		HM514410-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
Write Per Bit Setup Time	t _{WBS}	0		0	_	0	_	ns	
Write Per Bit Hold Time	t _{WBH}	12	_	15	_	15	_	ns	
Write Per Bit Selection Setup Time	t _{WDS}	0	_	0	_	0	_	ns	
Write Per Bit Selection Hold Time	twDH	12		15	_	15		ns	


NOTES:

- 1. AC measurements assume $t_T = 5ns$.
- Assumes that t_{RCD} ≤ t_{RCD} (max.) and t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.).
- toff (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 8. Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min.), $t_{CWD} \ge t_{CWD}$ (min.) and $t_{AWD} \ge t_{AWD}$ (min.), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle of CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
- 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CAO. This test mode operation can be performed by \overline{WE}-and-CAS-before-RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O₃ and data input pin is I/O₂. In order to end this test mode operation, perform a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 17. In a test mode read cycle, the value of t_{RAC}, t_{CAC}, t_{AA}, t_{OAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 18. When using the write-per-bit capability, $\overline{WB}/\overline{WE}$ must be low as \overline{RAS} falls.
- 19. The data bits to which the write operation is applied can be specified by keeping W1/IO₁, W2/IO₂, W3/IO₃ and W4/IO₄ high with setup and hold time referenced to the RAS negative transition.




■ TIMING WAVEFORMS

• Read Cycle (1)




• Early Write Cycle (2)




* OE : Don't care

: Don't care


• Delayed Write Cycle (3)




• Read-Modify-Write Cycle (4)




• RAS-Only Refresh Cycle (5)




• Hidden Refresh Cycle (6)



• CAS-Before-RAS Refresh Cycle (7)




• Fast Page Mode Read Cycle (8)



* Don't care

• Fast Page Mode Early Write Cycle (9)




* OE

: Don't care

· ////


: Don't care

• Fast Page Delayed Write Cycle (10)




: Don't care


• Fast Page Mode Read-Modify-Write Cycle (11)




• Test Mode Cycle




• Test Mode Set Cycle (1)




• Test Mode Reset Cycle (2)




• RAS-Only Refresh Cycle



• CAS-Before-RAS Refresh Counter Check Cycle, (READ)



• CAS-Before-RAS Refresh Counter Check Cycle, (WRITE)



HM514400LJP/LZP-8/10/12 Low Power Version

1,048,576-Word × 4-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514400 is a CMOS dynamic RAM organized 1,048,576 word \times 4 bit. HM514400 has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514400 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- Single 5V (± 10%)
- High Speed


- Fast Page Mode Capability
- 3 Variations of Refresh
 RAS-Only Refresh
 CAS-Before RAS Refresh
 Hidden Refresh
- Test Function
- Battery Back Up Operation

ORDERING INFORMATION


	I	
Part No.	Access Time	Package
HM514400LJP-8	80ns	350 mil 20 pin
HM514400LJP-10	100ns	Plastic SOJ
HM514400LJP-12	120ns	(CP-20D)
HM514400LZP-8	80ns	400 mil 20 pin
HM514400LZP-10	100ns	Plastic ZIP
HM514400LZP-12	120ns	(ZP-20)

PIN DESCRIPTION

Function
Address Input
Refresh Address Input
Data-In/Data-Out
Row Address Strobe
Column Address Strobe
Read/Write Enable
Output Enable
Power (+5V)
Ground



■ PIN OUT





■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Paramet	ter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage		V _{SS}	0	0	0	V	
		V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage		V_{IH}	2.4	_	6.5	V	1
Innut I au Valtaga	(I/O Pin)	V _{IL}	-1.0	_	0.8	V	1
Input Low Voltage	(Others)	V _{IL}	-2.0		0.8	V	1

NOTE: 1. All voltage referenced to V_{SS}.

\blacksquare DC ELECTRICAL CHARACTERISTICS $(T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

D		T . C . I'.'	HM51	4400-8	HM514	400-10	HM514	400-12		
Parameter	Symbol	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Operating Current	I _{CC1}	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = Min$.	_	90	_	80		70	mA	1, 2
$\begin{array}{c} \text{TTL Interface } \overline{\text{RAS}}, \overline{\text{CAS}} = V_{1H}, \\ D_{OUT} = \text{High-Z} \end{array}$		_	2	_	2	-	2	mA		
Standby Current	I _{CC2}	$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS},\ \overline{CAS}\ and} \\ \overline{WE} \geq V_{CC} - 0.2V\ or \leq 0.2V, \\ Address\ and\ D_{in} \cdot Stable, \\ D_{OUT} = High-Z \end{array}$	_	200	_	200	_	200	μΑ	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	90	_	80	_	70	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$ $D_{OUT} = Enable$	_	5	_	5	_	5	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	90	_	80		70	mA	
Fast Page Mode Current	I _{CC7}	t _{PC} = Min.		90	_	80	_	70	mA	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I _{CC10}	$\begin{cases} t_{RC} = 125 \ \mu s, t_{RAS} \leq 1 \ \mu s \\ V_{CC} - 0.2 V \leq V_{IH} \leq 6.5 V, \\ 0V \leq V_{IL} \leq 0.2 V, \\ \overline{WE} \text{ and } OE = V_{IH}, \text{ Address and } \\ D_{m}: \text{ Stable, } D_{out} = \text{High-Z} \end{cases}$	_	300	_	300	_	300	μΑ	
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V,$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	High I _{OUT} = -5 mA	2.4	V _{cc}	2.4	v_{cc}	2.4	v _{cc}	V	
Output Low Voltage	V _{OL}	Low I _{OUT} = 4.2mA	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



■ CAPACITANCE ($T_a = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C_{I1}	_	5	pF	1
Input Capacitance (Clocks)	C _{I2}	_	7	pF	1
Output Capacitance (Data-In, Data-Out)	C _{I/O}	_	10	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

1. Capacitance incasured with Boomon Meter of effective capacitance incasuring method

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

■ AC CHARACTERISTICS ($T_a = 0$ °C to 70 °C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) (1), (14), (15), (16)

• Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Damanatan	County at	HM51	4400-8	HM514	400-10	HM514	400-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	150	_	180	_	210	_	ns	
RAS Precharge Time	t _{RP}	60	_	70	_	80		ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0		0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15		15	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	5	_	10	_	10	_	ns	
OE to D _{IN} Delay Time	t _{ODD}	20	_	25	_	30	_	ns	
OE Delay Time From D _{IN}	t _{DZO}	0	_	0	_	0	_	ns	
CAS Set-up Time From D _{IN}	t _{DZC}	0	_	0		0	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	128	_	128	_	128	ms	

• Read Cycle

P	Cromb of	HM51	4400-8	HM514	400-10	HM514	1400-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time from RAS	t _{RAC}	_	80		100	_	120	ns	2, 3, 17
Access Time from CAS	t _{CAC}		25	_	25	_	30	ns	3, 4, 13, 17
Access Time from Address	t _{AA}	_	40	_	45	_	55	ns	3, 5, 13, 16, 17
Access Time from OE	t _{OAC}	_	25		25	_	30	ns	
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns	18
Read Command Hold Time to RAS	t _{RRH}	10	_	10		10		ns	18
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF1}	0	20	0	25	0	30	ns	6
Output Buffer Turn-Off to OE	t _{OFF2}	0	20	0	25	0	30	ns	6
CAS to D _{IN} Delay Time	t _{CDD}	20	_	25	_	30		ns	

• Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Ont	NOIE
Write Command Setup Time	t _{WCS}	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	15		20		25	_	ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	15	_	20	_	25	_	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Oin	Note
Read-Modify-Write Cycle Time	t _{RWC}	210	_	245	_	285	_	ns	
RAS to WE Delay Time	t _{RWD}	110	_	135		160	_	ns	10
CAS to WE Delay Time	t _{CWD}	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t _{AWD}	70	_	80		95	_	ns	10
OE Hold Time From WE	t _{OEH}	25	_	25	_	30	_	ns	

• Refresh Cycle

Parameter	Symbol	HM514400-8		HM514	1400-10	HM514400-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
CAS Setup Time (CAS-Before-RAS Refresh Cycle)	t _{CSR}	10	_	10		10	_	ns	
CAS Hold Time (CAS-Before-RAS Refresh Cycle)	t _{CHR}	20		20		25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HM51	4400-8	HM514	400-10	HM514	400-12	Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Fast Page Mode Cycle Time	t _{PC}	55		55	_	65		ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000	_	100000	ns	12
Access Time From CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	13, 17
RAS Hold Time From CAS Precharge	t _{RHCP}	50	_	50	_	60	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	105		110	_	130	_	ns	

• Test Mode Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont	Note
Test Mode WE Setup Time	t _{WS}	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	t _{WH}	20	_	20	_	20	_	ns	

Counter Test Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Omi	Note
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40		50	_	60	_	ns	


NOTES:

- 1. AC measurements assume $t_T = 5 \text{ns}$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \ge t_{RAD}$ (max.).
- toFF (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{II} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{II} and V_{IL}.
- 8. Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle of CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
- 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CA₀. This test mode operation can be performed by WE-and-CAS-before-RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O₃ and data input pin is I/O₂. In order to end this test mode operation, perform a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 17. In a test mode read cycle, the value of t_{RAC}, t_{AA}, t_{OAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




TIMING WAVEFORMS

• Read Cycle (1)




• Early Write Cycle (2)



* OE : Don't care


* Don't care

• Delayed Write Cycle (3)




: Don't care

• Read-Modify-Write Cycle (4)



• RAS-Only Refresh Cycle (5)




** OE, WE : Don't care


* Don't care

** REFRESH ADDRESS: A0-A9 (AX0-AX9)


• Hidden Refresh Cycle (6)



• CAS-Before-RAS Refresh Cycle (7)




• Fast Page Mode Read Cycle (8)




* Don't care

• Fast Page Mode Early Write Cycle (9)




• Fast Page Delayed Write Cycle (10)




: Don't care


• Fast Page Mode Read-Modify-Write Cycle (11)




• Test Mode Cycle




• Test Mode Set Cycle (1)



• Test Mode Reset Cycle (2)




• RAS-Only Refresh Cycle




Note *1 Refresh Address A0~A9 (AXO~AX9)

*2 ZZZZ : Don't care

• CAS-Before-RAS Refresh Counter Check Cycle, (READ)



• CAS-Before-RAS Refresh Counter Check Cycle, (WRITE)



Section 6 MOS Dynamic RAM Module

6



HB561003 Series

262,144-word x 9-bit Dynamic Random Access Memory Module

The HB561003 is a 2.25M dynamic random-access memory module organized as 262,144 x 9 bits [bit nine (PD, PQ) is generally used for parity and is controlled by PCAS] in a 30-pin single in-line package comprising nine HM50256CP, 262,144 x 1-bit dynamic RAMs in 18-pin Plastic Leaded Chip Carrier mounted on a substrate together with decoupling capacitors.

FEATURES

- 262,144 words x 9 bits Organization
- Industry standard 30-pin Single In-line Package Memory Module
- Single 5V (±10%)
- Utilizes nine 256K Dynamic RAMs in PLCC (HM50256CP)
- HB561003 operates as nine HM50256CPs as shown in the functional block diagram.

• Low Power: Operating: 2,160mW typ. (t_{RC} = 260ns)

Standby: 135mW typ.

High speed:

	Access Time from RAS (max)		Read or Write Cycle (min)		
HB561003AR/B-12	120ns	60ns	220ns		
HB561003AR/B-15	150ns	75ns	260ns		


- Page mode capability
- TTL compatible
- 256 refresh cycles/4ms
- 3 variations of refresh

RAS-only refresh
CAS-before-RAS refresh

Hidden refresh

- Operating Ambient Air Temperature: 0°C to +70°C
- HB561003AR is leaded type
- HB561003B is leadless type (socket type)

PIN ARRANGEMENT



Notes: 1. HB561003B's pin arrangement is same as HD561003AR's.


- 2. Common CAS control for eight common Data-In and Data-Out lines.
- Separate PCAS control for one separate pair of Data-In and Data-Out lines.
- 4. The common I/O feature dictates the use of only early write operations to prevent contention on Din and Dout.

■ PIN DESCRIPTION

A0-A8	Address Inputs
CAS, PCAS	Column Address Strobes
DQ0-DQ7	Data In/Data Out
PD	Data In
NC	No Connection
PQ	Data Out
RAS	Row Address Strobes
WE	Write Enable
Vcc	+5V Supply
Vss	Ground



EFUNCTIONAL BLOCK DIAGRAM



MADE ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} : -1V to +7V Operating temperature, T_a (Ambient): 0°C to +70°C Storage temperature (Ambient): -55°C to +125°C

Power dissipation: 9W

Short circuit output current: 50mA

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	Vcc	4.5	5.0	5.5	v	1
Input High Voltage	ViH	2.4	_	6.5	v	1
Input Low Voltage	VIL	-1.0	_	0.8	v	1

Note) 1. All voltages referenced to Vss



955

EDC ELECTRICAL CHARACTERISTICS (Ta = 0 to $+70^{\circ}$ C, $Vcc = 5V \pm 10\%$, Vss = 0V)

Parameter	Test Condit	ions	Symbol	min.	max.	Unit	Notes
Operating current	RAS, CAS=cycle trc=min	trc = 260ns trc = 220ns	Iccı	_	630 747	mA	1
Standby current	RAS = VIH, Dout = High Z		Icc2	_	40	mA	
Refresh current	RAS only refresh trc = min	trc = 260ns trc = 220ns	Iccs	_	477 558	mA	
Standby current	RAS = VIH, Dout = enable	_	Iccs	_	90	mA	1
Refresh current	CAS before RAS refresh	trc = 260ns trc = 220ns	Icc6	-	522 621	mA	
Page made supply current	$\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{cycle}$, $t_{PC} = \min$	$t_{PC} = 145 \text{ns}$ $t_{PC} = 120 \text{ns}$	Icc1	_	432 513	mA	
Input leakage	0< V:n < 7V		ILI	-10	10	μA	
Output leakage	0 < Vout < 7V, Dout = disable		ILO	-10	10	μA	
Output levels	$High (I_{out} = -5mA)$		V _{OH}	2.4	Vcc	V	
	Low (Iout = 4.2mA)		Vol	0	0.4	V	

ECAPACITANCE ($Vcc=5V\pm10\%$, $Ta=25^{\circ}C$)

Parameter	Symbol	typ.	max.	Unit	Notes
Address	Cii		60	pF	2
Clocks	C12	_	75	pF	2, 3
DQ	C1/0	_	17	pF	2, 3
PQ	Co	_	12	pF	2, 3
PD	Cis	_	10	pF	2

Notes: 1. ICC depends on output loading condition when the device is selected, ICC max is specified at the output open condition.

2. Capacitance measured with Boonton Meter or effective capacitance measuring method.

3. $\overline{CAS} = V_{IH}$ to disable D_{out} .


MAC CHARACTERISTICS

Refer to the HM50256CP data sheet.


The HB561003 writes data only in early write cycle ($t_{WCS} \ge t_{WCS}$ (min)). Delayed write cycle is not available because of I/O common.

PACKAGE OUTLINE

HB561003AR Series



HB561003B Series



HB561409 Series

262,144-word x 9-bit Dynamic Random Access Memory Module

The HB561409 is a 256k x 9 dynamic RAM module, mounted 9 pieces of 256k-bit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB561409 is 30-pin single in-line package having two types; Lead type (HB561409A) and Socket type (HB561409B). Therefore, the HB561409 makes high density mounting possible without surface mount technology. The HB561409 provides common data input and output, and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors to reduce noise.

Features

- 262,144 words x 9 bits organization
- Industry standard 30-pin Single In-line Package Memory Module
- Single 5V (±10%)
- Utilizes nine 256K Dynamic RAMs in PLCC (HM51256CP)
- HB561409A/B operates as nine HM51256CPs as shown in the functional block diagram
- Low Power: Operating 1,800mW (typ) (t_{RC} = 180ns)

Standby 60mW (typ)

High speed: Access time from RAS (max) = 100ns

Access time from address (max) = 55ns

Read or write cycle (min) = 180ns High speed page mode capability (t_{PC} = 65ns)

- TTL compatible
- 256 refresh cycles/4ms
- 3 variations of refresh


RAS-only refresh

CAS-before-RAS refresh

Hidden refresh

Operating Ambient Air Temperature 0°C to +70°C.

Pin Arrangement



 $\begin{array}{c} V_{CGAS} \\ DQQD \\ AQD \\$

(Side View)

Notes: 1. HB561409B's pin arrangement is same as HB561409A's.

- Common CAS control for eight common Data-In and Data-Out lines.
- Separate PCAS control for one separate pair of Data-In and Data-Outlines.
- The common I/O feature dictates the use of only early write operations to prevent contention on Din and Dout,


Ordering Information

•		
Type No.	Access Time	Package
HB561409A-10	100ns	30-pin SIP Lead Type
HB561409B-10	100ns	30-pin SIMM Socket Type

Pin Description

A0-A8	Address Inputs
CAS, PCAS	Column Address Strobe
DQ0-DQ7	Data In/Data Out
PD	Data In
NC	No Connection
PQ	Data Out
RAS	Row Address Strobe
Vcc	+5V Supply
Vss	Ground
WE	Write Enable

Functional Block Diagram



Absolute Maximum Ratings

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	Vcc	4.5	5.0	5.5	v	1
Input High voltage	Vih	2.4	_	5.5	v	1
Input Low voltage	VIL	-1.0		0.8	v	1

Note) 1. All voltages referenced to V_{SS} .

DC Electrical Characteristics (Ta = 0 to +70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

Parameter	Symbol	Min	Max	Unit	Notes
Operating current tRC=180ns	Icc1		540	mA	*1
Standby current	Icc2	-	18	mA	
Refresh current tRC=180ns	Icc3		540	mA	RAS only refresh
Standby current (Dout Enable)	Icc4		54	mA	*1
Refresh current tRC=180ns	Icc5		495	mA	CAS before RAS refresh
Operating current tPC=65ns	Icc6	_	540	mA	*1, High speed page mode
Input leakage 0 < Vin < 7V	ILI	-10	10	μA	
Output leakage 0 < Vout < 7V	ILO	-10	10	μA	Dout is disabled
Output levelsHigh Iout = -5mA	Vон	2.4	Vcc	V	
Low Iout = 4.2 mA	Vol	0	0.4	V	

Notes: *1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.

Capacitance ($V_{CC} = 5V \pm 10\%$, Ta = 25° C)

	Parameter	Symbol	Type	Max	Unit	Notes
Address		Cii	_	60	pF	*1
Clocks		C ₁₂		75	pF	* 1,2
DQ		Ci/o		17	pF	* 1,2
PQ		Co		12	pF	* 1,2
PD		C _{I3}		10	pF	*1

Notes: *1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

*2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics

Read, Write and Refresh Cycles (Common Parameter) ($Ta = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V}$)

Parameter	Symbol	Min	Max	Unit	Notes
Random Read or Write Cycle Time	trc	180		ns	
RAS Precharge Time	t _{RP}	70	_	ns	
RAS Pulse Width	tras	75	10000	ns	
CAS Pulse Width	tcas	30		ns	
Column Address Set-up Time	tasc	0		ns	
Column Address Hold Time	tcah	25		ns	
Column Address Hold Time to RAS	tar	80		ns	
RAS to CAS Delay Time	trcd	25	70	ns	*8
RAS to Column Address Delay Time	trad	20	45	ns	* 9
RAS Hold Time	trsh	30	_	ns	
CAS Hold Time	tcsн	100	-	ns	
CAS to RAS Precharge Time	tcrp	10		ns	
Row Address Set-up Time	tasr	0	_	ns	
Row Address Hold Time	trah	15		ns	
Transition Time (Rise and Fall)	tт	3	50	ns	* 7
Refresh Period	tref		4	ms	

Read Cycle

Parameter	Symbol	Min	Max	Unit	Notes
Access Time from RAS	tras		100	ns	*2, *3
Access Time from $\overline{\text{CAS}}$	tcac	_	30	ns	*3, *4
Access Time from Address	tan	-	55	ns	*3, *5
Read Command Set-up Time	trcs	0	_	ns	
Read Command Hold Time to CAS	trch	0	_	ns	
Read Command Hold Time to RAS	trrh	10	_	ns	
Column Address to RAS Lead Time	tral	55		ns	
Output Buffer Turn-off Time	toff	0	30	ns	* 6

Write Cycle

Parameter	Symbol	Min	Max	Unit	Notes
Write Command Set-up Time	twcs	0		ns	* 10
Write Command Hold Time	twch	30	_	ns	
Write Command Hold Time to RAS	twcr	85		ns	
Write Command Pulse Width	twp	25	_	ns	
Write Command to RAS Lead Time	trwL	30		ns	
Write Command to CAS Lead Time	tcwl	30		ns	
Data-in Set-up Time	tos	0		ns	*11
Data-in Hold Time	tон	25	_	ns	*11
Data-in Hold Time to RAS	tdhr	80	_	ns	

Refresh Cycle

Parameter	Symbol	Min	Max	Unit	Notes
CAS Set-up Time (CAS before RAS Refresh)	tcsr	10		ns	
CAS Hold Time (CAS before RAS Refresh)	tchr	10	_	ns	
RAS Precharge to CAS Hold Time	trpc	15	_	ns	

High Speed Page Mode Cycle

Parameter	Symbol	Min	Max	Unit	Notes
High Speed Page Mode Cycle Time	trc	65		ns	* 12
High Speed Page Mode RAS Pulse Width	trapc	75	75000	ns	* 13
CAS Precharge Time	tcp	20		ns	
Write Invalid Time	twı	15		ns	
Access Time from Column Precharge Time	tcap	_	60	ns	* 14

Notes)*1. AC measurements assume t_T = 5ns.

*2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.

*3. Measured with a load circuit equivalent to ZTTL loads and 100pF.

*4. Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).

*5. Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max.)

*6. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to

 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .



- 8. Operation with the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by tCAC.
- Operation with the t_{RAD}(max) limit insures that t_{RAD}(max) can be met. t_{RAD}(max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled exclusively by tAA.

- exclusively by TAA.

 10. Only early write cycle to prevent contention on Data in and out (twcs ≥ 0).

 11. These parameters are referenced to CAS leading edge in early write cycle.

 12. Assumes that tASC = tCP-Sns.

 13. tRAPC definesRAS pulse within in High Speed Page mode cycle.

 14. Access time is determined by the longer of tAA or tCAC or tCAP.

 15. An initial pause of 100µs is required after power-up then execute at least 8 initialization cycles.


 16. At least, 8 CAS before RAS refresh cycles are required before using an internal refresh counter.

Timing Waveforms


Refer to the HM51256CP data sheet.

Package Outline, Unit; mm (inch)

HB561409A



HB561409B



HB561008 Series

262,144-word x 8-bit Dynamic Random Access Memory Module

The HB561008AR/B is a 2M dynamic random-access memory module organized as 262,144 x 8 bits in a 30-pin single in-line package comprising eight HM50256CP, 262,144 x 1 bit dynamic RAMs in 18-pin Plastic Leaded Chip Carrier mounted on top of a substrate together with decoupling capacitors.

FEATURES

- 262,144 words x 8-bits Organization
- Industry standard 30-Pin Single In-line Package Memory Module
- Single 5V (±10%)
- Utilizes eight 256K Dynamic RAMs in PLCC (HM50256CP)
- HB561008AR/B operates as eight HM50256CPs as shown in the functional block diagram.

• Lower Power; Operating: 1,920mW typ. ($t_{RC} = 260$ ns)

Standby: 120mW typ.

• High speed:

	Access Time from RAS (max)	Access Time from CAS (max)	Read or Write Cycle (min)
HB561008AR/B-12	120ns	60ns	220ns
HB561008AR/B-15	150ns	75ns	260ns

- Page mode capability
- TTL compatible
- 256 refresh cycles: (4ms)
- 3 variations of refresh


RAS-only refresh

CAS-before-RAS refresh

Hidden refresh

- Operating Ambient Air Temperature: 0 to +70°C
- HB561008AR Leaded type
- HB561008B Leadless type (socket type)

PIN ARRANGEMENT



(Side View)

Notes: 1. HB561008AR's pin arrangement is same as HB561008B's.


- Common CAS control for eight common Data-In and Data-Out lines.
- The common I/O feature dictates the use of only early write operations to prevent contention on Data-in and Data-out.

PIN DESCRIPTION

A0-A8	Address Inputs			
CAS	Column Address Strobes			
DQ0-DQ7	Data In/Data Out			
NC	No Connection			
RAS	Row Address Strobes			
WE	Write Enable			
Vcc	+5V Supply			
Vss	Ground			



■ FUNCTIONAL BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING

Voltage on any pin relative to V_{SS} : -1V to +7V Operating temperature, T_a (Ambient): 0°C to +70°C Storage temperature (Ambient): -55°C to +125°C

Power dissipation: 8W

Short circuit output current: 50mA

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Parameter	Symbol	mın	typ.	max	Unit	Notes
Supply Voltage	Vcc	4 5	5.0	5.5	V	1
Input High Voltage	ViH	2 4	-	6.5	V	1
Input Low Voltage	VII	- 10		0.8	V	1

Note) 1 All voltages referenced to V_{55}

EDC ELECTRICAL CHARACTERISTICS (Ta=0 to +70°C, Vcc=5V +10%, Vss=0V)

Parameter	Test Conditi	ons	Symbol	mın	max.	Unit	Notes
Operating current	\overline{RAS} , \overline{CAS} = cycle t_{RC} = min	$t_{RC} = 260 \text{ns}$ $t_{RC} = 220 \text{ns}$	Icci		560 660	mA	1
Standby current	RAS = VIH, Dout = High Z		Icc2		36	mA	
Refresh current	RAS only refresh trc = min	$t_{RC} = 260 \text{ns}$ $t_{RC} = 220 \text{ns}$	Iccs		425 495	mA	
Standby current	RAS = VIH, Dout = enable		Icc 5	_	80	mA	1
Refresh current	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $t_{RC} = \min$	$t_{RC} = 260 \text{ns}$ $t_{RC} = 220 \text{ns}$	Icco	_	465 550	mA	
Page mode supply current	$\overline{RAS} = V_{IL}, \overline{CAS} = \text{cycle},$ $t_{PC} = \min$	$t_{PC} = 145$ ns $t_{PC} = 120$ ns	Icc7	-	385 455	mA	
Input leakage	0 < V _{in} < 7 V		ILI	-10	10	μA	
Output leakage	0 < V _{nut} < 7 V, D _{out} = disable		11.0	-10	10	μA	
Output levels	High (Iout =5mA)		V _{OH}	2.4	Vic	V	
	Low (Iout = 4.2mA)		Vol.	0	0.4	v	

EXAMPLE 10%, $Ta=25^{\circ}C$

Parameter	Symbol	typ.	max.	Unit	Notes
Address	Cii	-	55	pF	2
Clocks	C12		70	pF	2, 3
DQ	C1/0		17	pF	2, 3

Notes: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Capacitance measured with Boonton Meter or effective capacitance measuring method.

3. $\overrightarrow{CAS} = V_{IH}$ to disable D_{out} .

■ AC CHARACTERISTICS


Refer to the HM50256CP data sheet.

The HB561008 writes data only in early write cycle ($t_{WCS} \ge t_{WCS}$ (min)). Delayed write cycle is not available because of I/O common.




■PACKAGE OUTLINE; Unit: mm (inch)

• HB561008AR Series



HB561008B Series



HB56D25608A/B-6H/7H/8A/10A/12A

262,144-Word × 8-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A25608 is a 256K \times 8 dynamic RAM module, mounted two 1-Mbit DRAM (HM514256A) sealed in SOJ package. An outline of the HB56A25609 is 30-pin single in-line package having Lead types (HB56A25608A), Socket type (HB56A25608B). Therefore, the HB56A25608 makes high density mounting possible without surface mount technology. The HB56A25608 provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ.

■ FEATURES

30-Pin Single In-Line Package Lead Pitch
• Single 5V (± 10%) Supply
High Speed
Access Time60/70/80/100/120ns (max.)
Low Power Dissipation
Active Mode
Standby Mode
Fast Page Mode Capability
• 512 Refresh Cycle

2 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh

• TTL Compatible

■ ORDERING INFORMATION

Part No.	Access Time	Package
HB56D25608A-6H HB56D25608A-7H HB56D25608A-8A HB56D25608A-10A HB56D25608A-12A	60ns 70ns 80ns 100ns 120ns	30 pin SIP Lead Type
HB56D25608B-6H HB56D25608B-7H HB56D25608B-8A HB56D25608B-10A HB56D25608B-12A	60ns 70ns 80ns 100ns 120ns	30 pin SIP Socket Type

PIN OUT


[
1 pin	30 pin /

Pin No.	Pin Name	Pin No.	Pin Name
1	v _{cc}	16	DQ ₄
2	CAS	17	A ₈
3	DQ_0	18	NC
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ_2	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ_3	28	NC
14	A ₆	29	NC
15	A ₇	30	v _{cc}

■ PIN DESCRIPTION


Pin Name	Function
$A_0 \sim A_8$	Address Input
$A_0 \sim A_8$	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$DQ_0 \sim DQ_7$	Data-In/Data-Out
v _{cc}	Power Supply (+5V)
V _{SS}	Ground
NC	Non-Connection

■ BLOCK DIAGRAM




■ PHYSICAL OUTLINE

• HB56D25608A Series



• HB56D25608B Series



NOTE: The plating of the contact finger is solder coat.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V_{T}	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	2	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Summly Valtage	V _{SS}	0	0	0	V	
Supply Voltage	v_{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	5.5	V	1
Input Low Voltage	V _{IL}	-1.0		0.8	v	1

NOTE: 1. All voltage referenced to V_{SS}.

\blacksquare DC ELECTRICAL CHARACTERISTICS ($T_a=0~to~+70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)$

				***************************************		HB56	D2560)8A/B						
Parameter	Symbol	Test Conditions	-6	Н	-7	Н	-8	SA.	-10	0 A	-1	2A	Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	I _{CC1}	t _{RC} = Min.	_	180		160		132	_	110		94	mA	1, 2
Standby Current	ı	$ \begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \ \overline{CAS} = V_{IH} \\ D_{OUT} = High-Z \end{array} $	_	4	_	4	_	4	_	4	_	4	mA	
Standoy Current	I _{CC2}	$\begin{array}{l} \underline{CMOS\ Interface} \\ \overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2V \\ D_{OUT} = High-Z \end{array}$	_	2	_	2	_	2	_	2	_	2	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	180	_	160	_	132	_	110	_	94	mA	2
Standby Current	I _{CC5}	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{OUT} = Enable$	_	10	_	10	_	10	_	10	_	10	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	180	_	160	_	132		110	_	94	mA	
Fast Page Mode Current	I _{CC7}	$t_{PC} = Min.$	_	180	_	160	_	110	_	110		94	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{\rm IN} \le 7V$	-10	10	-10	10	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$	-10	10	-10	10	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	$I_{OUT} = -5 \text{ mA}$	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	2.4	v _{cc}	v	
Output Low Voltage	V _{OL}	I _{OUT} = 4.2mA	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	25	pF	1
Input Capacitance (Clock)	C _{I2}	_	30	pF	1
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O1}	_	17	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS ($T_a=0$ to $70^{\circ}C,~V_{CC}=5V~\pm~10\%,~V_{SS}=0V)~{}^{(1),~(12)}$

• Read, Write and Refresh Cycle (Common Parameter)

					H	IB56D2	25608A/	В					
Parameter	Symbol	-(5H	-7	'H	-8	3A	-1	0 A	-1	2A	Unit	Note
	ļ.	Min.	Max.	Mın.	Max.	Min.	Max.	Min.	Max.	Mın.	Max.		
Random Read or Write Cycle Time	t _{RC}	125	_	140	_	160	_	190	_	220	_	ns	
RAS Precharge Time	t _{RP}	55	_	60	_	70	_	80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	10		10	_	12	_	15	_	15	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	0	-	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	15	_	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	20	-	20	_	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	60	_	70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	8	_	8	_	8	_	8	_	8	ns	15

• Read Cycle

					H	IB56D2	5608A/	В					
Parameter	Symbol	-6	Н	-7	Ή	-8	BA	-10	0A	-11	2A	Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Access Time from RAS	t _{RAC}	_	60	_	70	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	t _{CAC}	_	20	_	20	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t _{AA}		30	_	35	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	-	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	30	_	35	_	40	_	45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF}	_	20	_	20	_	20	_	25	_	30	ns	6

Write Cycle

		HB56D25608A/B											
Parameter	Symbol	-6Н		-7H		-8A		-10A		-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Setup Time	t _{wcs}	0	I -	0	_	0	-	0	_	0	_	ns	10
Write Command Hold Time	t _{wch}	15	-	15	-	20	-	20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	10	T	10	_	15	-	15	_	20	-	ns	
Data-In Setup Time	t _{DS}	0	-	0	_	0	-	0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	15	_	15	_	20	_	20	-	25	_	ns	11

Refresh Cycle

			HB56D25608A/B											
Parameter	Symbol	-(5H	-7	Н	-8	3A	-10	0A	-1	2A	Unit	Note	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	-	10	_	10	_	ns		
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	_	15	_	20	-	20	_	25	_	ns		
RAS Precharge to CAS Hold Time	t _{RPC}	10		10	_	10		10	_	10	_	ns		

• Fast Page Mode Cycle

			HB56D25608A/B										
Parameter	Symbol	-6Н		-7H		-8A		-10A		-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Fast Page Mode Cycle Time	t _{PC}	45	_	50	_	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10		10	_	10		15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	60	100000	70	100000	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	_	40	_	45	_	50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	40	_	45	_	50	_	50	_	60	_	ns	


NOTES:

- 1. AC measurements assume $t_T = 5ns$.
- Assumes that t_{RCD} ≤ t_{RCD} (max.) and t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.), $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.), $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 8. Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 9. Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. Early write cycle only (twcs≥twcs (min.))
- 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
- 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} -only refresh).
- 13. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}
- 15. t_{REF} defines is 512 refresh cycles.




■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle



• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle




@HITACHI

: Don't care

• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



: Don't care

HB56D25609A/B-85A/10A/12A

262,144-Word × 9-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A25609 is a 256K \times 9 dynamic RAM module, mounted two 1-Mbit DRAM (HM514256A) sealed in SOJ package and 256Kbit DRAM (HM51256) sealed in PLCC package. An outline of the HB56A25609 is 30-pin single in-line package having Lead types (HB56A25609A), Socket type (HB56A25609B). Therefore, the HB56A25609 makes high density mounting possible without surface mount technology. The HB56A25609 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath the each SOJ and PLCC.


■ FEATURES

30-Pin Single In-Line Package Lead Pitch
• Single 5V (± 10%) Supply
High Speed
Access Time
Low Power Dissipation
Active Mode
Standby Mode
Fast Page Mode Capability
• 512 Refresh Cycle
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HB56D25609A-85A HB56D25609A-10A HB56D25609A-12A	85ns 100ns 120ns	30 pin SIP Lead Type
HB56D25609B-85A HB56D25609B-10A HB56D25609B-12A	85ns 100ns 120ns	30 pin SIP Socket Type

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	v _{cc}	16	DQ_4
2	CAS	17	A ₈
3	DQ_0	18	NC
4	A ₀	19	NC
5	A ₁	20	DQ_5
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	RAS
13	DQ_3	28	PCAS
14	A ₆	29	PD
15	A ₇	30	v _{cc}

■ PIN DESCRIPTION

Pin Name	Function	
$A_0 \sim A_8$	Address Input	
$A_0 \sim A_8$	Refresh Address Input	
RAS	Row Address Strobe	
CAS, PCAS	Column Address Strobe	
WE	Read/Write Enable	
$DQ_0 \sim DQ_7$	Data-In/Data-Out	
PD	Data-In for Parity	
PQ	Data-Out for Parity	
V _{CC}	Power Supply (+5V)	
V _{SS}	Ground	
NC	Non-Connection	




BLOCK DIAGRAM




PHYSICAL OUTLINE

• HB56D25609A Series



• HB56D25609B Series



NOTE: The plating of the contact finger is solder coat.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	3	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Cumalar Valence	V _{SS}	0	0	0	V	
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	_	5.5	V	1
Input Low Voltage	V_{IL}	-1.0	_	0.8	V	1

NOTE: 1. All voltage referenced to V_{SS}.

DC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

				Н	B56D2	5609A/	В			
Parameter	Symbol	Test Conditions	-8	-85A		-10A		-12A		Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	I _{CC1}	$t_{RC} = Min.$	_	202	_	170		144	mA	1, 2
Standby Current	I _{CC2}			6		6		6	mA	
	1002	$\frac{\text{CMOS Interface }\overline{\text{RAS}},}{\overline{\text{CAS}}} \ge V_{\text{CC}} - 0.2V$ $D_{\text{OUT}} = \text{High-Z}$		3		3	_	3	mA	
RAS-Only Refresh Current	I _{CC3}	$t_{RC} = Min.$	_	202		170		144	mA	2
Standby Current	I _{CC5}			16		16		16	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	192		165		139	mA	
Fast Page Mode Current	I _{CC7}	$t_{PC} = Min.$		180		170		144	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V,$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	$I_{OUT} = -5 \text{ mA}$	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	$I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.

- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 10\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}		30	pF	1
Input Capacitance (Clock)	C ₁₂	_	36	pF	1
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O}		17	pF	1, 2
Input Capacitance (PD)	C _{I3}	_	10	pF	1, 2
Output Capacitance (PQ)	Co	_	12	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

\blacksquare AC CHARACTERISTICS (T_a = 0 to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V) ^{(1), (12)}

• Read, Write and Refresh Cycle (Common Parameter)

				HB56D2	5609A/B				
Parameter	Symbol	-8:	5A	-10)A	-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	160	_	190		220	_	ns	
RAS Precharge Time	t _{RP}	70	_	80	_	90		ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0		ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15		ns	
Column Address Setup Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	20		20	_	25	_	ns	
Column Address Hold Time to RAS	t _{AR}	60	_	75		90		ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	45	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25		25		30	_	ns	
CAS Hold Time	t _{CSH}	85	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	8		8		8	ns	15

• Read Cycle

Parameter	Symbol	Symbol -85A		-10A		-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Access Time from RAS	t _{RAC}	_	85	_	100		120	ns	2, 3
Access Time from CAS	t _{CAC}	_	25	_	25		30	ns	3, 4
Access Time from Address	t _{AA}		40	_	45	_	55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0		0		ns	
Read Command Hold Time to RAS	t _{RRH}	10		10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF}	0	20	0	25	0	30	ns	6

Write Cycle

Parameter	Symbol	Symbol -85		5A -10		-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	20	_	25	_	30	_	ns	
Write Command Hold Time to RAS	t _{WCR}	65	_	80	_	95		ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	20	_	20	_	25		ns	11
Data-In Hold Time to RAS	t _{DHR}	60	_	75		90		ns	

• Refresh Cycle

		HB56D25609A/B							
Parameter	Symbol	-85A		-10A		-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10		10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CSR}	20		20		25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	15	_	15		15		ns	

• Fast Page Mode Cycle

Parameter	Symbol	Symbol -85A		-10A		-12A		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Fast Page Mode Cycle Time	t _{PC}	55	-	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t _{ACP}		50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	50	_	50	_	60		ns	


NOTES:

- 1. AC measurements assume $t_T = 5ns$.
- Assumes that t_{RCD} ≤ t_{RCD} (max.) and t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.), $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.), $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference
 point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. Early write cycle only (twcs≥twcs(min.))
- 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
- 12. An initial pause of $100\mu s$ is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} -only refresh).
- 13. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. t_{REF} defines is 512 refresh cycles.




TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



: Don't care

HB56D25636B-85/10/12

262,144-Word × 36-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56D25636B is a 256K \times 36 dynamic RAM module, mounted 8 pieces of 1Mbit DRAM (HM514256JP) sealed in SOJ package and 4 pieces of 256Kbit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB56D25636B is 72-pin single inline package. Therefore, the HB56D25636B makes high density mounting possible without surface mount technology. The HB56D25636B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ and PLCC.


■ FEATURES

• 72-Pin Single In-Line Package Lead Pitch
• High Speed_
Access Time
Low Power Dissipation
Active Mode
Standby Mode
Fast Page Mode Capability
• 512 Refresh Cycle
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
TTL Compatible

■ ORDERING INFORMATION


Part No.	Access Time	Package
HB56D25636B-85 HB56D25636B-10 HB56D25636B-12	85ns 100ns 120ns	72 pin SIP Socket Type

PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	37	DQ ₁₇
2	DQ_0	38	DQ ₃₅
3	DQ ₁₈	39	V _{ss}
4	DQ ₁	40	CAS0
5	DQ ₁₉	41	CAS2
6	DQ ₂	42	CAS3
7	DQ ₂₀	43	CAS1
8	DQ ₃	44	RAS0
9	DQ ₂₁	45	NC
10	v_{cc}	46	NC
11	NC	47	WE
12	A ₀	48	NC
13	A ₁	49	DQ ₉
14	A ₂	50	DQ ₂₇
15	A ₃	51	DQ ₁₀
16	A ₄	52	DQ ₂₈
17	A ₅	53	DQ ₁₁
18	A ₆	54	DQ ₂₉
19	NC	55	DQ ₁₂
20	DQ ₄	56	DQ ₃₀
21	DQ ₂₂	57	DQ ₁₃
22	DQ ₅	58	DQ ₃₁
23	DQ ₂₃	59	v_{cc}
24	DQ ₆	60	DQ ₃₂
25	DQ ₂₄	61	DQ ₁₄
26	DQ ₇	62	DQ ₃₃
27	DQ ₂₅	63	DQ ₁₅
28	A ₇	64	DQ ₃₄
29	NC	65	DQ ₁₆
30	v_{cc}	66	NC
31	A ₈	67	PD ₁
32	NC	68	PD ₂
33	NC	69	PD ₃
34	RAS2	70	PD ₄
35	DQ ₂₆	71	NC
36	DQ ₈	72	V _{SS}


■ BLOCK DIAGRAM




*D0~D7 : HM514256JP


M0~M3: HM51256CP Vss

PHYSICAL OUTLINE



85 ns 100 ns





■ PIN DESCRIPTION

Pin Name	Function
$A_0 \sim A_8$	Address Input
$A_0 \sim A_8$	Refresh Address Input
$DQ_0 \sim DQ_{35}$	Data-In/Data-Out
CASO, CAS3	Column Address Strobe
RASO, RAS2	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+5V)
V _{SS}	Ground
$PD_1 \sim PD_4$	Presence Detect Pin
NC	Non-Connection

■ PRESENCE DETECT PIN ARRANGEMENT

Pin No.	Pin Name	HB56D25636B						
FIII NO.	Pin Name	85ns	100ns	120ns				
67	PD_1	V _{SS}	V _{SS}	V _{SS}				
68	PD ₂	NC	NC	NC				
69	PD ₃	NC	V _{SS}	NC				
70	PD ₄	V _{SS}	V _{SS}	NC				

■ ABSOLUTE MAXIMUM RATINGS

Parame	Parameter		Value	Unit
Voltage on Any Pin	(Input)	V _{IN}	-1.0 to +7.0	V
Relative to V _{SS}	(Output)	V _{OUT}	-1.0 to +7.0	V
Supply Voltage Relative to	V _{SS}	v_{cc}	-1.0 to +7.0	V
Short Circuit Output Curre	ent	I _{out}	50	mA
Power Dissipation		P_{T}	12	W
Operating Temperature		T _{opr}	0 to +70	°C
Storage Temperature		T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	v_{cc}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4		5.5	V	1
Input Low Voltage	V _{IL}	-1.0		0.8	v	1

NOTE: 1. All voltage referenced to V_{SS}.

\blacksquare DC ELECTRICAL CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V \pm 5%, V_{SS} = 0V)

				HB56D	25636E	}				
Parameter	Symbol	Test Conditions	-8	35	-	10	-:	12	Unit	Note
			Min.	Min. Max.		Max.	Min.	Max.		
Operating Current	I _{CC1}	$t_{RC} = Min.$	_	808	_	680	_	576	mA	1, 2
Charles Courses				24		24	_	24	mA	
Standby Current	I _{CC2}	$\begin{array}{l} \underline{CMOS} \ Interface \ \overline{RAS}, \\ \overline{CAS} \geq V_{CC} - 0.2V \\ D_{OUT} = High-Z \end{array}$		12		12		12	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	_	808		680	_	576	mA	2
Standby Current	I _{CC5}			64	_	64	_	64	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	768		660	_	556	mA	
Page Mode Current	I _{CC7}	$t_{PC} = Min.$	-	764	-	680	_	576	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V,$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	μΑ	
Output High Voltage	V _{OH}	High $I_{OUT} = -5 \text{ mA}$	2.4	V_{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	Low $I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	V	

NOTES:

- 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 5\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	88	pF	1
Input Capacitance (WE)	C _{I2}	_	104	pF	1
Input Capacitance (RAS)	C _{I3}	_	57	pF	1
Input Capacitance (CAS)	C _{I4}	_	36	pF	1
Output Capacitance (DQ ₀ -DQ ₇ , DQ ₉ -DQ ₁₆ , DQ ₁₈ -DQ ₂₅ , DQ ₂₇ -DQ ₃₄)	C _{I/O1}	_	17	pF	1, 2
Output Capacitance (DQ ₈ , DQ ₁₇ , DQ ₂₆ , DQ ₃₅)	C _{I/O2}		22	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

AC CHARACTERISTICS ($T_a = 0$ to 70° C, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$) (1), (12)

• Read, Write and Refresh Cycle (Common Parameters)

Parameter	Cumbal	HB56D2	5636B-85	HB56D2	5636B-10	HB56D2	5636B-12	Unit	Note
Faranicei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Om	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190	_	220	_	ns	
RAS Precharge Time	t _{RP}	70		80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12		15	_	15	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0		0	_	ns	
Column Address Hold Time	t _{CAH}	20	_	20	_	25	_	ns	
Column Address Hold Time to RAS	t _{AR}	60		75		90		ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	45	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	85	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	8	_	8	_	8	ns	15

• Read Cycle

Parameter	Cumbal	HB56D2:	5636B-85	HB56D2	5636B-10	HB56D2:	5636B-12	Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	
Access Time from RAS	t _{RAC}	_	85		100		120	ns	2, 3
Access Time from CAS	t _{CAC}		25		25	_	30	ns	3, 4
Access Time from Address	t _{AA}	_	40	_	45		55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0		0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10		10	-	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40		45		55	_	ns	
Output Buffer Turn-Off Time	t _{OFF}	0	20	0	25	0	30	ns	6

• Refresh Cycle

Parameter	Combal	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Om	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20		20	_	25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	15	_	15		15		ns	

• Write Cycle

Parameter	Symbol	HB56D25636B-85		HB56D2	HB56D25636B-10		HB56D25636B-12		Note
Parameter	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Write Command Setup Time	t _{WCS}	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	20	_	25	_	30	_	ns	
Write Command Hold Time to RAS	t _{WCR}	65	_	80	_	95	_	ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25		ns	
Data-In Setup Time	t _{DS}	0	_	0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	20	_	20	_	25	_	ns	11
Data-In Hold Time to RAS	t _{DHR}	60		75		90		ns	

Fast Page Mode Cycle

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont	Note
Fast Page Mode Cycle Time	t _{PC}	55		55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	_	50	_	50		60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	50	_	50	_	60	_	ns	


NOTES:

- 1. AC measurements assume $t_T = 5ns$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.), $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.), $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference
 point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. Early write cycle only (twcs ≥ twcs (min.)).
- 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle.
- 12. An initial pause of 100μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh).
- 13. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}
- 15. t_{REF} defines is 512 refresh cycles.




TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle



: Don't care

• Fast Page Mode Early Write Cycle



HB56D51236B-85/10/12

524,288-Word × 36-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56D51236B is a 512K × 36 dynamic RAM module, mounted 16 pieces of 1Mbit DRAM (HM514256JP) sealed in SOJ package and 8 pieces of 256Kbit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB56D51236B is 72-pin single inline package. Therefore, the HB56D51236B makes high density mounting possible without surface mount technology. The HB56D51236B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ and PLCC but only on the one side of its module board.

■ FEATURES


1.27mm
20ns (max.)
36W (max.)
2mW (max.)
, ,

- 512 Refresh Cycle
- 2 Variations of Refresh RAS Only Refresh CAS Before RAS Refresh
- TTL Compatible

■ ORDERING INFORMATION

Part No.	Access Time	Package
HB56D51236B-85 HB56D51236B-10 HB56D51236B-12	85ns 100ns 120ns	72 pin SIP Socket Type

■ PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	37	DQ ₁₇
2	DQ_0	38	DQ ₃₅
3	DQ ₁₈	39	V _{SS}
4	DQ ₁	40	CAS0
5	DQ ₁₉	41	CAS2
6	DQ_2	42	CAS3
7	DQ ₂₀	43	CAS1
8	DQ_3	44	RAS0
9	DQ ₂₁	45	RAS1
10	v _{cc}	46	NC
11	NC	47	WE
12	A ₀	48	NC
13	A ₁	49	DQ ₉
14	A ₂	50	DQ ₂₇
15	A ₃	51	DQ ₁₀
16	A ₄	52	DQ ₂₈
17	A ₅	53	DQ ₁₁
18	A ₆	54	DQ ₂₉
19	NC	55	DQ ₁₂
20	DQ_4	56	DQ ₃₀
21	DQ ₂₂	57	DQ ₁₃
22	DQ ₅	58	DQ ₃₁
23	DQ ₂₃	59	v _{cc}
24	DQ ₆	60	DQ ₃₂
25	DQ ₂₄	61	DQ ₁₄
26	DQ_7	62	DQ ₃₃
27	DQ ₂₅	63	DQ ₁₅
28	A ₇	64	DQ ₃₄
29	NC	65	DQ ₁₆
30	v _{cc}	66	NC
31	A ₈	67	PD ₁
32	NC	68	PD_2
33	RAS3	69	PD ₃
34	RAS2	70	PD ₄
35	DQ ₂₆	71	NC
36	DQ ₈	72	V _{SS}
			

■ PIN DESCRIPTION

Pin Name	Function
$A_0 \sim A_8$	Address Input
A ₀ ~ A ₈	Refresh Address Input
$DQ_0 \sim DQ_{35}$	Data-In/Data-Out
CASO ~ CAS3	Column Address Strobe
RASO ~ RAS3	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+5V)
V _{SS}	Ground
$PD_1 \sim PD_4$	Presence Detect Pin
NC	Non-Connection

■ PRESENCE DETECT PIN ARRENGE

Pin No.	Pin Name	HB56D51236B						
PIII NO.	Pin Name	85ns	100ns	120ns				
67	PD ₁	NC	NC	NC				
68	PD ₂	V _{SS}	V _{SS}	V _{SS}				
69	PD ₃	NC	V _{SS}	NC				
70	PD_4	V _{SS}	V _{SS}	NC				

■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin (Input)		V _{IN}	-1.0 to +7.0	V
Relative to V _{SS}	(Output)	V _{OUT}	-1.0 to +7.0	V
Supply Voltage Relative to V	age Relative to V _{SS}		-1.0 to +7.0	V
Short Circuit Output Curren	Short Circuit Output Current		50	mA
Power Dissipation		P _T	12	W
Operating Temperature		T _{opr}	0 to +70	°C
Storage Temperature		T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	v_{cc}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4		5.5	V	1
Input Low Voltage	V _{IL}	-1.0	_	0.8	v	1

NOTE: 1. All voltage referenced to V_{SS}.

■ BLOCK DIAGRAM


*D0~D15 : HM514256JP


M0~M7: HM51256CP




@HITACHI


■ PHYSICAL OUTLINE





Detail A





\blacksquare DC ELECTRICAL CHARACTERISTICS (T_a = 0 to +70 °C, V_{CC} = 5V \pm 5%, V_{SS} = 0V)

				HB56D51236B						
Parameter	Symbol	l Test Conditions		35	-10		-12		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	I _{CC1}	$t_{RC} = Min.$	_	872	_	744	_	640	mA	1, 2
	1			48		48		48	mA	
	I _{CC2}	$\begin{array}{l} \underline{CMOS} \ Interface \ \overline{RAS}, \\ \overline{CAS} \geq V_{CC} - 0.2V \\ D_{OUT} = High-Z \end{array}$		24		24		24	mA	
RAS-Only Refresh Current	I _{CC3}	$t_{RC} = Min.$	_	872		744	_	640	mA	2
Standby Current	I _{CC5}	$ \begin{vmatrix} \overline{RAS} = V_{IH}, \\ \overline{CAS} = V_{IL}, \\ D_{OUT} = Enable \end{vmatrix} $		128	_	128	_	128	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	_	832	_	724		620	mA	
Page Mode Current	I _{CC7}	$t_{PC} = Min.$	_	828	_	744	_	640	mA	1, 3
Input Leakage Current	I _{LI}	$0V \le V_{IN} \le 7V$	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	$0V \le V_{OUT} \le 7V,$ $D_{OUT} = Disable$	-10	10	-10	10	-10	10	μА	
Output High Voltage	V _{OH}	High $I_{OUT} = -5 \text{ mA}$	2.4	V _{CC}	2.4	V _{CC}	2.4	V_{CC}	V	
Output Low Voltage	V _{OL}	Low $I_{OUT} = 4.2 \text{mA}$	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. Ico

- 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
- 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

EXECUTANCE $(T_a = 25^{\circ}C, V_{CC} = 5V \pm 5\%)$

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	161	pF	1
Input Capacitance (WE)	C _{I2}	_	193	pF	1
Input Capacitance (RAS, CAS)	C _{I3}	_	62	pF	1
Output Capacitance (DQ ₀ -DQ ₇ , DQ ₉ -DQ ₁₆ , DQ ₁₈ -DQ ₂₅ , DQ ₂₇ -DQ ₃₄)	C _{I/O1}	_	29	pF	1, 2
Output Capacitance (DQ ₈ , DQ ₁₇ , DQ ₂₆ , DQ ₃₅)	C _{I/O2}	_	39	pF	1, 2

1. Capacitance measured with $2. \overline{CAS} = V_{IH}$ to disable D_{out} .

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

\blacksquare AC CHARACTERISTICS (T_a = 0 to 70°C, V_{CC} = 5V \pm 5%, V_{SS} = 0V) $^{(1),\,(12)}$

• Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol HB56D51236B-85 HB56D5123		1236B-10	-10 HB56D51236B-12		Unit	Note		
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190		220		ns	
RAS Precharge Time	t _{RP}	70	-	80		90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15	_	ns	
Column Address Setup Time	t _{ASC}	0	_	0		0		ns	
Column Address Hold Time	t _{CAH}	20	_	20	_	25	_	ns	
Column Address Hold Time to RAS	t _{AR}	60	_	75		90	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	45	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	85		100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10		ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}		8	_	8		8	ns	15

• Read Cycle

Parameter	Crimbal	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omt	Note
Access Time from RAS	t _{RAC}	_	85		100		120	ns	2, 3
Access Time from CAS	t _{CAC}	_	25		25		30	ns	3, 4
Access Time from Address	t _{AA}		40		45		55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	_	0		0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0		ns	
Read Command Hold Time to RAS	t _{RRH}	10		10	_	10		ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55	_	ns	
Output Buffer Turn-Off Time	t _{OFF}	0	20	0	25	0	30	ns	6

• Write Cycle

Downston	Crumb al	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oint	Note
Write Command Setup Time	t _{WCS}	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	20	_	25		30	_	ns	
Write Command Hold Time to RAS	t _{WCR}	65	_	80	_	95	_	ns	
Write Command Pulse Width	t _{WP}	15		20		25	_	ns	
Data-In Setup Time	t _{DS}	0		0	_	0	_	ns	11
Data-In Hold Time	t _{DH}	20	_	20	_	25		ns	11
Data-In Hold Time to RAS	t _{DHR}	60		75		90	_	ns	

• Refresh Cycle

Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	15	_	15	_	15	_	ns	

• Fast Page Mode Cycle


Demonster	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		TI-:A	Note
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55		65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	50	_	50	_	60	_	ns	

NOTES:


- 1. AC measurements assume $t_T = 5ns$.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max.) and $t_{RAD} \le t_{RAD}$ (max.). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max.), $t_{RAD} \le t_{RAD}$ (max.).
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max.), $t_{RAD} \ge t_{RAD}$ (max.).
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 8. Operation with the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RCD} (max.) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met, t_{RAD} (max.) is specified as a reference
 point only, if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
- 10. Early write cycle only (twcs ≥ twcs (min.)).
- 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
- 12. An initial pause of 100µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh).
- 13. t_{RASC} defines RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}
- 15. t_{REF} defines is 512 refresh cycles.

TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




ullet CAS Before \overline{RAS} Refresh Cycle



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



HB56A48A/AT/B-8/10/12 8-Bit DRAM

4,194,304-Word \times 8-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A48 is a 4M × 8 dynamic RAM module, mounted eight 4Mbit DRAM (HM514100JP) sealed in SOJ package. An outline of the HB56A48 is 30-pin single in-line package having Lead types (HB56A48A, HB56A48AT), Socket type (HB56A48B). Therefore, the HB56A48 makes high density mounting possible without surface mount technology. The HB56A48 provides common data inputs and outputs. Its module board has decoupling capacitors beneath each SOJ.

■ FEATURES

	0-pin single in-line package -Lead pitch2.54mm
•	ingle 5V (± 10%) supply
	igh Speed ccess time80ns/100ns/120ns (max.)
•	ow power dissipation

- —Active mode
 .3.96W/3.52W/3.08W (max.)

 —Standby mode
 .88mW (max.)
- Fast page mode capability
 1.024 refresh cycle/16ms
- 3 variations of refresh


 —RAS only refresh
- —RAS only refresh

 —CAS before RAS refresh
- Hidden refreshTTL compatible

ORDERING INFORMATION

	Package					
Access Time	30-pin SIP	30-pin SIP Low Profile	30-pin SIP			
	Lead Type	Lead Type	Socket Type			
80ns	HB56A48A-8	HB56A48AT-8	HB56A48B-8			
100ns	HB56A48A-10	HB56A48AT-10	HB56A48B-10			
120ns	HB56A48A-12	HB56A48AT-12	HB56A48B-12			

PIN OUT




Pın No	Pın Name	Pın No.	Pın Name
1	v _{cc}	16	DQ ₄
2	CAS	17	A ₈
3	DQ_0	18	A ₉
4	A ₀	19	A ₁₀
5	Aı	20	DQ ₅
6	DQ1	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ ₃	28	NC
14	A ₆	29	NC
15	A ₇	30	v _{cc}

■ PIN DESCRIPTION


Pin Name	Function	
A ₀ ~A ₁₀	Address Input	
A ₀ ~ A ₉	Refresh Address Input	
RAS	Row Address Strobe	
CAS	Column Address Strobe	
WE	Read/Write Enable	
DQ ₀ ~DQ ₇	Data-ın/Data-out	
v _{cc}	Power Supply (+5V)	
V _{SS}	Ground	
NC	Non-connection	

■ BLOCK DIAGRAM




PHYSICAL OUTLINE


• HB56A48A Series



• HB56A48AT Series



• HB56A48B Series



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	V _T	-1 0 to +7.0	v
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +70	v
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	8	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур.	Max.	Unit	Note
Cumply Voltage	V _{SS}	0	0	0	v	
Supply Voltage	v _{cc}	4.5	5.0	5 5	v	1
Input High Voltage	V _{IH}	2.4	_	5.5	v	1
Input Low Voltage	V _{IL}	-1.0		0.8	v	1

NOTE: I All voltage referenced to V_{SS}

• DC Electrical Characteristics ($T_A = 0$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

		HB56A48	A/AT/B-8	HB56A48	A/AT/B-10	HB56A48	A/AT/B-12	•	T . C . V	T., .
Parameter	Symbol	Min	Max	Mın	Max	Min	Max	Unit	Test Condition	Note
Operating Current	I _{CC1}	_	720	_	640		560	mA	t _{RC} = min	1, 2
Standby Courant		_	16	_	16	_	16	mA	$\begin{aligned} & \frac{TTL \text{ Interface}}{RAS}, \overline{CAS} = V_{IH} \\ & D_{out} = High-Z \end{aligned}$	
Standby Current	I _{CC2}	_	8		8	_	8	mA	$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS}},\\ \overline{CAS} \geq V_{CC} - 0.2V\\ D_{out} = High-Z \end{array}$	
RAS Only Refresh Current	I _{CC3}	_	720	_	640	_	560	mA	t _{RC} = min	2
Standby Current	I _{CC5}		40	_	40	_	40	mA		1
CAS Before RAS Refresh Current	I _{CC6}	_	720	_	640	_	560	mA	t _{RC} = min	
Page Mode Current	I _{CC7}	_	720	_	640		560	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μА	$0V \le V_{IN} \le 7V$	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μА	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = D_{ISable} \end{array}$	
Output High Voltage	V _{OH}	2 4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	v	High I _{out} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	v	Low I _{out} = 4.2mA	

 $\textbf{NOTE:} \hspace{0.5cm} \textbf{1} \hspace{0.2cm} \textbf{I}_{CC} \hspace{0.2cm} \textbf{depends on output load condition when the device is selected, } \hspace{0.2cm} \textbf{I}_{CC} \hspace{0.2cm} \textbf{max} \hspace{0.2cm} \textbf{is specified at the output open condition}$

2 Address can be changed less than three times while $\overline{RAS} = V_{IL}$

3 Address can be changed once or less $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max	Unit	Note
Input Capacitance (Address)	C _{II}	_	65	pF	1
Input Capacitance (Clock)	C _{I2}	_	81	pF	1
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/O}	_	30	pF	1, 2

NOTE: 1 Capacitance measured with Boonton Meter or effective capacitance measuring method

• AC Characteristics (T $_A$ = 0 to 70°C, V $_{CC}$ = 5V $\,\pm\,$ 10%, V $_{SS}$ = 0V) I, 12, 15

• Read, Write and Refresh Cycle (Common Parameters)

Parameter	Comb al	HB56A48	BA/AT/B-8	HB56A48	A/AT/B-10	HB56A48	A/AT/B-12	Unit	Note
Parameter	Symbol	Mın	Max.	Mın	Max.	Mın	Max	Unit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190	_	220	_	ns	
RAS Precharge Time	t _{RP}	70	_	80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-up Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15		ns	
Column Address Set-up Time	t _{ASC}	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	16	_	16	_	16	ns	17

• Read Cycle

Demonstra	C1	HB56A48A/AT/B-8		HB56A48.	A/AT/B-10	HB56A48	A/AT/B-12	T.T	N
Parameter	Symbol	Mın.	Max.	Mın.	Max	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	80	_	100	_	120	ns	2, 3, 16
Access Time From CAS	t _{CAC}	_	25	_	25	_	30	ns	3, 4, 14
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5, 14, 16
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45	_	55		ns	
Output Buffer Turn-off Time	.toff	0	20	0	25	0	30	ns	6

² CAS = V_{IH} to disable D_{OUT}

• Write Cycle

Parameter	Symbol	HB56A48A/AT/B-8		HB56A48	A/AT/B-10	HB56A48.	A/AT/B-12	Unit	Note
Parameter	Symbol	Min.	Max	Mın.	Max.	Mın.	Max.	Unit	Note
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15		20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	15		20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	25		30	_	ns	
Write Command to CAS Lead Time	t _{CWL}	25		25	-	30	_	ns	
Data-ın Set-up Tıme	t _{DS}	0	_	0	_	0		ns	11
Data-in Hold Time	t _{DH}	15	_	20	_	25		ns	11

Refresh Cycle

Parameter	Symbol	HB56A48A/AT/B-8		HB56A48A/AT/B-10		HB56A48A/AT/B-12		Lines	Note
	Symbol	Min.	Max.	Min.	Max.	Mın.	Max.	Unit No	Note
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	_	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56A48A/AT/B-8		HB56A48A/AT/B-10		HB56A48A/AT/B-12		Unit	Note
		Mın.	Max.	Mın.	Max	Mın.	Max.] 01111	Note
Fast Page Mode Cycle Time	t _{PC}	55	-	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000	_	100000	_	100000	ns	13
Access Time From CAS Precharge	t _{ACP}		50	_	50	_	60	ns	14, 16
RAS Hold Time From CAS Precharge	t _{RHCP}	50		50	_	60	_	ns	

Test Mode Cycle

Parameter S	Symbol	HB56A48A/AT/B-8		HB56A48A/AT/B-10		HB56A48A/AT/B-12		Unit	Note
		Mın.	Max.	Min.	Max.	Mın.	Max.	Unit	note
Test Mode WE Set-up Time	t _{WS}	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	t _{wH}	20		20	_	20	_	ns	

NOTES:


- 1 AC measurements assume t_T = 5ns
- 2 Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max)
- 5 Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max)
- 6 toFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 7 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals Also, transition times are measured between V_{IH} and V_{IL}
- 8 Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- 9 Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}
- 10 Early write cycle only ($t_{WCS} \ge t_{WCS}$ (min))

- 11 These parameters are referenced to \overline{CAS} leading edge in an early write cycle
- 12 An initial pause of 100_B, is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh)
- 13 t_{RASC} defines RAS pulse width in fast page mode cycles
- 14 Access time is determined by the longer of tAA or tCAC or tACP
- 15 Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RAI0, CAI0 and CA0. This test mode operation can be performed by WE and CA5 before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
- 16 In a test mode read cycle, the value of t_{RAC}, t_{AA} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 17 tree defines is 1,024 refresh cycles




■ TIMING WAVEFORM


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle




• Hidden Refresh Cycle




• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle



• Test Mode Cycle




• Test Mode Set Cycle




■ TEST MODE RESET CYCLE

• CAS Before RAS Refresh Cycle



• RAS Only Refresh Cycle



2 Refresh Address A0-A9 (AX0-AX9)



HB56A49A/AT/B-8/10/12 9-Bit DRAM

4,194,304-Word \times 9 Bit High Density Dynamic RAM Module

■ DESCRIPTION


The HB56A49 is a 4M × 9 dynamic RAM module, mounted nine 4Mbit DRAM (HM514100JP) sealed in SOJ package. An outline of the HB56A49 is 30-pin single in-line package having Lead types (HB56A49A, HB56A49AT), Socket type (HB56A49B). Therefore, the HB56A49 makes high density mounting possible without surface mount technology. The HB56A49 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.

■ FEATURES

- —Active mode
 .4455mW/3960mW/3465mW (max.)

 —Standby mode
 .99mW (max.)
- Fast page mode capability
- 1,024 refresh cycle/16ms
- 3 variations of refresh
 —RAS only refresh
 —CAS before RAS refresh
 —Hidden refresh
- TTL compatible

PIN OUT



Pin No.	Pin Name	Pın No.	Pın Name
1	v _{cc}	16	DQ ₄
2	CAS	17	A ₈
3	DQ_0	18	A ₉
4	A ₀	19	A ₁₀
5	A ₁	20	DQ ₅
6	DQi	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ_2	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	RAS
13	DQ_3	28	PCAS
14	A ₆	29	PD
15	A ₇	30	V _{CC}


■ ORDERING INFORMATION

		Package	
Access Time	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Socket Type
80ns	HB56A49A-8	HB56A49AT-8	HB56A49B-8
100ns	HB56A49A-10	HB56A49AT-10	HB56A49B-10
120ns	HB56A49A-12	HB56A49AT-12	HB56A49B-12

■ PIN DESCRIPTION


Function
Address Input
Refresh Address Input
Row Address Strobe
Column Address Strobe
Read/Write Enable
Data-ın/Data-out
Parity Data-in
Parity Data-out
Power Supply (+5V)
Ground
Non-connection

■ BLOCK DIAGRAM




■ PHYSICAL OUTLINE


• HB56A49A Series



• HB56A49AT Series



• HB56A49B Series



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	v
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	v
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	9	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Summly Valtage	V _{SS}	0	0	0	v	
Supply Voltage	v _{cc}	4.5	5.0	5.5	v	1
Input High Voltage	V _{IH}	2.4	_	5.5	v	1
Input Low Voltage	V _{IL}	-1.0	_	0.8	v	1

NOTE: 1 All-voltage referenced to V_{SS}

• DC Electrical Characteristics ($T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Domonoston	Combal	HB56A49	A/AT/B-8	HB56A49	A/AT/B-10	HB56A49.	A/AT/B-12	Unit	Test Condition	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	lest Condition	Note
Operating Current	I _{CC1}		810	_	720	_	630	mA	t _{RC} = min	1, 2
Standby Current	1	_	18	_	18	_	18	mA	$\begin{array}{l} \underline{TTL} \ Interface \\ \overline{RAS}, \ \overline{CAS} = V_{IH} \\ D_{out} = H_{Igh} - Z \end{array}$	
Standby Current	I _{CC2}	_	9	_	9	_	9	mA	$\begin{array}{l} \textbf{CMOS Interface } \overline{\textbf{RAS}}, \\ \overline{\textbf{CAS}} \geq \textbf{V}_{CC} - 0.2 \textbf{V} \\ \textbf{D}_{out} = \textbf{High-Z} \end{array}$	
RAS Only Refresh Current	I _{CC3}		810	_	720		630	mA	t _{RC} = min	2
Standby Current	l _{CC5}		45	_	45	_	45	mA		1
CAS Before RAS Refresh Current	I _{CC6}	_	810	_	720	_	630	mA	t _{RC} = min	
Page Mode Current	I _{CC7}	_	810	_	720		630	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μА	$0V \le V_{IN} \le 7V$	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μΑ	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	v	High I _{out} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	v	Low I _{out} = 4.2mA	

NOTE: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition

- 2 Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
- 3 Address can be changed once or less $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Тур.	Max.	Unit	Note
Input Capacitance (Address)	C _{II}	_	70	pF	1
Input Capacitance (Clock)	C _{I2}	_	88	pF	1
Input/Output Capacitance (DQ ₀ -DQ ₇)	C _{I/0}		30	pF	1, 2
Input Capacitance (PD)	C _{I3}	_	20	pF	1
Output Capacitance (PQ)	Co	_	20	pF	1, 2

NOTE: 1 Capacitance measured with Boonton Meter or effective capacitance measuring method

2 CAS = VIH to disable DOUT

• AC Characteristics ($T_A = 0$ to $70^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) 1, 12, 15

• Read, Write and Refresh Cycle (Common Parameters)

P	6 1 1	HB56A49	A/AT/B-8	HB56A49	A/AT/B-10	HB56A49	A/AT/B-12		
Parameter	Symbol	Mın.	Max.	Mın.	Max	Mın.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190		220		ns	
RAS Precharge Time	t _{RP}	70	_	80	_	90		ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-up Time	t _{ASR}	0	_	0		0		ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15		ns	
Column Address Set-up Time	t _{ASC}	0	_	0	_	0		ns	
Column Address Hold Time	t _{CAH}	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	-	30		ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120		ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	16	_	16	_	16	ns	17

• Read Cycle

Demonstration	C	HB56A49A/AT/B-8		HB56A49	A/AT/B-10	HB56A49	A/AT/B-12	Unit	Note
Parameter	Symbol	Mın.	Max.	Mın.	Max	Mın	Max.	Unit	Note
Access Time From RAS	t _{RAC}		80		100	-	120	ns	2, 3, 16
Access Time From CAS	t _{CAC}	_	25	_	25		30	ns	3, 4, 14
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5, 14, 16
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0		0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10		10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45		55	_	ns	
Output Buffer Turn-off Time	t _{OFF}	0	20	0	25	0	30	ns	6

Write Cycle

Parameter	Symbol	HB56A49A/AT/B-8		HB56A49	A/AT/B-10	HB56A49	A/AT/B-12	Unit	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ont	Note
Write Command Set-up Time	t _{WCS}	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	20	_	25	_	ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t _{CWL}	25	_	25	_	30	_	ns	
Data-in Set-up Time	t _{DS}	0		0		0		ns	11
Data-in Hold Time	t _{DH}	15		20	-	25		ns	11

Refresh Cycle

Parameter	Symbol	HB56A49		HB56A49.	B56A49A/AT/B-10		HB56A49A/AT/B-12		Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max	Unit	Note
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20		25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	_	10	_	10	-	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56A49A/AT/B-8		HB56A49A/AT/B-10		HB56A49A/AT/B-12		Unit	Note
Parameter	Symbol	Min.	Max.	Mın.	Max.	Mın.	Max.	Omt	Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55		65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	15		ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	_	100000		100000		100000	ns	13
Access Time From CAS Precharge	t _{ACP}		50	_	50		60	ns	14, 16
RAS Hold Time From CAS Precharge	t _{RHCP}	50		50	_	60	_	ns	

Test Mode Cycle

Domonoston	Sumbal	HB56A49	A/AT/B-8	HB56A49.	A/AT/B-10	HB56A49.	A/AT/B-12	Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Mın.	Max.	Onn	Note
Test Mode WE Set-up Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	twH	20		20	_	20		ns	

NOTES:


- 1 AC measurements assume tr = 5ns
- 2 Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max)
- 5 Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max)
- 6 topf (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 7 VIH (min) and VIL (max) are reference levels for measuring timing of input signals Also, transition times are measured between VIH and VIL
- 8 Operation with the tpcn (max) limit insures that tpac (max) can be met, tpcn (max) is specified as a reference point only, if tRCD is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{CAC}
- 9 Operation with the tRAD (max) limit insures that tRAC (max) can be met, tRAD (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}
- 10 Early write cycle only (twcs ≥ twcs (min))

- 11 These parameters are referenced to CAS leading edge in an early write cycle
- 12 An initial pause of 100µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh)
- 13 tRASC defines RAS pulse width in fast page mode cycles
- 14 Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}
- 15 Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles When the state of eight test bits accord each other, the condition of the output data is high level. When the state of eight test bits do not accord, the condition of the output data is low level. Data output pin is <u>Dout</u> and data input pin is <u>Din In</u> order to end this test mode operation, perform a <u>RAS</u> only refresh cycle or a CAS before RAS refresh cycle
- 16 In a test mode read cycle, the value of t_{RAC} , t_{AA} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 17 tree defines is 1.024 refresh cycles




■ TIMING WAVEFORM


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle









• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle




• Test Mode Cycle




• Test Mode Set Cycle



■ TEST MODE RESET CYCLE



• RAS Only Refresh Cycle



1 Don't care

2 Refresh Address : A0-A9

(AXO-AX9)

HB56D136B-8/10/12 36-Bit DRAM

1,048,576-Word \times 36-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56D136B is a 1M \times 36 dynamic RAM module, mounted 8 pieces of 4Mbit DRAM (HM514400JP) sealed in SOJ package and 4 pieces of 1Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56D136B is 72-pin single in-line package. Therefore, the HB56D136B makes high density mounting possible without surface mount technology. The HB56D136B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

■ FEATURES

- Single 5V (± 5%) supply
- High Speed
 Access time........................80ns/100ns/120ns (max.)

- 1,024 refresh cycle/16ms
- 2 variations of refresh
 - -RAS only refresh
 - -CAS before RAS refresh
- TTL compatible


ORDERING INFORMATION

Part No.	Access Time	Package
HB56D136B-8	80ns	
HB56D136B-10	100ns	72-pin SIP Socket Type
HB56D136B-12	120ns	

■ PRESENCE DETECT PIN OUT

Pın No.	Den Nome	HB56D136B							
PIN NO.	Pin Name	80ns	100ns	120ns					
67	PD ₁	V _{SS}	V _{SS}	V _{SS}					
68	PD ₂	V _{SS}	V _{SS}	V _{SS}					
69	PD ₃	NC	V _{SS}	NC					
70	PD ₄	V _{SS}	V _{SS}	NC					

PIN OUT




Pın No	Pın Name	Pın No	Pin Name	Pın No	Pın Name	Pın No	Pin Name
l	V _{SS}	19	NC	37	DQ ₁₇	55	DQ ₁₂
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₃₀
3	DQ ₁₈	21	DQ ₂₂	39	V _{SS}	57	DQ ₁₃
4	DQ	22	DQ ₅	40	CAS ₀	58	DQ ₃₁
5	DQ ₁₉	23	DQ ₂₃	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS;	60	DQ ₃₂
7	DQ ₂₀	25	DQ ₂₄	43	CAS ₁	61	DQ ₁₄
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₃
9	DQ ₂₁	27	DQ ₂₅	45	NC	63	DQ ₁₅
10	v _{cc}	28	A ₇	46	NC	64	DQ ₃₄
11	NC	29	NC	47	WE	65	DQ ₁₆
12	A ₀	30	v _{cc}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₉	67	PD1
14	A ₂	32	A9	50	DQ ₂₇	68	PD ₂
15	A3	33	NC	51	DQ ₁₀	69	PD3
16	A ₄	34	RAS ₂	52	DQ ₂₈	70	PD ₄
17	A ₅	35	DQ ₂₆	53	DQ _{II}	71	NC
18	A ₆	36	DQ ₈	54	DQ ₂₉	72	V _{SS}


■ PIN DESCRIPTION

Pın Name	Function
A ₀ ~ A ₉	Address Input
A ₀ ~ A ₉	Refresh Address Input
$DQ_0 \sim DQ_{35}$	Data-ın/Data-out
$\overline{\text{CAS}}_0 \sim \overline{\text{CAS}}_3$	Column Address Strobe
\overline{RAS}_0 , \overline{RAS}_2	Row Address Strobe
WE	Read/Write Enable
v _{cc}	Power Supply (+5V)
V _{ss}	Ground
PD ₁ ~ PD ₄	Presence Detect Pin
NC	Non-connection

■ BLOCK DIAGRAM



■ PHYSICAL OUTLINE



■ ABSOLUTE MAXIMUM RATINGS

Paramete	r	Symbol	Value	Unit
Voltage on any Pin	(Input)	V _{IN}	-1.0 to +7.0	v
Relative to V _{SS}	(Output)	V _{OUT}	-1.0 to +7.0	v
Supply Voltage Rela	tive to V _{SS}	v _{cc}	-1.0 to $+7.0$	v
Short Circuit Outpu	t Current	I _{out}	50	mA
Power Dissipation		P _T	12	w
Operating Temperat	ure	T _{opr}	0 to +70	°C
Storage Temperature		T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Mın.	Тур.	Max.	Unit	Note
Cumply Voltage	V _{SS}	0	0	0	v	
Supply Voltage	v _{cc}	4.75	5.0	5.25	v	1
Input High Voltage	V _{IH}	2.4	_	5.5	v	1
Input Low Voltage	V _{IL}	-1.0	_	0.8	. v	1

NOTE: 1 All voltage referenced to VSS

• DC Electrical Characteristics ($T_A = 0 \text{ to } +70 ^{\circ}\text{C}, \ V_{CC} = 5 \text{V } \pm 5 \%, \ V_{SS} = 0 \text{V})$

D	C	HB56D	136B-8	HB56D	136B-10	HB56D	136B-12	T 1 - 14	T C Pri	N
Parameter	Symbol	Mın	Max	Mın	Max	Mın	Max	Unit	Test Condition	Note
Operating Current	I _{CC1}	_	1000	_	880	_	760	mA	t _{RC} = min	1, 2
Standby Current	7		24	_	24	_	24	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
Standoy Current	I _{CC2}	_	12		12		12	mA	$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS}},\\ \overline{CAS} \geq V_{CC} - 0.2V\\ D_{out} = High-Z \end{array}$	
RAS Only Refresh Current	I _{CC3}	_	960	_	. 840	_	740	mA	t _{RC} = min '	2
Standby Current	I _{CC5}		60	_	60		60	mA		1
CAS Before RAS Refresh Current	I _{CC6}	-	960	_	840	-	720	mA	t _{RC} = min	
Page Mode Current	I _{CC7}	_	920	_	840	_	720	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μΑ	$0V \le V_{IN} \le 7V$	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μΑ	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	v _{cc}	V	High I _{out} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0 4	V	Low I _{out} = 4.2mA	

 $\textbf{NOTE:} \hspace{0.5cm} \textbf{I} \hspace{0.2cm} \textbf{I}_{CC} \hspace{0.2cm} \textbf{depends on output load condition when the device is selected, } \textbf{I}_{CC} \hspace{0.2cm} \textbf{max is specified at the output open condition}$

² Address can be changed less than three times while $\overline{RAS} = V_{IL}$

³ Address can be changed once or less $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	88	pF	1
Input Capacitance (WE)	C ₁₂	_	104	pF	1
Input Capacitance (RAS)	C _{I3}		57	pF	1
Input Capacitance (CAS)	C _{I4}	_	36	pF	1
Output Capacitance (DQ ₀ -DQ ₇ , DQ ₉ -DQ ₁₆ , DQ ₁₈ -DQ ₂₅ , DQ ₂₇ -DQ ₃₄)	C _{I/01}	_	17	pF	1, 2
Output Capacitance (DQ ₈ , DQ ₁₇ , DQ ₂₆ , DQ ₃₅)	C _{I/02}	_	22	pF	1, 2

\bullet AC Characteristics (T_A = 0 to 70°C, V_{CC} = 5V \pm 5%, V_{SS} = 0V) $^{1,\ 12}$

• Read, Write and Refresh Cycle (Common Parameters)

D	C	HB56D	136B-8	HB56D	136B-10	HB56D	136B-12		N
Parameter	Symbol	Min.	Max.	Mın.	Max.	Mın.	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190	_	220	_	ns	
RAS Precharge Time	t _{RP}	70		80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-up Time	t _{ASR}	0		0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12		15	_	15	_	ns	
Column Address Set-up Time	t _{ASC}	0	_	0	_	0		ns	
Column Address Hold Time	t _{CAH}	20	_	20	_	25		ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	45	20	55	20	65	ns `	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	16	_	16		16	ns	15

NOTE: 1 Capacitance measured with Boonton Meter or effective capacitance measuring method

² $\overline{CAS} = V_{IH}$ to disable D_{OUT}

• Read Cycle

Parameter	Sumb at	HB56D	136B-8	HB56D	136B-10	HB56D	136B-12	Unit	Note
Parameter	Symbol	Mın.	Max.	Min.	Max.	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	80	_	100	_	120	ns	2, 3
Access Time From CAS	t _{CAC}	_	25	_	25	_	30	ns	3, 4
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	-	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t _{RRH}	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45		55	_	ns	
Output Buffer Turn-off Time	t _{OFF}	0	20	0	25	0	30	ns	6

• Write Cycle

Parameter	Combal	HB56D	136B-8	HB56D136B-10		HB56D	136B-12	Unit	Note	
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note	
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	10	
Write Command Hold Time	twch	20	_	25	_	30	_	ns		
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns		
Data-in Set-up Time	t _{DS}	0		0	_	0	_	ns	11	
Data-in Hold Time	t _{DH}	20	_	20	_	25	_	ns	11	

• Refresh Cycle

Parameter	Symbol	НВ56Г	HB56D136B-8		HB56D136B-10		136B-12	Unit	Note
raiametei	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Onn	Note
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	15	_	15	_	15	_	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omi	14010
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time From CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	14
RAS Hold Time From CAS Precharge	t _{RHCP}	50		50	_	60	_	ns	


NOTES:

- 1 AC measurements assume t_T = 5ns
- 2 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max)
- 5 Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max)
- 6 topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- $7~V_{IH}$ (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}
- 8 Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- 9 Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}
- 10 Early write cycle only (twcs ≥ twcs (min))
- 11 These parameters are referenced to \overline{CAS} leading edge in an early write cycle
- 12 An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh)
- 13 tRASC defines RAS pulse width in fast page mode cycles
- 14 Access time is determined by the longer of tAA or tCAC or tACP
- 15 tREF defines is 1,024 refresh cycles




■ TIMING WAVEFORM


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



HB56D236B-8/10/12

2,097,152-Word × 36-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56D236B is a 2M × 36 dynamic RAM module, mounted 16 pieces of 4Mbit DRAM (HM514400JP) sealed in SOJ package and 8 pieces of 1Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56D236B is 72-pin single in-line package. Therefore, the HB56D236B makes high density mounting possible without surface mount technology. The HB56D236B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the side of its module board.

■ FEATURES

•	72-pin single in-line package	
	—Lead pitch	.27mm

- Single 5V (± 5%) supply
- · High Speed
- · Low power dissipation
 - —Active mode
 5.57W/4.94W/4.31W (max.)

 —Standby mode
 .252mW (max.)
- · Fast page mode capability
- 1,024 refresh cycle/16ms
- · 2 variations of refresh
- —RAS only refresh
- —CAS before RAS refresh
 TTL compatible


■ ORDERING INFORMATION

Part No	Access Time	Package
HB56D236B-8	80ns	
HB56D236B-10	100ns	72-pin SIP Socket Type
HB56D236B-12	120ns	

■ PRESENCE DETECT PIN OUT

Pin No.	Pin Name	HB56D236B						
riii No.	riii Naille	80ns	100ns	120ns				
67	PD ₁	NC	NC	NC				
68	PD ₂	NC	NC	NC				
69	PD ₃	NC	V _{SS}	NC				
70	PD ₄	V _{SS}	V _{SS}	NC				

PIN OUT





Pın No.	Pın Name	Pin No.	Pin Name	Pin No	Pın Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	DQ ₁₇	55	DQ ₁₂
2	DQ0	20	DQ ₄	38	DQ ₃₅	56	DQ ₃₀
3	DQ ₁₈	21	DQ ₂₂	39	V _{SS}	57	DQ ₁₃
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₃₁
5	DQ ₁₉	23	DQ ₂₃	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₃₂
7	DQ ₂₀	25	DQ ₂₄	43	CAS ₁	61	DQ ₁₄
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₃
9	DQ ₂₁	27	DQ ₂₅	45	RAS ₁	63	DQ ₁₅
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₄
11	NC	29	NC	47	WE	65	. DQ ₁₆
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₉	67	PD ₁
14	A ₂	32	A ₉	50	DQ ₂₇	68	PD ₂
15	A ₃	33	RAS ₃	51	DQ ₁₀	69	PD ₃
16	A ₄	34	RAS ₂	52	DQ ₂₈	70	PD ₄
17	A ₅	35	DQ ₂₆	53	DQ ₁₁	71	NC
18	A ₆	36	DQ ₈	54	DQ ₂₉	72	V _{SS}

■ PIN DESCRIPTION

Function
Address Input
Refresh Address Input
Data-in/Data-out
Column Address Strobe
Row Address Strobe
Read/Write Enable
Power Supply (+5V)
Ground
Presence Detect Pin
Non-connection

■ BLOCK DIAGRAM





M ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on any Pin	(Input)	. V _{IN}	-1.0 to +7.0	v
Relative to V _{SS}	(Output)	V _{OUT}	-1.0 to +7.0	v
Supply Voltage relati	v _{cc}	-1.0 to +7.0	v	
Short circuit output	current	I _{out}	I _{out} 50	
Power dissipation		P _T	12	w
Operating temperatu	Topr	0 to +70	°C	
Storage temperature	V _{stg}	-55 to +125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
C.,l., V-14	V _{SS}	0	0	0	v	
Supply Voltage	v _{cc}	4.75	5.0	5.25	v	1
Input High Voltage	V _{IH}	2.4	-	5.5	v	1
Input Low Voltage	V _{IL}	-1.0	_	0.8	v	1

NOTE: 1 All voltage referenced to VSS

• DC Electrical Characteristics (T_A = 0 to +70 °C, V_{CC} = 5V \pm 5%, V_{SS} = 0V)

Parameter	0 1	HB56E	236B-8	HB56D	236B-10	HB56D	236B-12	Unit	Test Condition	Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Omt	lest Condition	Note
Operating Current	I _{CC1}	_	1060	_	940	_	820	mA	t _{RC} = min	1, 2
Standby Correct	Ţ		48	_	48	_	48	mA	$\begin{aligned} & \underbrace{TTL \ Interface}_{RAS}, \underbrace{CAS} &= V_{IH} \\ & D_{OUT} &= High-Z \end{aligned}$	
Standby Current	I _{CC2}	_	24	_	24	_	24	mA	$\begin{array}{l} \textbf{CMOS Interface } \overline{\textbf{RAS}}, \\ \overline{\textbf{CAS}} \geq \textbf{V}_{CC} - 0.2 \textbf{V} \\ \textbf{D}_{OUT} = \textbf{High-Z} \end{array}$	
RAS Only Refresh Current	I _{CC3}		1020	_	900	_	800	mA	t _{RC} = min	2
Standby Current	I _{CC5}	_	120	_	120	_	120	mA		1
CAS Before RAS Refresh Current	I _{CC6}	_	1020	_	900	-	780	mA	t _{RC} = min	
Page Mode Current	I _{CC7}	_	980	_	900	_	780	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μΑ	$0V \le V_{IN} \le 7V$	
Output Leakage Current			$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{OUT} = Disable \end{array}$							
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	v _{cc}	2.4	V _{CC}	V	High I _{OUT} = -5mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	v	Low I _{OUT} = 4.2mA	

 $\textbf{NOTE:} \hspace{0.5cm} \textbf{1.} \hspace{0.1cm} \textbf{I}_{CC} \hspace{0.1cm} \textbf{depends on output load condition when the device is selected, } \hspace{0.1cm} \textbf{I}_{CC} \hspace{0.1cm} \textbf{max} \hspace{0.1cm} \textbf{is specified at the output open condition}$

² Address can be changed less than three times while \overline{RAS} = $V_{IL}.\,$

³ Address can be changed once or less $\overline{CAS} = V_{IH}$

• Capacitance ($T_A = 25$ °C, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ.	Max.	Unit	Note
Input Capacitance (Address)	C _{I1}	_	161	pF	1
Input Capacitance (WE)	C ₁₂	_	193	pF	1
Input Capacitance (RAS, CAS)	C _{I3}	_	62	pF	1
Output Capacitance (DQ ₀₋₇ , DQ ₉₋₁₆ , DQ ₁₈₋₂₅ , DQ ₂₇₋₃₄)	C _{1/01}	_	29	pF	1, 2
Output (DQ _{8,17,26,35)}	C _{I/02}	_	39	pF	1, 2

NOTE: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method

• Read, Write and Refresh Cycle (Common Parameters)

		HB56D236B-8		HB56D236B-10		HB56D236B-8-12		77-14	Note
Parameter	Symbol	Mın.	Max.	Min.	Max.	Min	Max.	Unit	Note
Random Read or Write Cycle Time	t _{RC}	160	_	190	_	220	_	ns	
RAS Precharge Time	t _{RP}	70	_	80	_	90	_	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Set-up Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	12	_	15	_	15		ns	
Column Address Set-up Time	t _{ASC}	0	_	0	-	0	_	ns	
Column Address Hold Time	t _{CAH}	20	_	20		25	-	ns	
RAS to CAS Delay Time	t _{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	17	45	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	25	_	25	_	30	_	ns	
CAS Hold Time	t _{CSH}	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	_	16	_	16	_	16	ns	15

• Read Cycle

Donomoton	S	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
Parameter	Symbol	Min.	Max	Mın.	Max.	Min.	Max.	Unit	Note
Access Time From RAS	t _{RAC}	_	80	_	100	_	120	ns	2, 3
Access Time From CAS	t _{CAC}		25	_	25	_	30	ns	3, 4
Access Time From Address	t _{AA}	_	40	_	45	_	55	ns	3, 5
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0		ns	
Read Command Hold to RAS	t _{RRH}	10		10	_	10	_	ns	
Column Address to RAS Lead Time	t _{RAL}	40	_	45		55	_	ns	
Output Buffer Turn-off Time	t _{OFF}	0	20	0	25	0	30	ns	6

² CAS = VIH to disable DOUT

[•] AC Characteristics (T_A = 0 to 70 °C, V_{CC} = 5V \pm 5%, V_{SS} = 0V) ^{1, 12}

• Write Cycle

D	Symbol HB56D236	236B-8	236B-8 HB56D236B-10		HB56D236B-12		Unit	Note	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilt	Note
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	t _{WCH}	20	_	25	_	30	_	ns	
Write Command Pulse Width	t _{WP}	15	_	20	_	25	_	ns	
Data-in Set-up Time	t _{DS}	0	_	0	-	0		ns	11
Data-in Hold Time	t _{DH}	20	_	20	_	25	_	ns	11

• Refresh Cycle

Parameter	Country of	HB56I	D236B-8	HB56D	236B-10	HB56D	236B-12	TI-ia	Note
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
CAS Set-up Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	_	20	_	25		ns	
RAS Precharge to CAS Hold Time	t _{RPC}	15	_	15	_	15	_	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56D	236B-8	HB56D236B-10		10 HB56D236B-12 Unit Note	Note		
ratatiletei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.		Note
Fast Page Mode Cycle Time	t _{PC}	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	20	_	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time From CAS Precharge	t _{ACP}	_	50	_	50	_	60	ns	14
RAS Hold Time From CAS Precharge.	t _{RHCP}	50		50	_	60	_	ns	


NOTES:

- 1 AC measurements assume t_T = 5ns
- 2 Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max) If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the
- 3 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 4 Assumes that $t_{RCD} \ge t_{RCD}$ (max), and $t_{RAD} \le t_{RAD}$ (max)
- 5 Assumes that $t_{RCD} \le t_{RCD}$ (max), and $t_{RAD} \ge t_{RAD}$ (max).
- 6 tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 7 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals Also, transition times are measured between V_{IH} and V_{IL} .
- 8 Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}
- 9 Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}
- 10 Early write cycle only ($t_{WCS} \ge t_{WCS}$ (min))
- 11 These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle
- 12 An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh)
- 13 t_{RASC} defines RAS pulse width in fast page mode cycles
- 14 Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}
- 15 t_{REF} defines is 1,024 refresh cycles




■ TIMING WAVEFORM


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



Section 7 MOS Mask ROM

7



HN623257P, HN623257F


32768-word x 8-bit CMOS Mask Programmable Read Only Memory

The HN623257P/F is a 256-kbit CMOS mask-programmable ROM organized as 32768 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation.

Features

- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible
- Address Access Time: 150ns (Max.)
- Low Power Consumption: 100mW (typ.) active
 5μW (typ.) standby
- Byte-Wide Data Organization


Block Diagram




Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power Supply Voltage * 1	Vcc	-0.3 to +7.0	V
All Input or Output Voltage * 1	VT	-0.3 to Vcc+0.3	V
Operating Temperature Range	Topr	-20 to +75	°C
Storage Temperature Range	Tstg	−55 to ∓125	${}^{\mathbb{C}}$
Temperature Under Bias	Tbias	-20 to +85	°C

Note) *1 With respect to Vss



Pin Arrangement



Recommended Operating Conditions ($V_{SS} = 0V$, $Ta = -20 \text{ to } +75^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	ViH	2.2	_	Vcc+0.3	V
Input Voltage	VIL	-0.3		0.8	v

DC Electrical Characteristics (V_{CC} = 5V $\pm 10\%$, V_{SS} = 0V, Ta = -20 to +75°C)

Parame	ter	Symbol	min	max	Unit	Test Condition
S 1 C	Active	Icc		45	mA	V _{CC} =5.5V, I _{DOUT} =0mA,t _{RC} =min
Supply Current	Standby	IsB		30	μA	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$
Input Leakage Cu	rrent	ILI	_	10	μA	Vin=0 to 5.5V
Output Leakage C	Current	ILI	_	10	μA	$\overline{\text{CE}}$ = 2.2V, V _{OUT} = 0 to V _{CC}
O. 4 4 V - 14		Vон	2.4	_	V	$I_{OH} = -205\mu A$
Output Voltage		Vol		0.4	v	IoL=3.2mA

Capacitance ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $Ta = 25^{\circ}C$, Vin = 0V, f = 1 MHz)

Parameter	Symbol	min	max	Unit
Input Capacitance	Cin		10	pF
Output Capacitance	Cout		15	pF

Note) This parameter is sampled and not 100% tested

AC Electrical Characteristics

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = -20 \text{ to } +75^{\circ}C)$

Test Condition


- Input Pulse Level 0.8 to 2.4V
- Input and Output Timing Reference Level 1.5V
- Input Rise and Fall Time 10ns

(including jig capacitance)

Item	Symbol	min	max	Unit
Read Cycle Time	trc	150		ns
Address Access Time	taa		150	ns
CE Access Time	tace		150	ns
CE to Output in Low Z	tclz	10		ns
Output Hold Time from Address Change	tdha	0	_	ns
₹ to Output in High Z*1	tснz		70	ns
Output Hold Time from CE	tdhc	0		ns
OE Access Time	toe	_	100	ns
ŌĒ to Output in Low Z	toLz	10		ns
ŌĒ to Output in High Z*¹	toнz		70	ns
Output Hold Time from \overline{OE}	tdно	0		ns

Note) *1. t_{CHZ} and t_{OHZ} define the time at which the output goes to the high impedance state and is not referenced to output voltage levels.

Timing Diagram



- Notes) 1. The time at which the data output becomes invalid is defined by t_{DHA}, t_{DHC} or t_{DHO}, whichever occurs first.

 - The time at which the data output becomes valid is defined by t_{AA} , t_{ACE} or t_{OE} , whichever occurs last. The time at which the data output becomes invalid from the high impedance state is defined by t_{CLZ} or tolz, whichever occurs last.

HN623258P, HN623258F


32768-Word × 8-Bit CMOS Mask Programmable ROM


HN623258P/F is a 256-Kbit CMOS mask-programable ROM organized as 32768-word x 8-bit. It can be operated with a battery because of low power consumption.

Features

- Low power: Active 100 mW (typ), Standby 5 μW (typ)
- · Addres access time: 200 ns (max)
- · Single 5 V
- · TTL compatible
- · Wired OR is permitted for the output in three states

Block Diagram





Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	Vcc	-0.3 to $+7.0$	V
Terminal voltage*1	VT	-0.3 to Vcc +0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Bias temperature	Tbias	-20 to +85	°C


Note: *1. With respect to Vss.

Recommended Operating Conditions

 $(Vss = 0 V, Ta = 0 to +70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vcc	4.5	5.0	5.5	V
	Vн	2.2		Vcc + 0.3	V
Input voltage	VIL	-0.3	_	0.8	V

Pin Arrangement



DC Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Max	Unit	Test Conditions
Power supply current	Active	Icc		45	mA	Vcc = 5.5 V, IDOUT = 0 mA, $trc = min$
rower supply current	Standby	Isв		30	μΑ	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc - 0.2 \text{ V}$
Input leak current		ILI		10	μΑ	$V_{IN} = 0$ to 5.5 V
Output leak current		اميآ ا	_	10	μΑ	$\overline{\text{CE}} = 2.2 \text{ V}, \text{ Vout} = 0 \text{ to Vcc}$
Output voltage		Vон	2.4		V	Ioн = -205 μA
Output voltage		Vol		0.4	V	IoL = 3.2 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacity	Cin		10	pF
Output capacity	Cout		15	pF

Note: This parameter is samples and not 100% tested.

AC Operating Characteristics (VCC = 5 V \pm 10%, Vss = 0 V, Ta = 0 to +70°C)


Test Condition

Input pulse level: 0.8 to 2.4V Output load: 1 TTL gate + C_L = 100 pF I/O timing reference level: 1.5 V (including jig capacitance)
Input rise/fall time: 10 ns

input rise/rail time. To ris				
Item	Symbol	Min	Max	Unit
Cycle time	trc	200		ns
Address access time	taa		200	ns
CE access time	LACE		200	ns
CE to Output in Low Z	tclz	10		ns
Output Holt Time from Address Char	nge tdha	0		ns
CE to Output in High Z*1	tchz		70	ns
Output Hold Time from CE	t DHC	0		ns
OE access time	toe		100	ns
OE to Output in Low Z	tolz	10		ns
OE to Output in High Z*1	tonz		70	ns
Output Hold Time from OE	t dho	0		ns

Note: *1 tCHZ and tOHZ define the time at which the output goes to the high impedance state and is not referenced to output voltage levels.

Timing Waveform



Notes: 1. tDHA, tDHC, tDHO;

Determined by whichever is faster.

2. taa, tace, toe;

Determined by whichever is slower.

3. tCLZ, tOLZ;

Determined by whichever is slower.



HN62321 Series HN62331 Series

131072-Word × 8-Bit CMOS Mask Programmable ROM

HN62321, HN62331 Series is a 1-Mbit CMOS mask-programable ROM organized as 131072-word x 8-Bit. It can be operated with a battery because of low power consumption. The large capacity of 1M bits is optimum for a kanji character generator.

Features

- · Single 5 V
- · Wired OR is permitted for the output in three states
- · TTL compatible
- · Address access time: 120/150/200 ns (max)
- Low power:

Active 100 mW (typ),


Standby 5 μW (typ)

· Byte-Wide Data Organization


Ordering Information

•			
Type No.	Address Access Time	Package	
HN62321P	150 ns	600 mil	
HN62321BP	200 ns	28-pin	
HN62331P	120 ns	plastic DIP	
 HN62321F	150 ns		_
HN62321BF	200 ns	28-pin	
HN62331F	120 ns	plastic SOP	

Pin Arrangement



Block Diagram



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	Vcc	-0.3 to +7.0	V
Terminal voltage*1	VT	-0.3 to Vcc + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Bias temperature	Tbias	-20 to +85	°C

Note: *1. With respect to Vss.

Recommended Operating Conditions (Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage	VIH	2.2		Vcc + 0.3	V
	VIL	-0.3		0.8	V

DC Characteristics (VCC = 5 V \pm 10%, Vss = 0 V, Ta = 0 to +70°C)

Item		Symbol	Min	Max	Unit	Test Conditions
D	Active	Icc		50	mA	$V_{CC} = 5.5 \text{ V}$, IDOUT = 0 mA, $t_{RC} = Min$
Power supply current	Standby	IsB		30	μΑ	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc - 0.2 \text{ V}$
Input leak current		I L1		10	μΑ	$V_{IN} = 0$ to V_{CC}
Output leak current		ILO		10	μΑ	$\overline{\text{CE}}$ = 2.2 V, Vout = 0 to Vcc
Output voltage		Vон	2.4		V	Іон = -205 µА
		Vol		0.4	V	IoL = 3.2 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		10	pF
Output capacitance*1	Cout		15	pF

Note: *1. This parameter is sampled and not 100% tested.

AC Operating Characteristics ($Vcc = 5~V \pm 10\%$, Vss = 0~V, $Ta = 0~to +70^{\circ}C$) Test Conditions

Input pulse level:
I/O timing reference level:

CE to Output in High Z

CE to Output in Low Z

0.8 to 2.4 V 1.5 V

tcHz*1

tclz

Output load:

1 TTL gate + C_L = 100 pF (including jig capacitance)

100

10

Input rise/fall time:

10 ns

T	0 1 1	HN62331		HN62321		HN62321B		**
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit
Cycle time	trc	120		150		200		ns
Address access time	taa		120		150		200	ns
CE access time	tace		120		150		200	ns
Output Hold Time from Addr	ess							
Change	t DHA	0		0		0		ns
Output Hold Time from CE	IDHC	0	-	0		0		ns

60


10

70

Note: *1 tCHZ define the time at which the output goes to the high impedance state and is not referenced to output voltage levels.

5

Timing Waveform



Notes: 1. tDHA, tDHC;

Determined by whichever is faster.

2. taa, tace;

Determined by whichever is slower.

HN62331AP/F

131,072 × 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN62331A is a 1-Mbit CMOS mask-programmable ROM organized as 131,072-words \times 8-bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62331A, which provides large capacity of 1M bits, is ideally suited for kanji character generators.

■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible


- Byte-wide Data Organization
- Pin Compatible with JEDEC

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN62331AP	120ns	600 mil 32 pin Plastic DIP
HN62331AF	120ns	32 pin Plastic SOP

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	v_{cc}	-0.3 ~ +7.0	V	1
All Input and Output Voltage	V _T	$-3.0 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	−55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input Voltage	V _{IH}	2.4	_	$V_{CC} + 0.3$	V
	V_{IL}	-0.3	_	0.45	V

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70^{\circ}C$)

Item		Symbol	Test Condition	Min.	Max.	Unit
S. Active		I _{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0$ mA, $t_{RC} = Min$.	_	50	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μΑ
Input Leakage Cu	rrent	I _{IL}	$V_{IN} = 0 \sim V_{CC}$		10	μΑ
Output Leakage C	Current	I _{OL}	$\overline{\text{CE}} = 2.4\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$	_	10	μA
Output Voltage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
		V _{OL}	$I_{OL} = 1.6 \text{mA}$	_	0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}		10	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

\blacksquare AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V \pm 10%, V $_{SS}$ = 0V, T_a = 0 \sim 70°C)

Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	120	_	ns
Address Access Time	t _{AA}	-	120	ns
CE Access Time	t _{ACE}		120	ns
OE Access Time	t _{OE}	_	60	ns
Output Hold Time From Address Change	t _{DHA}	0	_	ns
Output Hold Time From CE	t _{DHC}	0	-	ns
Output Hold Time From OE	t _{DHO}	0	_	ns
CE to Output in High Z	t _{CHZ} *	_	60	ns
OE to Output in High Z	t _{OHZ} *	_	60	ns
CE to Output in Low Z	t _{CLZ}	5	_	ns
OE to Output in Low Z	t _{OLZ}	5		ns

NOTE: * t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

• Test Conditions


• Input Pulse Level: 0.45 ~ 2.4V

• Input and Output Timing Reference Level: 1.5V

• Input Rise and Fall Time: 10ns

• Output Load: 1 TTL gate + CL = 100pF (including scope and jig capacitance)

■ TIMING WAVEFORM



NOTES:

1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.

2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.

3. t_{CLZ}, t_{OLZ}; determined by slower.

HN62331P/F

131,072 × 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN62331 is a 1-Mbit CMOS mask-programmable ROM organized as 131,072-words \times 8-bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62331, which provides large capacity of 1M bits, is ideally suited for kanji character generators.


■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible
- Byte-wide Data Organization
- Pin Compatible with JEDEC

■ ORDERING INFORMATION


Type No.	Access Time	Package	
HN62331P	120ns	600 mil 32 pin Plastic DIP	
HN62331F	120ns	32 pin Plastic SOP	

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	v_{cc}	-0.3 ~ +7.0	V	1
All Input and Output Voltage	V_{T}	$-3.0 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T_{stg}	-55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input Voltage	V _{IH}	2.4	_	$V_{CC} + 0.3$	V
	V _{IL}	-0.3	_	0.45	V

\blacksquare DC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V \pm 10%, V $_{SS}$ = 0V, T_a = 0 \sim 70°C)

Item		Symbol	Test Condition	Min.	Max.	Unit
Supply Current Active Standby		I _{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0mA$, $t_{RC} = Min$.	_	50	mA
		I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$		30	μΑ
Input Leakage Current		I _{IL}	$V_{IN} = 0 \sim V_{CC}$	_	10	μΑ
Output Leakage Current		I _{OL}	$\overline{\text{CE}} = 2.4\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$	_	10	μΑ
Output Voltage		V _{OH}	$I_{OH} = -205\mu A$	2.4		V
		V _{OL}	$I_{OL} = 1.6 \text{mA}$	_	0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}	_	10	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70^{\circ}C$)


Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	120	_	ns
Address Access Time	t _{AA}		120	ns
CE Access Time	t _{ACE}	_	120	ns
Output Hold Time From Address Change	t _{DHA}	0		ns
Output Hold Time From CE	t _{DHC}	0	_	ns
CE to Output in High Z	t _{CHZ} *	_	60	ns
CE to Output in Low Z	t _{CLZ}	5	_	ns

NOTE: * t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

• Test Conditions

- Input Pulse Level: 0.45 ~ 2.4V
- Input and Output Timing Reference Level: 1.5V
- Input Rise and Fall Time: 10ns
- Output Load: 1 TTL gate + CL = 100pF (including scope and jig capacitance)

■ TIMING WAVEFORM



NOTES:

- 1. t_{DHA}, t_{DHC}; determined by faster.
- 2. t_{AA}, t_{ACE}; determined by slower.

HN62321E Series HN62331E Series

131072-Word × 8-Bit CMOS Mask Programmable ROM

HN62321E, HN62331E Series is a 1-Mbit CMOS mask-programable ROM organized as 131072-word x 8-bit. It can be operated with a battery because of low power consumption. The large capacity of 1M bits is optimum for a kanji character generator.


Features

- · Single 5 V
- · Wired OR is permitted for the output in three states
- · TTL compatible
- Address access time: 120/200 ns (max)
 OE access time: 60/100ns (max)
 Low power: 100 mW (typ)
- · Byte-Wide Data Organization


Ordering Information

Type No.	Address Access Time	Package
HN62321EP	200 ns	600 mil 28-pin
HN62331EP	120 ns	plastic DIP
HN62321EF	200 ns	28-pin
HN62331EF	120 ns	plastic SOP

Block Diagram



Pin Arrangement



1077

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	Vcc	-0.3 to +7.0	V
Terminal voltage*1	VT	-0.3 to Vcc + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Bias temperature	Tbias	-20 to +85	°C

Note: *1. With respect to Vss.

Recommended Operating Conditions (Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

	· · · · · · · · · · · · · · · · · · ·					Name and Address of the Owner, where
Item	Symbol	Min	Тур	Max	Unit	
Power supply voltage	Vcc	4.5	5.0	5.5	V	
Input voltage	Vін	2.2		Vcc + 0.3	V	
	VıL	-0.3		0.8	V	

DC Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

	Item	Symbol	Min	Max	Unit	Test Conditions
	Power supply current	Icc	-	50	mA	Vcc = 5.5 V, IDOUT = 0 mA, $trc = Min$
	Input leak current	ILI		10	μΑ	$V_{IN} = 0$ to V_{CC}
	Output leak current	ILO		10	μΑ	\overline{OE} = 2.2 V, Vour = 0 to Vcc
	Output voltage	Vон	2.4		V	Ioн = −205 μA
		Vol		0.4	V	IoL = 3.2 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		10	pF
Output capacitance*1	Cout		15	pF

Note: *1. This parameter is sampled and not 100% tested.

Input rise/fall time:

AC Operating Characteristics ($Vcc = 5 V \pm 10\%$, Vss = 0 V, Ta = 0 to +70°C) Test Conditions


10 ns

Input pulse level: 0.8 to 2.4 V Output load: 1 TTL gate + C_L = 100 pF I/O timing reference level: 1.5 V (including jig capacitance)

Item	C11	HN62	2331E	HN62321E		TT '.
	Symbol	Min	Max	Min	Max	Unit
Cycle time	trc	120		200		ns
Address access time	t aa		120		200	ns
OE access time	toe		60		100	ns
Output Hold Time from Addres	S					
Change	t DHA	0		0		ns
Output Hold Time from OE	tDно	0		0		ns
OE to Output in High Z	tonz*1		60		100	ns
OE to Output in Low Z	toLZ	5		10		ns

Note: *1 toHz define the time at which the output goes to the high impedance state and is not referenced to output voltage levels.

Timing Waveform



Notes: 1. tDHA, tDHO; Determined by whichever is faster.

2. taa, toe;

Determined by whichever is slower.

HN62321A Series HN62331A Series

131072-Word × 8-Bit CMOS Mask Programmable ROM

HN62321A, HN62331A Series is a 1-Mbit CMOS mask-programable ROM organized to 131072-word x 8-bit. It can be operated with a battery because of low power consumption. The large capacity of 1M bits is optimum for a kanji character generator.


Features

- · Single 5 V
- · Wired OR is permitted for the output in three states
- TTL compatible
- Address access time: 120/150 ns (max)
- Low power: Active 100 mW (typ)
 - Standby 5 µW (typ)
- · Byte-Wide Data Organization, JEDEC pin arrangement


Ordering Information

Type No.	Address Access Time	Package
HN62321AP	150 ns	600 mil 32-pin
HN62331AP	120 ns	plastic DIP
HN62321AF	150 ns	32-pin
HN62331AF	120 ns	plastic SOP

Pin Arrangement



Block Diagram



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	Vcc	-0.3 to +7.0	V
Terminal voltage*1	VT	-0.3 to Vcc + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Bias temperature	Tbias	-20 to +85	°C

Note: •1. With respect to Vss.

Recommended Operating Conditions (Vss = 0 V, Ta = $0 \text{ to } +70 ^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage	VIH	2.2		Vcc + 0.3	V
	VIL	-0.3		0.8	V

DC Characteristics (VCC = 5 V \pm 10%, Vss = 0 V, Ta = 0 to +70°C)

Item		Symbol	Min	Max	Unit	Test Conditions
Power supply current Active Standby		Icc		50	mA	$V_{CC} = 5.5 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $t_{RC} = Min$
		Isв		30	μΑ	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc -0.2 \text{ V}$
Input leak current		ILI		10	μΑ	$V_{IN} = 0$ to V_{CC}
Output leak current		ILO		10	μΑ	$\overline{\text{CE}}$ = 2.2 V, Vout = 0 to Vcc
Output voltage		Vон	2.4		V	Iон = −205 μA
		Vol		0.4	V	IoL = 3.2 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		10	pF
Output capacitance*1	Cout		15	pF

Note: *1. This parameter is sampled and not 100% tested.

AC Operating Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$) **Test Conditions**

Input pulse level:

0.8 to 2.4 V

Output load:

1 TTL gate + CL = 100 pF (including jig capacitance)


I/O timing reference level: 1.5 V Input rise/fall time:

10 ns

Item	C1	HN6	2331A	HN62321A		77.4
item	Symbol	Min	Max	Min	Max	Unit
Cycle time	trc	120		150	_	ns
Address access time	taa		120		150	ns
CE access time	tace		120		150	ns
OE access time	toe		60		70	ns
Output Hold Time from Address Change	tDHA	0		0		ns
Output Hold Time from CE	TDHC	0		0		ns
Output Hold Time from OE	tDно	0		0		ns
CE to Input in High Z	tcHz*1		60		70	ns
OE to Input in High Z	toHz*1		60		70	ns
CE to Output in Low Z	tclz	5		10		ns
OE to Output in Low Z	tolz	5	_	10	_	ns

Note: *1. tCHZ and tOHZ define the time at which the output goes to the high impedance state and is not referenced to output voltage levels.





Notes:

tDHA, tDHC, tDHO;

Determined by whichever is faster.

taa, tace, toe;

Determined by whichever is slower.

3. tclz, tolz;

Determined by whichever is slower.

HN62412 Series HN62422 Series

131072-Word × 16-Bit/262144-Word × 8-Bit CMOS Mask Programmable ROM

HN62412, HN62422 Series is a 2-Mbit CMOS mask-programable ROM organized either as 131072-word x 16-bit or as 262144-word x 8-bit. It can be operated with a battery because of low power consumption. The large capacity of 2M bits is optimum for a kanji character generator.


Features


- Single 5 V
- · Wired OR is permitted for the output in three states
- · TTL compatible
- Address access time: 150/200 ns (max)
- Low power: Active 100 mW (typ)
 - Standby 5 µW (typ)
- Byte-Wide or Word-Wide Data Organization (switched by BHE terminal)

Ordering Information


Type No.	Address Access Time	Package
HN62412P	200 ns	600 mil 40-pin
HN62422P	150 ns	plastic DIP
HN62412FP	200 ns	44-pin
HN62422FP	150 ns	plastic QFP

Pin Arrangement





Block Diagram



BHE = V_{IH}: 16 bits (D15-D0) BHE = V_{IL}: 8 bits (D7-D0)

*1 A-1 is least significant address input, and D14-D8 are of high impedance.

Absolute Maximum Ratings

Symbol	Rating	Unit
Vcc	-0.3 to +7.0	V
V _T	-0.3 to Vcc + 0.3	V
Topr	0 to +70	°C
Tstg	-55 to +125	°C
Tbias	-20 to +85	°C
_	Vcc VT Topr Tstg	Vcc -0.3 to +7.0 VT -0.3 to Vcc + 0.3 Topr 0 to +70 Tstg -55 to +125

Note: *1. With respect to Vss

Recommended Operating Copnditions (Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Power supply voltage	Vcc	4.5	5.0	5.5	V	
Input voltage	Vін	2.2		Vcc + 0.3	V	
	VIL	-0.3		0.8	V	-

DC Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Max	Unit	Test Conditions
D	Active	Icc		50	mA	Vcc = 5.5 V, $Idout = 0 mA$, $trc = Min$
Power supply current	Standby	Isв		30	μА	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc - 0.2 \text{ V}$
Input leak current		I L1		10	μΑ	V _{IN} =0 to V _{CC}
Output leak current		ILO		10	μΑ	$\overline{\text{CE}} = 2.2 \text{ V}$, $\overline{\text{Vout}} = 0$ to $\overline{\text{Vcc}}$
Output voltage		Vон	2.4		V	Іон = -205 μΑ
		Vol		0.4	V	IoL = 1.6 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		15	pF
Output capacitance*1	Cout		15	pF

Note: •1. This parameter is sampled and not 100% tested.


AC Operating Characteristics ($VCC = 5~V \pm 10\%$, VSS = 0~V, $Ta = 0~to + 70^{\circ}C$) Test Conditions

Input pulse level:	0.8 to 2.4 V	Output load:	1 TTL gate + CL = 100 pF
I/O timing reference level:	1.5 V		(including jig capacitance)
Innut rian Hall times	10		

Input rise/fall time:	10 ns					
Item	Symbol -	HN	HN62422		HN62412	
	- Symbol	Min	Max	Min	Max	Unit
Cycle time	trc	150		200		ns
Address access time	taa		150		200	ns
CE access time	tace		150		200	ns
OE access time	toe		70		100	ns
BHE access time	tbhe.		150		200	ns
Output Hold Time from Addr	ess					
Change	tdha	0		0		ns
Output Hold Time from CE	IDHC	0		0	_	ns
Output Hold Time from OE	tDно	0		0	-	ns
Output Hold Time from BHE	tонв	0		0		ns
CE to Output in High Z	tcHz*1		70		70	ns
OE to Output in High Z	tonz*1		70		70	ns
BHE to Output in High Z	tBHZ*1		70		70	ns
$\overline{\text{CE}}$ to Output in Low Z	tclz	10		10		ns
OE to Output in Low Z	tolz	10		10	**********	ns
BHE to Output in Low Z	tBLZ	10		10		ns

Note: *1 tCHZ, tOHZ, and tBHZ define the time at which the output goes to the high impedance state and is not referenced to output voltage

Timing Waveform Word Mode (BHE = "VIH") or Byte Mode (BHE = "VIL")




Notes: 1. tDHA, tDHC, tDHO; Determined by whichever is faster.

2. tAA, tACE, tOE; Determined by whichever is slower.

3. tCLZ, tOLZ; Determined by whichever is slower.

Switching between Word Mode and Byte Mode



Notes: 1. \overline{CE} , \overline{OE} are of selected status. A16-A0 are fixed.

D15/A-1 terminal is of output state when BHE = VIH, \(\overline{CE}\) and \(\overline{OE}\) are of selected state.
 At this time, an input signal that is of the inverse phase to the output should not be impressed.

HN62404 Series HN62424 Series

262144-Word × 16-Bit/524288-Word × 8-Bit CMOS Mask Programmable ROM

HN62404, HN62424 Series is a 4-Mbit CMOS mask-programable ROM organized either as 262144-word x 16-bit or as 524288-word x 8-bit. It can be operated with a battery because of low power consumption. The large capacity of 4M bits is optimum for a kanji character generator.

Features

- Single 5 V
- · Wired OR is permitted for the output in three states
- TTL compatible

Address access ccess time:

Active

Standby

150/200 ns (max)

Low power:


100 mW (typ) 5 μW (typ)

Byte-Wide or Word-Wide Data Organization(switched by BHE terminal)


Ordering Information

Type No.	Address Access Time	Package
HN62404P	200 ns	600 mil 40-pin
HN62424P	150 ns	plastic DIP
HN62404FP	200 ns	44-pin
HN62424FP	150 ns	plastic QFP

Pin Arrangement



Block Diagram



BHE = VIH: 16 bits (D15-D0) BHE = VIL: 8 bits (D7-D0)

*1: A-1 is least significant address input, and D14-D8 are of high impedance.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit	
Power supply voltage*1	Vcc	-0.3 to +7.0	V	
Terminal voltage*1	VT	-0.3 to Vcc + 0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Bias temperature	Tbias	-20 to +85	°C	

Note: *1. With respect to Vss.

Recommended Operating Conditions (Vss = 0 V, Ta = $0 \text{ to } +70 ^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Power supply voltage	Vcc	4.5	5.0	5.5	V	
Input voltage	Vн	2.2		Vcc + 0.3	V	
Input voltage	V _{IL}	-0.3		0.8	V	

DC Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Max	Unit	Test Conditions
Power supply current Active Standby		Icc		50	mA	$V_{CC} = 5.5 \text{ V}, I_{DOUT} = 0 \text{ mA}, t_{RC} = Min$
		Isв		30	μА	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc - 0.2 \text{ V}$
Input leak current		I L1		10	μΑ	$V_{IN} = 0$ to V_{CC}
Output leak current		Iro	_	10	μА	$\overline{\text{CE}} = 2.2 \text{ V}, \text{ Vout} = 0 \text{ to Vcc}$
Output voltage		Vон	2.4		V	Іон = -205 µА
		Vol		0.4	V	IoL = 1.6 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		15	pF
Output capacitance*1	Cout		15	pF

Note: *1. This parameter is sampled and not 100% tested.

AC Operating Characteristics (Vcc = 5 V \pm 10%, Vss = 0 V, Ta = 0 to +70°C) Test Conditions

est Conditions
Input pulse level: 0.8 to 2.4 V Output load: 1


I/O timing reference level: 1.5 V Input rise/fall time: 10 ns 1 TTL gate + C_L = 100 pF (including jig capacitance)

Item	Symbol -	HN6	2424	HN62404		Unit
nem		Min	Max	Min	Max	Omi
Cycle time	trc	150		200	_	ns
Address access time	taa		150		200	ns
CE access time	tace	_	150	_	200	ns
OE access time	toe		70		100	ns
BHE access time	t BHE		150		200	ns
Output Hold Time from Address	;					
Change	tdha	0		0		ns
Output Hold Time from CE	tdhc	0		0		ns
Output Hold Time from OE	tDHO	0		0		ns
Output Hold Time from BHE	tdнв	0		0	_	ns
CE to Output in High Z	tcHz*1		70		70	ns
OE to Output in High Z	tonz*1		70		70	ns
BHE to Output in High Z	tBHZ*1		70		70	ns
CE to Output in Low Z	tclz	10		10		ns
OE to Output in Low Z	toLZ	10		10		ns
BHE to Output in Low Z	tBLZ	10		10		ns

Note: *1 tcHz, toHz, and tBHz define the time at which the output goes to the high impedance state and is not referenced to output voltage level.

Timing Waveform

Word Mode (BHE = "VIH") or Byte Mode (BHE = "VIL")



Notes: 1. tDHA, tDHC, tDHO;

Determined by whichever is faster.


2. taa, tace, toe;

Determined by whichever is slower.

3. tCLZ, tOLZ;

Determined by whichever is slower.

Switching between Word Mode and Byte Mode



Notes: 1. \overline{CE} , \overline{OE} are of selected status. A17-A0 are fixed.

D15/A-1 terminal is of output state when BHE = VIH, CE and OE are of selected state.
 At this time, an input signal that is of the inverse phase to the output should not be impressed.

HN62304B Series HN62324B Series

524288-Word × 8-Bit CMOS Mask Programmable ROM

HN62304B, HN62324B Series is a 4-Mbit CMOS maskprogramable ROM organized as 524288-word x 8-bits. It can be operated with a battery because of low power consumption. The large capacity of 4M bits is optimum for a kanji character generator.

Features

- Single 5 V
- Wired OR is permitted for the output in three states
- TTL compatible
- Address access time: 150/200 ns (max.)
- Low power: Active 100 mW (typ)
 - Standby 5 μW (typ)
- Byte-Wide Data Organization


Ordering Information

•			
Type No.	Address Access Time	Package	
HN62304BP	200 ns	600 mil 32-pin	
HN62324BP	150 ns	plastic DIP	
HN62304BF	200 ns	32-pin	
HN62324BF	150 ns	plastic SOP	

Pin Arrangement NC 32 $\neg v_{cc}$ A16 7 A18 A15 [7 A17 A12 A14 A7 [28 A13 27 7 A8 A6 . 26 □ A9 25 7 A11 A3 [ŌĒ A2 23 A10 CE A1 [22 **D**7 A0 [21 D0 13 20 D6 D1 14 19 D5 D2 7 D4 17 D3

(Top View)

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	Vcc	-0.3 to +7.0	V
Terminal voltage*1	V _T	-0.3 to Vcc + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Bias temperature	Tbias	-20 to +85	°C

Note: *1. With respect to Vss.

Recommended Operating Conditions (Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vcc	4.5	5.0	5.5	V
T 1.	Vін	2.2		Vcc + 0.3	V
Input voltage	VıL	-0.3		0.8	V

DC Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item		Symbol	Min	Max	Unit	Test Conditions
Power supply current	Active	Icc		50	mA	Vcc = 5.5 V, IDOUT = 0 mA, $trc = Min$
rower suppry current	Standby	Isв		30	μΑ	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc - 0.2 \text{ V}$
Input leak current		ILI		10	μΑ	$V_{IN} = 0$ to V_{CC}
Output leak current		Ito		10	μΑ	$\overline{\text{CE}} = 2.2 \text{ V}$, $\overline{\text{Vout}} = 0 \text{ to Vcc}$
0		Vон	2.4		V	Iон = −205 μA
Output voltage		Vol		0.4	V	IoL = 1.6 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		15	pF
Output capacitance*1	Cout		15	pF

Note: *1. This parameter is sampled and not 100% tested.

AC Operating Characteristics (Vcc = 5 V \pm 10%, Vss = 0 V, Ta = 0 to +70°C) **Test Conditions**

Input pulse level: 0.8 to 2.4 V Output load:

1 TTL gate + CL = 100 pF

I/O timing reference level: 1.5 V Input rise/fall time:


10 ns

(including jig capacitance)

Item	C	HN62	2324B	HN62304B		
nem	Symbol	Min	Max	Min	Max	Unit
Cycle time	trc	150		200		ns
Address access time	taa	_	150		200	ns
CE access time	tace		150		200	ns
OE access time	toe		70		100	ns
Output Hold Time from Address	ss					
Change	t DHA	0		0		ns
Output Hold Time from CE	tDHC	0		0		ns
Output Hold Time from OE	tDно	0		0		ns
CE to Output in High Z	tcHz*1		70		70	ns
OE to Output in High Z	tonz*1		70		70	ns
CE to Output in Low Z	tclz	10		10		ns
OE to Output in Low Z	tolz	10	_	10		ns

Note: *1 tCHZ and tOHZ define the time at which the output goes to the high impedance state and is not referenced to output voltage level.

Timing Waveform



Notes: 1. tDHA, tDHC, tDHO;

Determined by whichever is faster.

2. taa, tace, toe;

Determined by whichever is slower.

3. tclz, tolz;

Determined by whichever is slower.

HN62444 Series - Preliminary

262.144 × 16-Bit/524.288 × 8-Bit CMOS MASK Programmable **Read Only Memory**

■ DESCRIPTION

The HN62444 is a 4-Mbit CMOS mask-programmable ROM organized either as 262,144 words by 16 bits or as 524,288 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62444, which provides large capacity of 4M bits, is ideally suited for kanii character generators.


■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible
- 5μW (typ.) Standby
- Byte-wide or Word-wide Data Organization with BHE


■ ORDERING INFORMATION

Type No.	Access Time	Package
HN62444P	100ns	600 mil 40 pin Plastic DIP
HN62444FP	100ns	44 pin Plastic QFP
HN62444F	100ns	48 pin Plastic SOP

■ BLOCK DIAGRAM







BHE = V_{IH} ; 16-bit ($D_{15} \sim D_{0}$) BHE = V_{IL} ; 8-bit ($D_7 \sim D_0$)


^{*} A-1 is least significant address. When BHE is "low", $D_{14} \sim D_8$ goes the high impedance state.

PIN ARRANGEMENT

	HN62444P						
		——————————————————————————————————————					
A17	1	40 A8					
A7 🗌	2	39 🔲 A9					
A6	3	38 A10					
A5 🗌	4	37 🔲 A ₁₁					
A4 🗌	5	36 🔲 A ₁₂					
A3 🗌	6	35 A13					
A2 🗌	7	34 🔲 A ₁₄					
A1 🗌	8	33 A ₁₅					
A0 🗌	9	32 🔲 A ₁₆					
CE [10	31 🔲 BHE					
Vss □	11	30 🔲 V _{SS}					
OE [12	29 D ₁₅ /A-1					
D ₀	13	28 🔲 D7					
D ₈	14	27 🔲 D ₁₄					
D1 [15	26 D ₆					
D9 [16	25 D ₁₃					
D ₂	17	24 🔲 D5					
D ₁₀	18	23 D ₁₂					
D ₃	19	22 D4					
D ₁₁	20	21 🔲 VCC					
-							
	(Top V	iew)					

	HN62444F						
NC [1	48	□ NC				
A ₁₇	2	47	☐ A8				
A7 [3	46	A9				
A6 [4	45	A10				
A5 [5	44	A11				
A4 [6	43	A12				
A3 [7	42	A13				
A2 [8	41	A14				
A1 [9	40	A15				
A0 [10	39	A16				
NC [11	38	☐ NC				
NC	12	37	☐ NC				
NC [13	36	☐ NC				
CE	14	35	BHE				
Vss 🗌	15	34	□ Vss				
OE [16	33	D ₁₅ /A-1				
D ₀	17	32	□ D ₇				
D8 [18	31	D14				
D1 [19	30	□ D ₆				
D9	20	29	☐ D ₁₃				
D ₂	21	28	□ D ₅				
D ₁₀	22	27	D ₁₂				
D3 [23	26	☐ D4				
D ₁₁	24	25	□ vcc				
	(7)	op View)					
NOTE			26 20				

NOTE: 11-13 pins and 36-38 pins are connected to inner lead frame.



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V _{CC}	-0.3 ∼ +7.0	V	1
All Input and Output Voltage	V_{T}	$-0.3 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	−55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Innut Voltage	V _{IH}	2.4	_	$V_{CC} + 0.3$	V
Input Voltage	V_{IL}	-0.3	_	0.45	V

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item		Symbol	Test Condition	Min.	Max.	Unit
Supply Current	Active	I _{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0mA$, $t_{RC} = Min$.	_	70	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μΑ
Input Leakage Cu	rrent	$ I_{IL} $	$V_{IN} = 0 \sim V_{CC}$	I -	10	μΑ
Output Leakage C	Current	I _{OL}	$\overline{\text{CE}} = 2.4\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$	— 10 — 10		μΑ
Output Voltage		V_{OH} $I_{OH} = -205\mu A$ 2.4		2.4	-	V
Output Voltage		V _{OL}	$I_{OL} = 1.6 \text{mA}$	T -	30	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}	_	15	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

\blacksquare AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V $\pm~10\%,~V_{SS}$ = 0V, T_a = 0 $\sim~70^{\circ}C)$

Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	100	annua.	ns
Address Access Time	t _{AA}	_	100	ns
CE Access Time	t _{ACE}	_	100	ns
OE Access Time	t _{OE}	_	50	ns
BHE Access Time	t _{BHE}	_	100	ns
Output Hold Time From Address Change	t _{DHA}	0		ns
Output Hold Time From CE	t _{DHC}	0	_	ns
Output Hold Time From OE	t _{DHO}	0	_	ns
Output Hold Time From BHE	t _{DHB}	0	_	ns
CE to Output in High Z	t _{CHZ} *	_	40	ns
OE to Output in High Z	t _{OHZ} *	_	40	ns
BHE to Output in High Z	t _{BHZ} *		40	ns
CE to Output in Low Z	t _{CLZ}	5		ns
OE to Output in Low Z	t _{OLZ}	5	_	ns
BHE to Output in Low Z	t _{BLZ}	5	_	ns

NOTE: * t_{CHZ}, t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

• Test Conditions

• Input Pulse Level: 0.45 ~ 2.4V

• Input and Output Timing Reference Level: 1.5V


• Input Rise and Fall Time: 10ns

• Output Load: 1 TTL gate + CL = 100pF

(including scope and jig capacitance)

■ TIMING WAVEFORM


• Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}') (1)



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

• Word Mode, Byte Mode Switch (2)



NOTES:

- 1. \overline{CE} and \overline{OE} are enable $A_{17} \sim A_0$ are valid.
- 2. D_{15}/A -1 pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not apply to them.

HN62414 Series - Preliminary

262,144 \times 16-Bit/524,288 \times 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN62414 is a 4-Mbit CMOS mask-programmable ROM organized either as 262,414 words by 16 bits or as 524,288 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62414, which provides large capacity of 4M bits, is ideally suited for kanji character generators.


■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible
- 5μ W (typ.) Standby
- Byte-wide or Word-wide Data Organization with BHE

■ ORDERING INFORMATION

Type No.	Access Time	Package
HN62414P-17/20	170/200ns	600 mil 40 pin Plastic DIP
HN62414FP-17/20	170/200ns	44 pin Plastic QFP
HN62414F-17/20	170/200ns	48 pin Plastic SOP

■ BLOCK DIAGRAM







BHE = V_{IH} ; 16-bit ($D_{15} \sim D_0$) BHE = V_{IL} ; 8-bit ($D_7 \sim D_0$)


^{*} A-1 is least significant address. When BHE is "low", $D_{14} \sim D_8$ goes the high impedance state.

■ PIN ARRANGEMENT

4GEWEN		
1	ŀ	IN62414P
A ₁₇	1	40 A8
A7 [2	39 🔲 A9
A6 [3	38 🔲 A ₁₀
A5 [4	37 🔲 A ₁₁
A4 [5	36 🔲 A ₁₂
A3 [6	35 🔲 A ₁₃
A2 [7	34 🔲 A ₁₄
A1 [8	33 🔲 A ₁₅
A ₀	9	32 🔲 A ₁₆
CE _	10	31 🔲 BHE
Vss [11	30 🔲 Vss
ŌĒ [12	29 D ₁₅ /A-1
D ₀	13	28 🔲 D7
D8 _	14	27 🔲 D ₁₄
D ₁	15	26 🔲 D ₆
D9 _	16	25 D ₁₃
D ₂	17	24 🔲 D ₅
D ₁₀	18	23 🔲 D ₁₂
D3 [19	22 🔲 D4
D ₁₁	20	21 🔲 VCC
		.
	(Top View)

	HN62414F					
NC [1	48 NC				
A ₁₇	2	47 🗌 A8				
A7 [3	46 🗌 A9				
A6 [4	45 🔲 A ₁₀				
A5 _	5	44 🔲 A ₁₁				
A4 [6	43 🔲 A ₁₂				
Аз 🗌	7	42 🔲 A ₁₃				
A2 [8	41 🔲 A ₁₄				
A1 [9	40 🔲 A ₁₅				
A0 [10	39 🔲 A ₁₆				
NC [11	38 🔲 NC				
NC [12	37 🔲 NC				
NC _	13	36 🔲 NC				
CE	14	35 🔲 BHE				
Vss [15	34 🔲 V _{SS}				
OE [16	33 D ₁₅ /A-1				
D ₀	17	32 🔲 D ₇				
D ₈	18	31 🔲 D ₁₄				
D ₁	19	30 D ₆				
D9 [20	29 D ₁₃				
D ₂	21	28 🔲 D ₅				
D ₁₀	22	27 D ₁₂				
D3 [23	26 🔲 D4				
D ₁₁	24	25 VCC				
	(Top View)				
NOTE: 11 13 pine and 36–38 pine an						

NOTE: 11-13 pins and 36-38 pins are connected to inner lead frame.



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	v _{cc}	-0.3 ~ +7.0	V	1
All Input and Output Voltage	V _T	$-0.3 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T_{stg}	-55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Inmut Valtage	V _{IH}	2.2	_	$V_{CC} + 0.3$	V
Input Voltage	V_{IL}	-0.3	_	0.8	V

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V \pm 10%, V_{SS} = 0V, T_a = 0 \sim 70°C)

Item		Symbol	Test Condition	Min.	Max.	Unit
Summly Comment	Active	Active I_{CC} $V_{CC} = 5.5V$, $ID_{OUT} = 0mA$, $t_{RC} = Min$.			50	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μΑ
Input Leakage Cu	rrent	I _{IL}	$V_{IN} = 0 \sim V_{CC}$	-	10	μΑ
Output Leakage C	Current	I _{OL}	$\overline{\text{CE}} = 2.2\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$		10	μΑ
Output Valtage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
Output Voltage		V _{OL}	$I_{OL} = 1.6 \text{mA}$		0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}	-	15	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

\blacksquare AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V $\pm~10\,\%$, V $_{SS}$ = 0V, T_a = 0 $\sim~70\,^{\circ}C)$

Item	Symbol	HN62	414-17	HN62414-20		Unit
nem	Symbol	Min.	Max.	Min.	Max.	Onit
Read Cycle Time	t _{RC}	170		200	_	ns
Address Access Time	t _{AA}	_	170	_	200	ns
CE Access Time	t _{ACE}	_	170	_	200	ns
OE Access Time	t _{OE}	_	70	_	100	ns
BHE Access Time	t _{BHE}	_	170	_	200	ns
Output Hold Time From Address Change	t _{DHA}	0	_	0	_	ns
Output Hold Time From CE	t _{DHC}	0	_	0	_	ns
Output Hold Time From OE	t _{DHO}	0	_	0	_	ns
Output Hold Time From BHE	t _{DHB}	0	_	0	_	ns
CE to Output in High Z	t _{CHZ} *	_	70		70	ns
OE to Output in High Z	t _{OHZ} *	_	70	_	70	ns
BHE to Output in High Z	t _{BHZ} *		70	_	70	ns
CE to Output in Low Z	t _{CLZ}	10	_	10	_	ns
OE to Output in Low Z	t _{OLZ}	10		10	_	ns
BHE to Output in Low Z	t _{BLZ}	10	_	10	_	ns

NOTE: * t_{CHZ}, t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

• Test Conditions

• Input Pulse Level: 0.8 ~ 2.4V

• Input and Output Timing Reference Level: 1.5V


• Input Rise and Fall Time: 10ns

• Output Load: 1 TTL gate + CL = 100pF

(including scope and jig capacitance)

TIMING WAVEFORM


• Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}') (1)



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

• Word Mode, Byte Mode Switch (2)



NOTES:

- 1. \overline{CE} and \overline{OE} are enable $A_{17} \sim A_0$ are valid.
- 2. $D_{15}/A-1$ pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not apply to them.

HN62314B Series_Preliminary

524,288 × 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN62314B is a 4-Mbit CMOS mask-programmable ROM organized as 524,288-words \times 8-bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62314B, which provides large capacity of 4M bits, is ideally suited for kanji character generators.

■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible


- Byte-wide Data Organization
- Pin Compatible with JEDEC

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN62314BP-17/20	170/200ns	600 mil 32 pin Plastic DIP
HN62314BF-17/20	170/200ns	32 pin Plastic SOP

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V _{CC}	-0.3 ~ +7.0	V	1
All Input and Output Voltage	V_{T}	$-3.0 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	−55 ~ +125	°C	
Temperature Under Bias	T _{bias}	−20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Innut Valtage	V_{IH}	2.2	_	$V_{CC} + 0.3$	V
Input Voltage	V_{IL}	-0.3	_	0.8	V

\blacksquare DC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V $\pm~10\,\%,~V_{SS}$ = 0V, T_a = 0 $\sim~70\,^{\circ}C)$

Item		Symbol	Test Condition	Min.	Max.	Unit
Supply Current	Active	I _{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0$ mA, $t_{RC} = Min$.	_	50	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μΑ
Input Leakage Cu	rrent	$ I_{IL} $	$V_{IN} = 0 \sim V_{CC}$		10	μΑ
Output Leakage C	Current	I _{OL}	$\overline{\text{CE}} = 2.2\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$	_	10	μΑ
Output Voltage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
Output voltage		V_{OL}	$I_{OL} = 1.6 \text{mA}$		0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}		15	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)


Item	Symbol	HN62314B-17		HN62314B-20		Unit	
Helli	Symbol	Min.	Max.	Min.	Max.	Oint	
Read Cycle Time	t _{RC}	170	_	200		ns	
Address Access Time	t _{AA}		170	_	200	ns	
CE Access Time	t _{ACE}	_	170	_	200	ns	
OE Access Time	t _{OE}	_	70	_	100	ns	
Output Hold Time From Address Change	t _{DHA}	0		0	_	ns	
Output Hold Time From CE	t _{DHC}	0		0	_	ns	
Output Hold Time From OE	t _{DHO}	0	_	0		ns	
CE to Output in High Z	t _{CHZ} *	_	70	_	70	ns	
OE to Output in High Z	t _{OHZ} *	_	70	_	70	ns	
CE to Output in Low Z	t _{CLZ}	10	_	10		ns	
OE to Output in Low Z	t _{OLZ}	10		10	_	ns	

NOTE: * t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

• Test Conditions

- Input Pulse Level: 0.8 ~ 2.4V
- Input and Output Timing Reference Level: 1.5V
- Input Rise and Fall Time: 10ns
- Output Load: 1 TTL gate + CL = 100pF (including scope and jig capacitance)

■ TIMING WAVEFORM



NOTES:

- 1. t_{DHA} , t_{DHC} , t_{DHO} ; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

HN62344B Series_Preliminary

524,288 × 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN62344B is a 4-Mbit CMOS mask-programmable ROM organized as 524,288-words \times 8-bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62344B, which provides large capacity of 4M bits, is ideally suited for kanji character generators.

■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible


- Byte-wide Data Organization
- Pin Compatible with JEDEC

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN62344BP	100ns	600 mil 32 pin Plastic DIP
HN62344BF	100ns	32 pin Plastic SOP

■ BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V _{CC}	-0.3 ∼ +7.0	V	1
All Input and Output Voltage	V_{T}	$-3.0 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	−55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS $(V_{SS} = 0V, T_a = 0 \sim 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Innut Valtage	V _{IH}	2.4		$V_{CC} + 0.3$	V
Input Voltage	V_{IL}	-0.3	_	0.45	V

\blacksquare DC ELECTRICAL CHARACTERISTICS (V $_{CC} = 5V~\pm~10\%,~V_{SS} = 0V,~T_a = 0~\sim~70^{\circ}C)$

Item		Symbol	Test Condition	Min.	Max.	Unit
Supply Current	Active	I_{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0$ mA, $t_{RC} = Min$.		70	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μΑ
Input Leakage Cu	rrent	$ I_{IL} $	$V_{IN} = 0 \sim V_{CC}$	_	10	μΑ
Output Leakage C	Current	I _{OL}	$\overline{\text{CE}} = 2.4\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$		10	μA
Output Voltage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
Output voltage		V _{OL}	$I_{OL} = 1.6 \text{mA}$		0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}		15	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)


Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	100	_	ns
Address Access Time	t _{AA}		110	ns
CE Access Time	t _{ACE}		100	ns
OE Access Time	t _{OE}		50	ns
Output Hold Time From Address Change	t _{DHA}	0	_	ns
Output Hold Time From CE	t _{DHC}	0	_	ns
Output Hold Time From OE	t _{DHO}	0	_	ns
CE to Output in High Z	t _{CHZ} *	_	40	ns
OE to Output in High Z	t _{OHZ} *		40	ns
CE to Output in Low Z	t _{CLZ}	5	_	ns
OE to Output in Low Z	t _{OLZ}	5	_	ns

NOTE: * t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Test Conditions

- Input Pulse Level: 0.45 ~ 2.4V
- Input and Output Timing Reference Level: 1.5V
- Input Rise and Fall Time: 10ns
- Output Load: 1 TTL gate + CL = 100pF (including scope and jig capacitance)

■ TIMING WAVEFORM



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

524288-Word × 16-Bit/1048576-Word × 8-Bit CMOS Mask Programmable ROM

HN62408 Series is a 8-Mbit CMOS mask-programable ROM organized either as 524288-word x 16-Bit or as 1048576-Wod x 8-Bit. It can be operated with a battery because of low power consumption. The large capacity of 8M bits is optimum for a kanji character generator.


Features

- Single 5 V
- · Wired OR is permitted for the output in three states
- TTL compatible
- · Address access time: 200 ns (max)
- Low power: Active 100 mW (typ)
 Standby 5 μW (typ)
- Byte-Wide or Word-Wide Data Organization (switched by BHE terminal)

Ordering Information

Type No.	Address Access Time	Package
HN62408P	200 ns	600 mil 42-pin plastic DIP
HN62408FP	200 ns	44-pin plastic QFP

Pin Arrangement




Note: The specifications of this device are subject to change without notice.

Please contact your nearest Hitachi's Sale Dept. regarding specifications.



Block Diagram



BHE = VIH: 16 bits (D15-D0) BHE = VIL: 8 bits (D7-D0)

*1: A-1 is least significant address input, and D14-D8 are of high impedance.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	Vcc	-0.3 to +7.0	V
Terminal voltage*1	VT	-0.3 to Vcc + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Bias temperature	Tbias	-20 to +85	°C

Note: *1. With respect to Vss.

Rrecommended Operating Conditions (Vss = 0 V, Ta = $0 \text{ to } +70^{\circ}\text{C}$)

•	•	•	,			
Item	Symbol	Min	Тур	Max	Unit	
Power supply voltage	Vcc	4.5	5.0	5.5	V	
Innut voltage	VIH	2.2		Vcc + 0.3	V	
Input voltage	VIL	-0.3		0.8	V	

DC Characteristics (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = $0 \text{ to} + 70^{\circ}\text{C}$)

Item		Symbol	Min	Max	Unit	Test Conditions
_	Active	Icc		50	mA	$V_{CC} = 5.5 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $I_{RC} = Min$
Power supply current	Standby	Isb		30	μА	$Vcc = 5.5 \text{ V}, \overline{CE} \ge Vcc - 0.2 \text{V}$
Input leak current		I L1		10	μА	$V_{IN} = 0$ to V_{CC}
Output leak current		Ito	_	10	μΑ	$\overline{\text{CE}} = 2.2 \text{ V}, \text{ Vout} = 0 \text{ to Vcc}$
Output waltana		Vон	2.4		V	Іон = −205 μA
Output voltage		Vol		0.4	V	IoL = 1.6 mA

Capacitance (VCC = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25°C , Vin = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance*1	Cin		15	pF
Output capacitance*1	Cout		15	pF

Note: *1. This parameter is sampled and not 100% tested.

AC Operating Characteristics (Vcc = 5 $V\pm10\%$, Vss = 0 V, Ta = 0 to +70°C) Test Conditions


Input pulse level: 0.8 to 2.4 V Output load: 1 TTL gate + C_L = 100 pF I/O timing reference level: 1.5 V (including jig capacitance)

Input rise/fall time: 10 ns

input noonan time. To no				
Item	Symbol	Min	Max	Unit
Cycle time	trc	200		ns
Address access time	taa		200	ns
CE access time	tace		200	ns
OE access time	toe		100	ns
BHE access time	t BHE	_	200	ns
Output Hold Time from Address Chang	e tdha	0		ns
Output Hold Time from CE	IDHC	0		ns
Output Hold Time from OE	tDHO	0		ns
Output Hold Time from BHE	tонв	0		ns
CE to Output in High Z	tcHz*1		70	ns
OE to Output in High Z	toHz*1		70	ns
BHE to Output in High Z	tBHZ*1		70	ns
CE to Output in Low Z	tclz	10		ns
OE to Output in Low Z	tolz	10		ns
BHE to Output in Low Z	tBLZ	10		ns

Note: *1 tCHZ, and tBHZ define the time at which the output goes to the high impedance state and is not referenced to output voltage level.

Timing Waveform Word Mode (BHE = "VIH") or Byte Mode (BHE = "VIL")



Notes: 1. tdha, tdhc, tdho;

Determined by whichever is faster.


2. taa, tace, toe;

Determined by whichever is slower.

3. tclz, tolz;

Determined by whichever is slower.

Switching between Word Mode and Byte Mode



Notes: 1. \overline{CE} , \overline{OE} are of selected status. A18-A0 are fixed.

D15/A-1 terminal is of output state when BHE = VIH, CE and OE are of selected state.
 At this time, an input signal that is of the inverse phase to the output should not be impressed.

HN62308B Series

1048576 × 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN62308B is a 8-Mbit CMOS mask-programmable ROM organized as 1048576-words \times 8-bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62308B, which provides large capacity of 8M bits, is ideally suited for kanji character generators.

■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible


- Byte-wide Data Organization
- Pin Compatible with JEDEC

■ ORDERING INFORMATION


Type No.	Access Time	Package	
HN62308BP	200ns	600 mil 32 pin Plastic DIP	
HN62308BF	200ns	32 pin Plastic SOP	

■ BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	v_{cc}	-0.3 ~ +7.0	V	1
All Input and Output Voltage	V_{T}	$-3.0 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	-55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	v
Input Voltage	V_{IH}	2.2	_	$V_{CC} + 0.3$	V
	V _{IL}	-0.3	_	0.8	V

\blacksquare DC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V \pm 10%, V $_{SS}$ = 0V, T_a = 0 \sim 70°C)

Item		Symbol	Test Condition	Min.	Max.	Unit
Summly Cumment	Active	I _{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0mA$, $t_{RC} = Min$.		50	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μA
Input Leakage Cu	rrent	I _{IL}	$V_{IN} = 0 \sim V_{CC}$	I –	10	μA
Output Leakage Current I _{OL}		I _{OL}	$\overline{\text{CE}} = 2.2\text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$		10	μΑ
Output Valtage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
Output Voltage		V _{OL}	$I_{OL} = 1.6 \text{mA}$		0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}	_	15	pF
Output Capacitance	C _{OUT}		15	pF

NOTE: * This parameter is sampled and not 100% tested.

\blacksquare AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5V $\pm~10\%$, V $_{SS}$ = 0V, T_a = 0 $\sim~70^{\circ}C)$


Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	200	_	ns
Address Access Time	t _{AA}		200	ns
CE Access Time	t _{ACE}	_	200	ns
OE Access Time	t _{OE}		100	ns
Output Hold Time From Address Change	t _{DHA}	0	-	ns
Output Hold Time From CE	t _{DHC}	0		ns
Output Hold Time From OE	t _{DHO}	0		ns
CE to Output in High Z	t _{CHZ} *		70	ns
OE to Output in High Z	t _{OHZ} *	_	70	ns
CE to Output in Low Z	t _{CLZ}	10		ns
OE to Output in Low Z	t _{OLZ}	10		ns

NOTE: * t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Test Conditions

- Input Pulse Level: 0.8 ~ 2.4V
- Input and Output Timing Reference Level: 1.5V
- Input Rise and Fall Time: 10ns
- Output Load: 1 TTL gate + CL = 100pF (including scope and jig capacitance)

■ TIMING WAVEFORM



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

HN66403P Series

524,288 \times 16-Bit/1,048,576 \times 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN66403P is an 8-Mbit CMOS mask-programmable ROM module consisted of 2 pieces of HN62404 products and HD74HC00 equivalent product. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN66403P, which provides large capacity of 8M bits, is ideally suited for kanji character generators.

■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible

- Byte-wide or Word-wide Data Organization with BHE
- Pin Compatible with HN62408P

■ ORDERING INFORMATION

Type No.	Access Time	Package
HN66403P	250ns	600 mil 42 pin Plastic DIP

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT

HN66403P					
1.4					
A18	1	42 🔲 NC			
A ₁₇	2	41 🔲 A8			
A7 🗌	3	40 🔲 A9			
A6 🗌	4	39 🔲 A ₁₀			
A5 🗌	5	38 🔲 A ₁₁			
A4 🗌	6	37 🔲 A ₁₂			
A3 🗌	7	36 🔲 A ₁₃			
A2 🗌	8	35 🔲 A ₁₄			
A1 🗌	9	34 🔲 A ₁₅			
A0 🗌	10	33 🔲 A ₁₆			
CE [11	32 🔲 BHE			
Vss 🗌	12	31 🔲 V _{SS}			
OE [13	30 D ₁₅ /A-1			
D ₀	14	29 🔲 D7			
D8 [15	28 🔲 D ₁₄			
D1 [16	27 🔲 D6			
D9 [17	26 🔲 D ₁₃			
D ₂	18	25 🔲 D ₅			
D10 [19	24 🔲 D ₁₂			
D3 [20	23 🔲 D4			
D ₁₁	21	22 Vcc			
	(Top View)				

BHE = V_{IH} ; 16-bit ($D_{15} \sim D_0$) BHE = V_{IL} ; 8-bit ($D_7 \sim D_0$)

^{*} A-1 is least significant address. When BHE is "low", D₁₄ ~ D₈ goes the high impedance state.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V _{CC}	-0.3 ∼ +7.0	V	1
All Input and Output Voltage	V _T	$-0.3 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	−55 ~ +125	°C	
Temperature Under Bias	T _{bias}	−20 ~ +85	°C	

NOTE: 1. With respect to V_{SS}.

RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$, $T_a = 0 \sim 70$ °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input Voltage	V _{IH} (1)	2.2		$V_{CC} + 0.3$	V
	V _{IH} (2)	$V_{\rm CC} \times 0.7$		$V_{CC} + 0.3$	V
	V_{IL}	-0.3	_	0.8	V

NOTE:

1. Others except A₁₈, $\overline{\text{CE}}$

2. A₁₈, $\overline{\text{CE}}$

\blacksquare DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V \pm 10%, V_{SS} = 0V, T_a = 0 \sim 70°C)

Item		Symbol	Test Condition	Min.	Max.	Unit
Crambri Cramont	Active	I_{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0$ mA, $t_{RC} = Min$.	_	50	mA
Supply Current	Standby	I _{SB}	$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$	_	30	μΑ
Input Leakage Cu	rrent	I _{IL}	$V_{IN} = 0 \sim V_{CC}$	_	10	μΑ
Output Leakage C	Current	I _{OL}	$\overline{\text{CE}} = \text{V}_{\text{CC}} \times 0.7, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$	_	10	μΑ
Output Voltage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
		V_{OL}	$I_{OL} = 1.6 \text{mA}$	_	0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}		15	pF
Output Capacitance	C _{OUT}		15	pF

NOTE: * This parameter is sampled and not 100% tested.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70^{\circ}C$)

Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	250	_	ns
Address Access Time	t _{AA}		250	ns
CE Access Time	t _{ACE}		250	ns
OE Access Time	t _{OE}		100	ns
BHE Access Time	t _{BHE}		250	ns
Output Hold Time From Address Change	t _{DHA}	0	_	ns
Output Hold Time From CE	t _{DHC}	0		ns
Output Hold Time From OE	t _{DHO}	0	_	ns
Output Hold Time From BHE	t _{DHB}	0		ns
CE to Output in High Z	t _{CHZ} *	_	120	ns
OE to Output in High Z	t _{OHZ} *	_	70	ns
BHE to Output in High Z	t _{BHZ} *	_	70	ns
CE to Output in Low Z	t _{CLZ}	10	_	ns
OE to Output in Low Z	t _{OLZ}	10		ns
BHE to Output in Low Z	t _{BLZ}	10	_	ns

NOTE: * t_{CHZ}, t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

• Test Conditions

• Input Pulse Level: $0.8 \sim 2.4V$

Other except pin A₁₈, $\overline{\text{CE}}$

• Input and Output Timing Reference Level: 1.5V


• Input Rise and Fall Time: 10ns

• Output Load: 1 TTL gate + CL = 100pF

(including scope and jig capacitance)

TIMING WAVEFORM


• Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}') (1)



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

• Word Mode, Byte Mode Switch (2)



NOTES:

- 1. \overline{CE} and \overline{OE} are enable $A_{18}\,\sim\,A_0$ are valid.
- 2. $D_{15}/A-1$ pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not apply to them.

HN624016 Series

1,048,576 \times 16-Bit/2,097,152 \times 8-Bit CMOS MASK Programmable Read Only Memory

■ DESCRIPTION

The HN624016 is a 16-Mbit CMOS mask-programmable ROM organized either as 1048576 words by 16 bits or as 2097152 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN624016, which provides large capacity of 16M bits, is ideally suited for kanji character generators.

■ FEATURES


- Single +5V Power Supply
- Three-State Data Output for OR-Tieing
- TTL Compatible


- Byte-wide or Word-wide Data Organization with BHE



Type No.	Access Time	Package
HN624016P	200ns	600 mil 42 pin Plastic DIP
HN624016F	200ns	48 pin Plastic SOP

■ BLOCK DIAGRAM





BHE = V_{IH} ; 16-bit ($D_{15} \sim D_0$) BHE = V_{IL} ; 8-bit ($D_7 \sim D_0$)

* A-1 is least significant address. When BHE is "low", $D_{14} \sim D_8$ goes the high impedance state.

■ PIN ARRANGEMENT

	HN6240)16P
A ₁₈	1	42 A19
A ₁₇	2	41 🔲 A8
A7 🗌	3	40 🔲 A9
A6 🗌	4	39 🔲 A ₁₀
A ₅	5	38 🔲 A ₁₁
A4 [6	37 🔲 A ₁₂
A3 🗌	7	36 🔲 A ₁₃
A2 [8	35 🔲 A ₁₄
A1 🗌	9	34 🔲 A ₁₅
A0 🗌	10	33 🔲 A ₁₆
CE [11	32 🔲 BHE
Vss 🗌	12	31 🔲 Vss
OE [13	30 D ₁₅ /A-1
D ₀	14	29 🔲 D ₇
D ₈	15	28 🔲 D ₁₄
D1 [16	27 🔲 D ₆
D9 [17	26 D ₁₃
D ₂	18	25 D ₅
D ₁₀	19	24 🔲 D ₁₂
D3 [20	23 🔲 D4
D ₁₁	21	22 Vcc
	(Top Vi	ew)

HN624016F						
A ₁₈	1	48 A19				
A ₁₇	2	47 🗌 A8				
A7 [3	46 A9				
A ₆	4	45 A10				
A5 [5	44 🔲 A ₁₁				
A4 [6	43 A ₁₂				
A3 [7	42 A13				
A2 [8	41 A14				
A1 [9	40 A15				
A0 [10	39 A ₁₆				
NC [11	38 NC				
NC [12	37 NC				
NC [13	36 🔲 NC				
CE [14	35 BHE				
Vss 🗌	15	34 🔲 V _{SS}				
OE [16	33 D ₁₅ /A-1				
D ₀	17	32 D ₇				
D ₈	18	31 D ₁₄				
D1 [19	30 D ₆				
D9 [20	29 D ₁₃				
D ₂	21	28 D ₅				
D ₁₀	22	27 D ₁₂				
D3 [23	26 D4				
D ₁₁	24	25 VCC				
	(Top Vi	ew)				

NOTE: 12-13 pin and 36-37 pin are connected to inner lead frame.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	v_{cc}	-0.3 ~ +7.0	V	1
All Input and Output Voltage	V_{T}	$-0.3 \sim V_{CC} + 0.3$	V	1
Operating Temperature Range	T _{opr}	0 ~ +70	°C	
Storage Temperature Range	T _{stg}	−55 ~ +125	°C	
Temperature Under Bias	T _{bias}	-20 ~ +85	°C	

NOTE: 1. With respect to V_{SS} .

■ RECOMMENDED OPERATING CONDITIONS $(V_{SS} = 0V, T_a = 0 \sim 70^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input Voltage	V _{IH}	2.2		$V_{CC} + 0.3$	V
	V_{IL}	-0.3		0.8	V

\blacksquare DC ELECTRICAL CHARACTERISTICS $(V_{CC}=5V~\pm~10\%,~V_{SS}=0V,~T_a=0~\sim~70^{\circ}C)$

Item		Symbol	Test Condition	Min.	Max.	Unit
Cumply Cumpant	Active	I _{CC}	$V_{CC} = 5.5V$, $ID_{OUT} = 0mA$, $t_{RC} = Min$.	_	50	mA
Supply Current Standby I_{SB} $V_{CC} = 5.5V, \overline{C}$		$V_{CC} = 5.5V, \overline{CE} \ge V_{CC} - 0.2V$		30	μΑ	
Input Leakage Cu	rrent	I _{IL}	$V_{IN} = 0 \sim V_{CC}$	—	10	μΑ
Output Leakage C	urrent	I _{OL}	$\overline{\text{CE}} = 2.2 \text{V}, \text{V}_{\text{OUT}} = 0 \sim \text{V}_{\text{CC}}$	_	10	μΑ
Output Valtage		V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
Output voltage	Output Voltage		$I_{OL} = 1.6 \text{mA}$		0.4	V

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25$ °C, $V_{IN} = 0V$, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance	C _{IN}		15	pF
Output Capacitance	C _{OUT}	_	15	pF

NOTE: * This parameter is sampled and not 100% tested.

\blacksquare AC ELECTRICAL CHARACTERISTICS (V $_{CC} = 5V~\pm~10\%,~V_{SS} = 0V,~T_a = 0~\sim~70^{\circ}C)$

Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t _{RC}	200	_	ns
Address Access Time	t _{AA}	_	200	ns
CE Access Time	t _{ACE}		200	ns
OE Access Time	t _{OE}		100	ns
BHE Access Time	t _{BHE}	_	200	ns
Output Hold Time From Address Change	t _{DHA}	0	_	ns
Output Hold Time From CE	t _{DHC}	0	_	ns
Output Hold Time From OE	t _{DHO}	0	_	ns
Output Hold Time From BHE	t _{DHB}	0		ns
CE to Output in High Z	t _{CHZ} *	_	70	ns
OE to Output in High Z	t _{OHZ} *	was and	70	ns
BHE to Output in High Z	t _{BHZ} *	_	70	ns
CE to Output in Low Z	t _{CLZ}	10		ns
OE to Output in Low Z	t _{OLZ}	10	_	ns
BHE to Output in Low Z	t _{BLZ}	10	_	ns

NOTE: * t_{CHZ}, t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Test Conditions

• Input Pulse Level: 0.8 ~ 2.4V

• Input and Output Timing Reference Level: 1.5V


• Input Rise and Fall Time: 10ns

• Output Load: 1 TTL gate + CL = 100pF

(including scope and jig capacitance)

TIMING WAVEFORM


• Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}') (1)



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

• Word Mode, Byte Mode Switch (2)



NOTES:

- 1. $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are enable $A_{19} \sim A_0$ are valid.
- 2. $D_{15}/A-1$ pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not apply to them.

Section 8 MOS PROM

8



HN58064 Series

8192-word x 8-bit Electrically Erasable and Programmable ROM.


■ FEATURES

- Single 5V Supply
- Address, Data, CE, OE Latches
- Byte Erase / Byte Write Time. 10 ms typ.
- Chip Erase Time 20 ms typ.
- Low Power Dissipation. 300mW typ. (Active)
- 125mW typ. (Standby)
- Comforms to JEDEC Byte-Wide Standard
- Reliable N-channel MNOS Technology
- 10000 Erase/Write Cycles

ORDERING INFORMATION

Type No.	Access Time	Package
HN58064P-25	250ns	600 mil 28 pin Plastic
HN58064P-30	300ns	DIP


■ BLOCK DIAGRAM




■ MODE SELECTION

PINS MODE	CE (20)	OE (22)	WE (27)	I/O (11~13, 15~19)			
Read	V_{IL}	VIL	V _{IH}	Dout			
Standby	V _{IH}	×	×	High Z			
Byte Erase	V_{IL}	V _{IH}	VIL	Din = V _{IH}			
Byte Write	V _{IL}	V _{IH}	VIL	Din			
Chip Erase	VIL	VIL	V_{IL}	Din = V _{IH}			
Deselect	VIL	V _{IH}	V_{IH}	High Z			

X: VIH or VIL



■ PIN ARRANGEMENT



A0 - A12	Address Input
1/00 – 1/07	Data in / Data out
ŌĒ	Output Enable
CE	Chip Enable
WE	Write Enable
Vcc	Power (+5V)
Vss	GND
NC	No Connect

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*1	V _{CC}	-0.6 to +7.0	v
Input Voltage*1	Vin	-0.6 to +7.0	V
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	Tetg	-55 to +125	°C

Note: *1. With Respect to V_{SS}

■ RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	v
	VIL	-0.1	-	0.8	v
Input Voltage	V _{IH}	2.0	_	V _{cc+1}	v
Operating Temperature	Topr	0	-	70	°c

DC AND OPERATING CHARACTERISTICS (Ta = 0 to 70° C, $V_{CC} = 5$ V $\pm 10\%$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	ILI	$V_{CC} = 5.5 \text{V}, V_{in} = 5.5 \text{V}$		_	10	μΑ
Output Leakage Current	ILO	V_{CC} = 5.5V, V_{out} = 5.5/0.4V	_	_	10	μA
VCC Current (Standby)	I _{CC1}	CE = V _{IH}	_	25	40	mA
V _{CC} Current (Active)	I _{CC2}	$\overline{CE} = V_{IL}$	_	60	100	mA
Input Low Voltage	V _{IL}		-0.1	_	0.8	V
Input High Voltage	V_{IH}		2.0	-	V _{CC} +1	v
Output Low Voltage	VOL	<i>IOL</i> = 2.1 mA	_	-	0.4	v
Output High Voltage	VOН	<i>I_{OH}</i> = -400 μA	2.4	-	_	v

EXAMPLE 11. CAPACITANCE $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	-	-	6	pF
Output Capacitance	Cout	$V_{out} = 0V$	-	-	12	pF

■ AC TEST CONDITIONS

Input Pulse Levels:

0.4V to 2.4V

Input Rise and Fall Time: Output Load:

≤ 20ns
1TTL Gate + 100pF

Reference Level for Measuring Timing:

0.8V and 2.0V




■ AC CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%$)

• READ OPERATION

Parameter	Symbol	Symbol Test Condition		HN58064-25		HN58064-30	
	Symbol	Test Condition	min.	max.	min.	max.	Unit
Address to Output Delay	tACC	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	-	250	_	300	ns
CE to Output Delay	tCE	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	_	250	_	300	ns
OE to Output Delay	t _{OE}	$\overline{\text{CE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	_	100	_	150	ns
Address to Output Hold	tОН	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	0	-	0	-	ns
OE High to Output Float	t _{DF}	$\overline{\text{CE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$	0	90	0	130	ns

Note: t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


● WAVE FORM READ CYCLE



• BYTE ERASE AND BYTE WRITE OPERATION

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tAS		0	-	-	ns
Address Hold Time	tAH		100	_	-	ns
CE Setup Time	tCES		0	_	_	ns
CE Hold Time	tCEH		100	-	-	ns
OE Setup Time	toes		0	_	-	ns
OE Hold Time	tOEH		100	-	_	ns
WE Pulse Width	tWEP1		8	10	15	ms
WE High Time	tWEH		1000	_	-	ns
Data Setup Time	tDS		0	-	-	ns
Data Hold Time	†DH		100	-	-	ns

• WAVE FORM ERASE AND WRITE CYCLE




Notes: 1. \overline{CE} or \overline{OE} should be "1" and in Standby Mode or Deselect Mode before Write/Erase operation.
2. I/O0 to I/O7 must be "1" in Byte Erase.

• Read Cycle after Byte Erase or Byte Write

Parameter	C11	Н	N58064-2	25	Н	N58064-3	30	*****
	Symbol	min*1	typ	max	min*1	typ	max	Unit
Address setup time	t _{AS}	0	_	_	0	_	_	ns
Address hold time	^t AH	100	_	_	100	_	_	ns
CE setup time	tCES	0	_	_	0	_		ns
CE hold time	t _{CEH}	100	_	_	100	_	_	ns
OE setup time	t_{DES}	0	_		0			ns
OE hold time	^t DEH	100	_	_	100	_	_	ns
WE pulse width	tWEPI	10	12	15	10	12	15	ms
CE high time	tCH	10	_	_	10	_	_	μs
Data setup time	t _{DS}	0	_	_	0		-	ns
Data hold time	t _{DH}	100	_	_	100	_	_	ns
Address to output delay time	†ACC	250	-	_	300		_	ns
CE to output delay time	t _{CE}	250	_	_	300	_	_	ns
OE to output delay time	^t OE	100	_	_	150	_	_	ns

Note: 1. Use this device in longer cycle than this value.

• Read Timing Waveform after Byte Erase or Byte Write




Notes: 1. \overline{CE} or \overline{OE} should be high and in standby mode or deselect mode before write/erase operation.

2. I/O0 to I/O7 must be "1" in byte erase.

• CHIP ERASE OPERATION

Parameter	Symbol	Test Condition	min	typ	max	Unit
CE Hold Time	tCEH		100	_	_	ns
OE Setúp Time	tOES		0	_	-	ns
OE Hold Time	tOEH		100	-	_	ns
WE Setup Time	tws		0	_	-	ns
WE Pulse Width	twH		15	20	25	ms
WE High Time	tWEH		1000	_	_	ns
Data Setup Time	t _{DS}		0	-	_	ns
Data Hold Time	t _{DH}		100	_	_	ns

• WAVE FORM CHIP ERASE



Notes: 1. $I/O0 \sim 7$ must be "1" in Chip Erase Operation.

2. Don't Care about Address.

HN58C65 Series

8192-word x 8-bit Electrically Erasable and Programmable CMOS ROM

FEATURES

- Single 5V Supply
- On Chip Latches; Address, Data, CE, OE, WE
- Automatic Byte Write 10ms max.
- Automatic Page Write

(32byte) 10ms max.

- Fast Access Time 250ns max.
- Low Power Dissipation . . . 20mW/MHz typ. (Active) . . . 2mW typ. (Standby)
- DATA Polling and Ready/Busy
- Data Protection Circuity on Power On/Power Off
- Conforms to JEDEC Byte-Wide Standard
- Reliable CMOS with MNOS Cell Technology
- 10⁵ Erase/Write Cycles in page mode and 10 year Data Retention

ORDERING INFORMATION


Type No.	Access Time	Package
HN58C65P-25	250ns	600 mil 28 pin Plastic DIP
HN58C65FP-25	250ns	28 pin Plastic SOP

Note) T is added to the end of the type no. for a SOP of 3.0mm (max.) thickness.

(DP-28) HN58C65FP Series (FP-28D/DA)

■ PIN ARRANGEMENT


HN58C65P Series



■ PIN DESCRIPTION

- 1 111 5255111 11011						
Address Input						
Data In/Data Out						
Output Enable						
Chip Enable						
Write Enable						
Ready/Busy						
Power (+5V)						
GND						
No Connect						

BLOCK DIAGRAM



MODE SELECTION

	PINS	(20)	OE (22)	WE (27)	RDY/Busy	I/O (11 – 13, 15 – 19)
MODE		(20)	(22)	(21)	(1)	(11 - 13, 13 - 17)
Read		V_{IL}	V_{IL}	V_{IH}	High Z	Dout
Standby		V_{IH}	×	×	High Z	High Z
Write	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	V_{IL}	V _{IH}	V _{IL}	High Z→ V _{OL}	Din
Deselect		V_{IL}	V_{IH}	V_{IH}	High Z	High Z
Write Inhibit		×	×	V _{IH}	High Z	-
Write Inhibit		×	V _{IL}	X	High Z	-
Data Polling		V_{IL}	V_{IL}	V_{IH}	VOL	Data Out (I/O7)

Note: $X: V_{IL}$ or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*1	V _{CC}	-0.6 to +7.0	v
Input Voltage*1	V _{in}	-0.5 ^{*2} to +7.0	v
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{sta}	-55 to +125	°C

Notes: *1. With respect to V_{SS} . *2. -3.0V for pulse width \leq 50ns.

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input Voltage	V_{IL}	-0.3	-	0.8	V
input voitage	V_{IH}	2.2	_	V _{CC} +1	V
Operating Temperature	Topr	0	_	70	°C

■ DC AND OPERATING CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V±10%)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.5V$ $V_{in} = 5.5V$	-	-	2	μА
Output Leakage Current	I_{LO}	$V_{CC} = 5.5 \text{V}$ $V_{out} = 5.5/0.4 \text{V}$	-	-	2	μΑ
V _{CC} Current (Standby)	I _{CC1}	$\overline{\text{CE}} = V_{IH}$	_	_	1	mA
V Current (Active)	7	Iout=0mA, duty=100%, cycle 1 µs	-		8	mA
V _{CC} Current (Active)	I _{CC2}	lout=0mA, duty=100%, Min. Cycle	_	_	25	mA
Input Low Voltage	V_{IL}		-0.3*1	_	0.8	v
Input High Voltage	v_{IH}		2.2		V _{CC} +1	V
Output Low Voltage	v_{OL}	<i>I_{OL}</i> = 2.1mA	- 1	_	0.4	v
Output High Voltage	V _{OH}	$I_{OH} = -400 \mu A$	2.4	_	-	v

Note: *1. -1.0V for pulse width ≤ 50 ns

■ CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Capacitance	Cin	<i>V</i> _{in} = 0V	-	-	6	pF
Output Capacitance	Cout	V _{out} =0V	_	_	12	pF

■ AC CHARACTERISTICS (T_a =0 to +70°C, V_{CC} =5V±10%)

AC Test Conditions

Input Pulse Levels:

0.40V to 2.4V

Input Rise and Fall Time:

≤ 20ns


Output Load:

1TTL Gate + 100pF

Reference Levels for Measuring Timing: Inputs; 0.8V and 2V Outputs; 0.8V and 2V


Read Operation

Parameter	Symbol	Test Condition	HN58C65-25		Unit	
rarameter	Symbol	rest Condition	min.	max.	Ont	
Address to Output Delay	t _{ACC}	$ \overline{CE} = \overline{OE} = V_{IL} \overline{WE} = V_{IH} $	_	250	ns	
CE to Output Delay	t _{CE}	$ \overline{OE} = V_{IL} \overline{WE} = V_{IH} $	_	250	ns	
OE to Output Delay	t _{OE}	$ \overline{CE} = V_{IL} \overline{WE} = V_{IH} $	10	100	ns	
Address to Output Hold	t _{OH}	$ \overline{CE} = \overline{OE} = V_{IL} \overline{WE} = V_{IH} $	0	-	ns	
OE High to Output Float	t _{DF}	$ \overline{CE} = V_{IL} \overline{WE} = V_{IH} $	0	90	ns	




• Byte Erase and Byte Write Operation (WE Controlled Write Cycle)

Parameter	Symbol	min.	typ.	max.	Unit
Address Setup Time	t _{AS}	0	_	-	ns
CE to Write Setup Time	t _{CS}	0	_	_	ns
Write Pusle Width	t _{WP}	200	_	<u> </u>	ns
Address Hold Time	t _{AH}	150	-	-	ns
Data Setup Time	t _{DS}	100	-	-	ns
Data Hold Time	t _{DH}	20	_	_	ns
CE Hold Time	t _{CH}	0	_	_	ns
OE to Write Setup Time	tOES	0	_	_	ns
OE Hold Time	[†] OEH	0	-	_	ns
Data Latch Time	t _{DL}	100	-	-	ns
Time to Device Busy	t _{DB}	120	-	_	ns
Write Cycle Time	twc	-	-	10	ms
Byte Load Window	t _{BL}	100	_	_	μs




• Byte Erase and Byte Write Operation (TE Controlled Write Cycle)

Parameter	Symbol	min.	typ.	max.	Unit
Address Setup Time	tAS	0	-	_	ns
CE to Write Setup Time	t _{CS}	0	_	_	ns
CE Pulse Width	t _{CW}	200	_	-	ns
Address Hold Time	t _{AH}	150	_	_	ns
Data Setup Time	t _{DS}	100	-	-	ns
Data Hold Time	t _{DH}	20	-	-	ns
CE Hold Time	t _{CH}	0	_	-	ns
OE to Write Setup Time	toes	0	_	-	ns
OE Hold Time	^t OEH	0	_	-	ns
Data Latch Time	t_{DL}	100	_	-	ns
Time to Device Busy	t _{DB}	120	_	_	ns
Write Cycle Time	twc	_	_	10	ms
Byte Load Window	t_{BL}	100	-	-	· µs




• Page Erase and Page Write Operation (WE Controlled Write Cycle)

Parameter	Symbol	min.	typ.	max.	Unit
Address Setup Time	tAS	0	-	-	ns
CE to Write Setup Time	t _{CS}	0	_	-	ns
Write Pusle Width	t _{WP}	200	T -	-	ns
Address Hold Time	t _{AH}	150	-	-	ns
Data Setup Time	t _{DS}	100	-	-	ns
Data Hold Time	t _{DH}	20	_	-	ns
CE Hold Time	t _{CH}	0	_	_	ns
OE to Write Setup Time	toes	0	T -	-	ns
OE Hold Time	t _{OEH}	0	_	_	ns
Data Latch Time	t_{DL}	100	-	-	ns
Time to Device Busy	t _{DB}	120	_	-	ns
Write Cycle Time	t _{WC}	_	-	10	ms
Byte Load Window	t _{BL}	100	_	_	μs
Byte Load Cycle	t _{BLC}	0.3	-	30	μѕ



• Page Erase and Page Write Operation (CE Controlled Write Cycle)

Parameter	Symbol	min.	typ.	max.	Unit
Address Setup Time	tAS	0	_	_	ns
CE to Write Setup Time	t _{CS}	0	_	-	ns
CE Pulse Width	t _{CW}	200	_	_	ns
Address Hold Time	t _{AH}	150	-	-	ns
Data Setup Time	t _{DS}	100	_	-	ns
Data Hold Time	t _{DH}	20	-	-	ns
CE Hold Time	^t CH	0	_	_	ns
OE to Write Setup Time	t _{OES}	0	_	-	ns
OE Hold Time	^t OEH	0	-	-	ns
Data Latch Time	t _{DL}	100	_	-	ns
Time to Device Busy	t _{DB}	120	_	-	ns
Write Cycle Time	twc	-		10	ms
Byte Load Window	t _{BL}	100	_	-	μs
Byte Load Cycle	t _{BLC}	0.3	-	30	μs



Automatic Page Write

Page-mode write feature allows 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 31 bytes can be written in the same manner. Each additional byte load cycle must be started within 30µs of the preceding rising edge of the WE.

DATA Polling

Data polling allows comparison operation to determine the status of the EEPROM. During a write cycle, an attempted read of the last byte written in the EEPROM results in the complement data of that byte at I/O7.

RDY/Busy Signal

RDY/Busy signal can be also used to determine the status of the EEPROM. The RDY/Busy signal has high impedance, except in a write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

WE, CE Pin Operation

program mode by mistake.


During a write cycle, addresses are latched by the falling edge of WE or CE and data is latched by the rising edge of WE or CE.

Data Protection

To protect the data during operation and power on/off, the HN58C65 has the internal functions described below.

1. Data Protection against Noise on Control Pins $(\overline{CE}, \overline{OE}, \overline{WE})$ during Operation During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to

To prevent this phenomenon, the HN58C65 has a noise cancellation function that cuts the noise if its width is 20ns or less in program mode. Be careful not to allow noise of a width of more than 20ns on the control pins.



- 2. Data Protection at V_{CC} On/Off
- 2-1 Prevention of unintentional programming at V_{CC} on/off.

When V_{CC} is turned on or off, the noise on the control pins generated by external circuits (CPU, etc.) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

In addition, when V_{CC} is turned on or off, the input level of on control pins must be held as shown in the table below.

CE	V _{CC}	Х	Х
ŌĒ	x	V_{SS}	x
WE	х	X	v_{CC}

X: Don't care.

HN58C66 Series


8192-Word × 8-Bit CMOS Electrically Erasable and Programmable ROM

The Hitachi HN58C66 is a 64k CMOS EEPROM (electrically erasable and programmable ROM), featuring data protection by program reset. It realizes low power consumption (60 mW typ) and a high level of reliability (10⁵ erase/write cycles and 10 year data retention), employing MNOS memory technology and CMOS process and circuitry technology. No external circuit for data protection is required since a program reset function is added, so its system design is easy. It is suitable for IC cards and memory cards.

Features

- Single 5 V supply
- On chip latches:
 address, data, CE, OE, WE
- Automatic byte write: 10 ms max
 Automatic page write (32 bytes): 10 ms max
- High speed:
 Access time 250 ns max
- Low power dissipation
 - Active mode: 20 mW/MHz typ Standby mode: 2 mW typ
- · Data polling and RDY/Busy
- Data protection circuit on power on/off
- · Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10⁵ erase/write cycles (in page mode) and 10 year data retention
- · Program reset by RES

Pin Arrangement



Ordering Information

Type No.	Access Time	Package
HN58C66P-25	250 ns	600-mil 28-pin plastic DIP (DP-28)
HN58C66FP-25	250 ns	28-pin plastic SOP*1 (FP-28D/DA)


Note: T is added to the end of the type no. for an SOP of 3.00 mm (max) thickness.

Pin Description

Pin Name	Function
A0-A12	Address
I/O0-I/O7	Input/Output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
Vcc	Power supply (+5 V)
Vss	Ground
RDY/Busy	Ready/Busy
RES	Program reset



Block Diagram



Mode Selection

CE	ŌĒ	WE	RDY/Busy	RES	I/O
(20)	(22)	(27)	(1)	(26)	(11–13, 15–19)
Vш	VIL	Vін	High-Z	V _H *1	Dout
Vін	×	×	High-Z	×	High-Z
Vп	VIH	Vш	High-Z→Vol	Vн	Din
Vıl	Vін	Vін	High-Z	Vн	High-Z
×	×	Vін	High-Z	×	
×	$V_{I\!L}$	×	High-Z	×	
Vıl	VIL	VIH	Vol	Vн	Data out (I/O7)
×	×	×	High-Z	VIL	High-Z
	(20) VIL VIH VIL VIL X X VIL	(20) (22) VIL VIL VIH X VIL VIH VIL VIH VIL VIH VIL VIH X X X VIL VIL VIL	(20) (22) (27) VIL VIL VIH VIH X X VIL VIH VIL VIL VIH VIL VIL VIH VIH X X VIH X VIL X VIL VIL VIH	(20) (22) (27) (1) VIL VIL VIH High-Z VIH × × High-Z VIL VIH VIL High-Z→VoL VIL VIH VIH High-Z × × VIH High-Z × × VIH High-Z × VIL × High-Z VIL VIL VIH VOL	(20) (22) (27) (1) (26) V _{IL} V _{IL} V _{IH} High-Z V _H *1 V _{IH} × × High-Z × V _{IL} V _{IH} V _{IL} High-Z ∨ V _{IL} V _{IH} V _{IL} High-Z V _H V _{IL} V _{IH} V _{IH} High-Z V _H × × V _{IH} High-Z × × V _{IL} × High-Z × V _{IL} V _{IL} V _{IH} V _{OL} V _H

Notes: *1. Refer to the recommended DC operating condition.

*2. \times = Don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply voltage*1	Vcc	-0.6 to +7.0	V
Input voltage*1	Vin	-0.5^{*2} to $+7.0$	V
Operating temperature range*3	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: *1. Relative to Vss

*2. Vin min = -3.0 V for pulse width ≤ 50 ns

*3. Including electrical characteristics and data retention

Recommended DC Operating Conditions

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
	VIL	-0.3		0.8	V
Input voltage	Vін	2.2		Vcc + 1	V
-	V_H	Vcc-0.5		Vcc + 1	V
Operating temperature	Topr	0		70	°C

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10 %)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	Iti			2*1	μΑ	Vcc = 5.5 V, Vin = 5.5 V
Output leakage current	Ilo			2	μΑ	Vcc = 5.5 V
						Vout = 5.5/0.4 V
Vcc current (standby)	Icc ₁			1	mA	$\overline{CE} = V_{IH}$
			_	8	mA	Iout = 0 mA, duty = 100%
Vcc current (active)	Icc2					cycle = 1µs
vec current (active)	reez			25	mA	Iout = 0 mA, duty = 100%
						maximum cycle
Input low voltage	Vıl	-0.3*2		0.8	V	
Input high voltage	Vін	2.2		Vcc + 1	V	
niput ingli voltage	Vн	Vcc - 0.5		Vcc + 1	V	
Output low voltage	Vol			0.4	V	IoL = 2.1 mA
Output high voltage	Vон	2.4			V	Іон = -400 μА

Notes: *1. ILI on $\overline{RES} = 100 \mu A \text{ max}$.

*2. VIL min = -1.0 V for pulse width ≤ 50 ns

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Min	Typ·	Max	Unit	Test Conditions
Input capacitance	Cin			6	pF	Vin = 0 V
Output capacitance	Cout			12	pF	Vout = 0 V

AC Characteristics (Ta = 0 to + 70° C, VCC = $5 \text{ V} \pm 10\%$)

Test Conditions

Input pulse levels:

0.4 V to 2.4 V

Input rise and fall time:

≤ 20 ns

Output load:

1TTL Gate + 100 pF

Reference levels for measuring timing:


Inputs; 0.8 V and 2.0 V Outputs; 0.8 V and 2.0 V



Read Cycle

Item	Symbol	Min	Max	Unit	Test Conditions
Address to output delay	tacc		250	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	tce		250	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	toe	10	100	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	tон	0		ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE high to output float	tor	0	90	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
OE figh to output float	tdfr.	******	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
RES to output delay	trr	_	450	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$


Read Timing Waveform



Byte Erase and Byte Write Cycle (WE Controlled)

Item	Symbol	Min	Тур	Max	Unit
Address setup time	tas	0			ns
CE to write setup time	tcs	0			ns
Write pulse width	twp	200			ns
Address hold time	tан	150			ns
Data setup time	tos	100			ns
Data hold time	tDH	20			ns
CE hold time	tсн	0			ns
OE to write setup time	toes	0			ns
OE hold time	toeh	0			ns
Data latch time	tDL	100			ns
Time to device busy	tDB	120			ns
Write cycle time	twc	_		10	ms
Byte load window	tBL	100			μs
Reset protect time	trp	100			μs
Reset high time	tres	1			μs


Byte Erase and Byte Write Timing Waveform (1) (\overline{WE} controlled)



Byte Erase and Byte Write Cycle (\overline{CE} Controlled)

Item	Symbol	Min	Тур	Max	Unit
Address setup time	tas	0			ns
CE to write setup time	tcs	0			ns
Write pulse width	tcw	200	-		ns
Address hold time	tан	150			ns
Data setup time	tos	100			ns
Data hold time	tDH	20			ns
CE hold time	tсн	0			ns
OE to write setup time	toes	0			ns
OE hold time	tоен	0			ns
Data latch time	tDL	100			ns
Time to device busy	tDВ	120			ns
Write cycle time	twc			10	ms
Byte load window	tBL	100			μs
Reset protect time	trp	100			μs
Reset high time	tres	1			μs


Byte Erase and Byte Write Timing Waveform (2) ($\overline{\text{CE}}$ controlled)



Page Erase and Page Write Cycle (WE Controlled)

Item	Symbol	Min	Тур	Max	Unit
Address setup time	tas	0			ns
CE to write setup time	tcs	0			ns
Write pulse width	tcw	200			ns
Address hold time	tah	150			ns
Data setup time	tos	100		_	ns
Data hold time	tDH .	20			ns
CE hold time	tсн	0			ns
OE to write setup time	toes	0			ns
OE hold time	toeh	0	_		ns
Data latch time	tDL	100			ns
Time to device busy	tob	120			ns
Write cycle time	twc			10	ms
Byte load window	tBL	100	_		μs
Byte load cycle	tBLC	0.3		30	μs
Reset protect time	trp	100			μs
Reset high time	tres	1		_	μs


Page Erase and Page Write Timing Waveform (1) (WE Controlled)



Page Erase and Page Write Cycle (CE Controlled)

Item	Symbol	Min	Тур	Max	Unit
Address setup time	tas	0	******		ns
CE to write setup time	tcs	0			ns
Write pulse width	tcw	200			ns
Address hold time	tah	150		******	ns
Data setup time	tos	100			ns
Data hold time	toh	20			ns
CE hold time	tсн	0			ns
OE to write setup time	toes	0			ns
OE hold time	t oeh	0			ns
Data latch time	tol	100			ns
Time to device busy	tob	120			ns
Write cycle time	twc		_	10	ms
Byte load window	tBL	100			μs
Byte load cycle	tBLC	0.3		30	μs
Reset protect time	trp	100			μs
Reset high time	tres	1			μs

Page Erase and Page Write Timing Waveform (2) (CE Controlled)



Functional Description

* Automatic Page Write

Page-mode write feature allows 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 31 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$. Data can be written and accessed 105 times per page. Therefore, page write allows the data to be written 105 times in 32-byte units, 2 x 105 times in 16-byte units, or 4 x 105 times in 8-byte units.

* Data Polling

Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

* RDY/Busy Signal


RDY/Busy signal also allows the status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to VoL after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

* WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

* RES Signal

When RES is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping RES low when Vcc is switched. RES should be high during read and programming because it doesn't provide a latch function.




* Data Protection

Data Protection against Noise on Control Pins (CE, OE, WE) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to program mode by mistake.

To prevent this phenomenon, the HN58C66 has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode.

Be careful not to allow noise of a width of more than 20 ns on the control pins.



HN58C256 Series — Under Development

32768-Word × 8-Bit Electrically Erasable and Programmable CMOS ROM

The Hitachi HN58C256 is an electrically erasable and programmable ROM organized as 32768-word x 8-bit. It realizes high speed, low power consumption, and a high reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 64-byte page reprogramming function to make its erase and write operations faster.

Features

- · Single 5 V supply
- On-chip latches: address, data, CE, OE, WE
- Automatic byte write: 10 ms max
 Automatic page write (64 bytes):


10 ms max

Fast access time: 150 ns max / 200 ns max
 Low power dissipation: 20 mW/MHz, typ (Active)

100 μW max (Standby)

- Data polling
- · Data protection circuit on power on/off
- · Conforms to JEDEC byte-wide standard
- · Reliable CMOS with MNOS cell technology
- 10⁵ erase/write cycles (in page mode) and 10 year data retention

Pin Arrangement



Ordering Information

Type No.	Access Time	Package
HN58C256P-15	150 ns	600-mil 28-pin
HN58C256P-20	200 ns	plastic DIP (DP-28)
HN58C256FP-15	150 ns	28-pin
HN58C256FP-20	200 ns	plastic SOP*1(FP-28D/DA)

Notes: *1. T is added to the end of the type no. for an SOP of 3.00 mm (max) thickness.


Die shipment is also available. Because the die has a \overline{RES} pad, it can perform a reset function (refer to HN58C66 data sheet).

Pin Description

Function
Address
Input/Output
Output enable
Chip enable
Write enable
Power supply
Ground

The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Block Diagram



32768-Word x 8-Bit UV Erasable and Programmable ROM

This Hitachi HN27C256AG is a 256-kbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation.

Fabricated on advanced fine process and high speed circuitry technique, the HN27C256AG makes high speed access time possible for 16 bit microprocessors such as the 8086 and 68000. And low power dissipation in active and standby modes matches our CMOS 256-kbit EPROM.

In programming operation, the HN27C256AG realizes faster programming time than our conventional 256-kbit EPROM by Hitachi's Fast High-Reliability Programming Algorithm.

Pin arrangement, pin configuration and programming voltage are compatible with our 256-kbit EPROM series, therefore existing programmers can be used with the HN27C256AG.

Features

- High reliability and fast programming

Programming voltage: +12.5V DC


Fast High-Reliability Programming Algorithm available

• Device identifier mode


Manufacturer code and device code

Ordering Information

	Type No.	Access Time	Package
Hì	N27C256AG-10	100 ns	
Hì	N27C256AG-12	120 ns	600-mil 28-pin cerdip
H	N27C256 AG-15	150 ns	



Pin Arrangement



Pin Description


Function	
Address	
Input/Output	
Chip enable	
Output enable	
Power supply	
Programming power supply	
Ground	

Note) The specifications of this device are subject to change without notice.

Please contact Hitachi's Sales Dept, regarding specifications,



Block Diagram



Mode Selection

Mode	(20)	ŌĒ (22)	A9 (24)	<i>Vpp</i> (1)	V _{CC} (28)	I/O (11 – 13, 15 – 19)
Read	V_{IL}	V_{IL}	x	v_{CC}	V _{CC}	Dout
Output disable	v_{IL}	v_{IH}	x	V _{CC}	V_{CC}	High Z
Standby	v_{IH}	x	×	V _{CC}	v_{CC}	High Z
Program	V_{IL}	v_{IH}	×	V_{PP}	V _{CC}	Din
Program verify	v_{IH}	v_{IL}	х	V_{PP}	V_{CC}	Dout
Optional verify	V_{IL}	V_{IL}	х	V _{PP}	V_{CC}	Dout
Program inhibit	v_{IH}	v_{IH}	×	V_{PP}	v_{CC}	High Z
Identifier	v_{IL}	V_{IL}	VH*2	V _{CC}	V _{CC}	Code

Notes: 1. x = Don't care.

2. $V_H = 12.0 \text{V} \pm 0.5 \text{V}$.

Absolute Maximum Ratings

Item	Symbol	Value	Unit	
All input and output Voltages*1	Vin, Vout	-0.6*2 to +7.0	V	
A9 input voltage*1	v_{ID}	-0.6*2 to +13.5	v	
Vpp voltage*1	V_{PP}	-0.6 to +13.5	V	
VCC voltage*1	$v_{\rm CC}$	-0.6 to +7.0	V	
Operating temperature range	Topr	0 to +70	°C	
Storage temperature range	Tstg	-65 to +125	°C	
Storage temperature range under bias	Tbias	-10 to +80	°C	

Notes: 1. Relative to VSS. 2. Vin, Vout, VID min = -1.0V for pulse width ≤ 50 ns.



1159

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	-	4	8	pF	Vin = 0V
Output capacitance	Cout	_	8	12	pF	Vout = 0V

Read Operation

DC Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I_{LI}	_	_	2	μА	$Vin = 0V$ to V_{CC}
Output leakage current	I_{LO}	_	_	2	μΑ	Vout = 0V to VCC
Vpp current	I _{PP1}	_	1	20	μА	$V_{PP} = 5.5V$
Standby VCC current Operating	I _{SB1}	_	_	1	mA	CE = VIH
	I _{SB2}		1	20	μА	$\overline{\text{CE}} = V_{CC} \pm 0.3 \text{V}$
	I _{CC1}	_	_	30	mA	$\overline{CE} = V_{IL}$, $Iout = 0 \text{ mA}$
Operating V _{CC} current	I _{CC2}	_		- 30	mA	f = 10 MHz, Iout = 0 mA
	I _{CC} 3		5	15	mA	f = 1 MHz, Iout = 0 mA
Input low voltage*3	v_{IL}	-0.3*1	_	0.8	V	
Input high voltage*3	V_{IH}	2.2	_	V _{CC} +1.0*2	V	
Output low voltage	v_{OL}	-	_	0.45	V	<i>I_{OL}</i> = 2.1 mA
Output high voltage	<i>V_{ОН}</i> 1	2.4	_	_	V	<i>I_{OH}</i> = -1.0 mA
	V _{OH2}	V _{CC} -0.7	_	_	V	$I_{OH} = -100 \ \mu A$

Notes: *1. V_{IL} min = -1.0V for pulse width \leq 50ns. *2. V_{IH} max = V_{CC} + 1.5V for pulse width \leq 20ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed. *3. Only defined for DC and long cycle function test. V_{IL} max = 0.45V, V_{IH} min = 2.4V for AC function test.

AC Characteristics (Ta = 0 to 70° C, $V_{CC} = -5$ V $\pm 10\%$, $V_{PP} = V_{CC}$)

Test condition

 Input pulse levels: 0.45V to 2.4V Input rise and fall times: ≤ 10ns Output load: 1 TTL Gate + 100pF


 Reference Ivels for measuring timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V

Parameter	Symbol	HN27C256AG-10		HN27C256AG-12		HN27C256AG-15		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Omi	Test Conditions
Address to output delay	^t ACC	_	100	-	120		150	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$
CE to output delay	t _{CE}	_	100	_	120	_	150	ns	$\widetilde{\text{OE}} = V_{IL}$
OE to output delay	^t OE		60	_	60		70	ns	$\overline{\text{CE}} = V_{IL}$
OE high to output float	t_{DF}	0	35	0	40	0	50	ns	$\overline{\text{CE}} = V_{IL}$
Address to output hold	^t OH	5	_	5	_	5	_	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$

Note: tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


Read Timing Waveform



Programming Operation

Fast High-Reliability Programming

This device can be programmed by the Fast High-Reliability Programming Algorithm shown in following flowchart. This algorithm offers both faster programming time and high reliability data retention. The theoretical programming time (except blank checking and verifying time) is one-tenth of conventional high performance programming algorithms. Regarding the model and software version of the programmers available with this algorithm, please contact program manufacturer.



DC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I_{LI}	_		2	μА	$Vin = 0V \text{ to } V_{CC}$
Vpp supply current	I_{PP}	_	_	30	mA	$\overline{\text{CE}} = V_{IL}$
Operating VCC current	ICC	_		30	mA	
Input low level	V_{IL}	-0.1*5	_	0.8	v	
Input high level	V_{IH}	2.2	_	V _{CC} +0.5 *6	V	
Output low voltage during verity	V_{OL}		_	0.45	v	$I_{OL} = 2.1 \text{ mA}$
Output high voltage during verify	V _{OH}	2.4			v	I_{OH} = $-400 \mu A$

- Notes: 1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.

 2. V_{PP} must not exceed 13V including overshoot.

 3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} = 12.5V.
 - 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V or 12.5V to V_{IL} when CE = Low.

5. V_{IL} min = -0.6% for pulse width ≤ 20 ns, 6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Test Conditions

 Input pulse levels: 0.45V to 2.4V Input rise and fall times: ≤ 20ns


 Reference levels for measuring timing: Inputs; 0.8V and 2.0V Outputs: 0.8V and 2.0V

	0 - 10 - 10/	0.0.0.			
Parameter	Symbol	Min	Тур	Max	Unit
Address setup time	t _{AS}	2		_	μs
OE setup time	tOES	2	_	_	μs
Data setup time	t _{DS}	2	_		μs
Address hold time	t _A H	0	-	_	μs
Data hold time	^t DH	2	_		μs
Vpp setup time	tVPS	2	_	_	μs
V _{CC} setup time	tVCS	2	_	_	μs
CE initial programming pulth width	tPW	0.19	0.20	0.21	ms
CE overprogramming pulse width	tOPW*1	0.19	-	5.25	ms
Data valid from OE	t _{OE}	0	_	150	ns
OE to output float delay	t_{DF}^{*2}	_	_	130	ns

Notes: 1. Refer to the Fast High-Reliability Programming Fowchart for topw.

2. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


Fast High-Reliability Programming Timing Waveform



High Performance Programming

This device can be applied the high performance programming algorithm shown in following flow-chart. This algorithm is as same as our 256-kbit EPROM series so existing programmers can be used

with this device. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I_{LI}	-	_	2	μА	$Vin = 0V \text{ to } V_{CC}$
Vpp supply current	Ipp	-		30	mA	$\overline{\text{CE}} = V_{IL}$
Operating VCC current	I _{CC}	_		30	mA	
Input low level	v_{IL}	-0.1*5	_	0.8	v	
Input high level	V_{IH}	2.2	-	V _{CC} +0.5*6	V	
Output low voltage during verify	v_{OL}		-	0.45	v	<i>I_{OL}</i> = 2.1 mA
Output high voltage during verify	V _{OH}	2.4	_	_	V	I_{OH} = -400 μ A

Notes: 1. VCC must be applied before Vpp and removed after Vpp.

VPP must not exceed 13V including overshoot.
 An influence may be had upon device reliability if the device is installed or removed while VPP = 12.5V.

4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} = Low. 5. V_{IL} min = -0.6V for pulse width \leq 20ns.

6. If V_{IH} is over the specified maximum value, programming operation, cannot be guaranteed.

AC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Test Conditions

 Input pulse levels: 0.45V to 2.4V Input rise and fall times: ≤ 20 ns

Reference levels for measuring timing: Inputs; 0.8V and 2.0V


Outputs; 0.8V and 2.0V

Parameter	Symbol	Min	Typ	Max	Unit
Address setup time	tAS	2			μs
OE setup time	t _{OES}	2			μs
Data setup time	^t DS	2		_	μs
Address hold time	t _{AH}	0		_	μs
Data hold time	^t DH	2	_	-	μs
Vpp setup time	t VPS	2	_	-	μs
V _{CC} setup time	t VCS	2			μs
CE initial programming pulth width	t _{PW}	0.95	1.0	1.05	ms
CE overprogramming pulse width	tOPW*1	2.85	_	78.75	ms
Data valid from OE	[†] OE	0	_	150	ns
OE to output float delay	t _{DF} *2	-		130	ns

Notes: 1. Refer to the high performance programming flowchart for topw.

2. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

High Performance Programming Timing Waveform



Erase

Erasure of HN27C256AG is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W·sec/cm².

Mode Description

Device Identifier Mode

Programming condition of EPROM is various according to EPROM manufacturers and device types. It may cause miss operation. To countermeasure it, some EPROMs provide maker identifier code. Users can write EPROM by reading out write condition coded before shipped. Some commercial programmers can set write condition by recognizing this code. This function enables effective program. Regarding commercial programmers that can recognize this device's identifier code, please contact programmer maker.

HN27C256AG Series Identifier Code

Identifier	A0 (10)	I/O7 (19)	I/O6 (18)	I/O5 (17)	I/O4 (16)	I/O3 (15)	I/O2 (13)	I/O1 (12)	I/O0 (11)	Hex Data
Manufacturer code	V_{IL}	0	0	0	0	0	1	1	1	07
Device code	V_{IH}	0	0	1	1	0	0	0	1	31

Notes: 1. $A9 = 12.0V \pm 0.5V$.

^{2.} A1 – A8, A10 – A14, \overline{CE} , \overline{OE} = V_{IL} .



HN27C256HG Series

32768-Word x 8-Bit CMOS UV Erasable and Programmable ROM

The Hitachi HN27C256HG is a 256-kbit ultraviolet erasable and electrically programmable ROM, featuring sub-100-ns access times.

The HN27C256HG realizes access time of 70ns and 85ns, employing the advanced fine process and high speed circuitry technique.

The timing conditions such as access time or output hold time are designed as same as our byte-wide SRAMs', allowing to use with SRAMs on the same memory board by the same read timings. So its board design in 16-bit microprocessor systems is easy.

Also, the HN27C256HG realizes faster programming time than our conventional 256-kbit EPROM by Hitachi's Fast High-Reliability Programming Algorithm.

Pin arrangement, pin configuration and programming voltage are compatible with our 256-kbit EPROM series, therefore existing programmers can be used with the HN27C256HG.

Features

- High speed Access time 70/85ns (max.)
- Low power dissipation

Active mode 30 mW (typ.) (f = 1 MHz)

High reliability and fast programming

Programming voltage: +12.5V DC


Fast High-Reliability Programming Algorithm available

• Device identifier mode


Manufacturer code and device code

Ordering Information

_	Type No.	Access Time	Package
	HN27C256HG-70	70 ns	(00 11 20 11
	HN27C256HG-85	85 ns	600-mil 28-pin cerdip




Pin Arrangement



Pin Description

Pin Name	Function
A0 - A14	Address
I/O0-IO7	Input/Output
C E	Chip enable
ŌĒ	Output enable
VCC	Power supply
V _{PP}	Programming power supply
VSS	Ground

Block Diagram



Mode Selection

Mode	(20)	ŌE (22)	A9 (24)	<i>V_{PP}</i> (1)	V _{CC} (28)	I/O (11 - 13, 15 - 19)
Read	v_{IL}	v_{IL}	×	V _{CC}	V _{CC}	Dout
Output disable	v_{IL}	v_{IH}	×	v_{CC}	VCC	High Z
Standby	V_{IH}	х	×	v_{CC}	V _{CC}	High Z
Program	v_{IL}	V_{IH}	×	V_{PP}	VCC	Din
Program verify	V_{IH}	v_{IL}	×	V_{PP}	v_{CC}	Dout
Optional verify	v_{IL}	V_{IL}	×	V_{PP}	v_{CC}	Dout
Program inhibit	V_{IH}	V_{IH}	×	V_{PP}	v_{CC}	High Z
Identifier	v_{IL}	V_{IL}	V _H *2	V _{CC}	v_{CC}	Code

Notes: 1. x = Don't care2. $V_H = 12.0V \pm 0.5V$.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
All input and output voltages*1	Vin, Vout	-0.6*2 to +7.0	V
A9 input voltage*1	V_{ID}	-0.6*2 to +13.5	v
Vpp voltage*1	V_{PP}	-0.6 to +13.5	v
V _{CC} voltage*1	V _{CC}	-0.6 to +7.0	v
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-65 to +125	°C
Storage temperature range under bias	Tbias	-10 to +80	°C

Notes: 1. Relative to VSS.

2. Vin, Vout, V_{ID} min = -1.0V for pulse width \leq 50ns.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	Cin	_	4	8	pF	Vin = 0V
Output capacitance	Cout	_	8	12	pF	Vout = 0V

Read Operation

DC Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I_{LI}	_	_	2	μА	$Vin = 0V$ to V_{CC}
Output leakage current	I_{LO}	_	_	2	μА	$Vout = 0V$ to V_{CC}
Vpp current	I _{PP1}	_	1	100	μА	$V_{PP} = 5.5 \text{V}$
Standby VCC current	I_{SB}	-		15	mA	$\overline{\text{CE}} = V_{IH}$
	I _{CC1}	_	_	30	mA	$\overline{\text{CE}} = V_{IL}$, $Iout = 0 \text{ mA}$
Operating VCC current	I _{CC2}	-	_	50	mA	f = 15 MHz, Iout = 0 mA
	I _{CC3}	_	5	15	mA	f = 1 MHz, Iout = 0 mA
Input low voltage*3	V_{IL}	-0.3*1	_	0.8	V	
Input high voltage*3	V_{IH}	2.2		V _{CC} +1.0*2	V	
Output low voltage	V_{OL}	_	_	0.45	v	<i>I_{OL}</i> = 2.1 mA
Output high valtage	V _{OH1}	2.4		_	V	<i>I_{OH}</i> = -1.0 mA
Output high voltage	V _{OH2}	V _{CC} -0.7		-	V	$I_{OH} = -100 \ \mu A$

Notes: 1. V_{IL} min = -1.0V for pulse width ≤ 50ns.
2. V_{IH} max = V_{CC} + 1.5V for pulse width ≤ 20ns.

If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.
3. Only defined for DC and long cycle function test. V_{IL} max = 0.45V, V_{IH} min = 2.4V for AC function test.

AC Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$, $V_{PP} = V_{CC}$)

Test conditions


• Input pulse levels: 0.45V to 2.4V Input rise and fall times:
 ≤ 10ns Output load: 1 TTL Gate + 100 pF

 Reference levels for measuring timing: Input; 1.5V Outputs; 1.5V

D	Complea 1	HN27C256 HG-70		HN27C256 HG-85		- Unit	t Test Conditions
Parameter	Symbol -	Min	Max	Min	Max	- Omi	Test Colluttions
Address to output delay	^t ACC	_	70		85	ns	$\overline{CE} = \overline{OE} = VIL$
CE to output delay	t _{CE}	_	70		85	ns	$\overline{\text{OE}} = V_{IL}$
OE to output delay	tOE		40		45	ns	$\overline{\text{CE}} = V_{IL}$
OE high to output float	t_{DF}	0	30	0	30	ns	$\overline{\text{CE}} = V_{IL}$
Address to output hold	t _{OH}	5		5		ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$


 t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Read Timing Waveform



Programming Operation

This device can be programmed by the Fast High-Reliability Programming Algorithm shown in following flowchart. This algorithm offers both faster programming time and high reliability data retention. The theoretical programming time (except blank checking and verifying time) is one-tenth of conventional high performance programming algorithms. Regarding the model and software version of the programmers available with this algorithm, please contact program manufacturer.



DC Characteristics $(Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}, V_{CC} = 6\text{V} \pm 0.25\text{V}, V_{PP} = 12.5\text{V} \pm 0.5\text{V})$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I_{LI}	_	_	2	μА	$Vin = 0V$ to V_{CC}
Vpp supply current	Ipp	_	_	30	mA	$\overline{\text{CE}} = V_{IL}$
Operating V _{CC} current	I _{CC}	_	_	30	mA	
Input low level	v_{IL}	-0.1*5	_	0.8	V	
Input high level	V_{IH}	2.2	_	V _{CC} +0.5 *6	V	
Output low voltage during verify	v_{OL}	_	_	0.45	V	I_{OL} = 2.1 mA
Output high voltage during verify	V_{OH}	2.4	_	_	V	$I_{OH} = -400 \ \mu A$

- Notes: 1. VCC must be applied before Vpp and removed after Vpp.
 - 2. Vpp must not exceed 13V including overshoot.
 - 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5 \text{V}$.
 - 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} = Low.

 - V_{IL} min = -0.6V for pulse width ≤ 20ns.
 If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.



AC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Test Conditions

Input pulse levels: 0.45V to 2.4V Input rise and fall times: ≤ 20 ns


Reference levels for measuring timing: Inputs; 0.8V and 2.0V Outputs; 0.8V and 2.0V

Parameter	Symbol	Min	Тур	Max	Unit
Address setup time	t _{AS}	2	_	_	μs
OE setup time	tOES	2	_		μs
Data setup time	t _{DS}	2	_		μs
Address hold time	^t AH	0	_	_	μs
Data hold time	^t DH	2	_	_	μs
Vpp setup time	tVPS	2			μs
VCC setup time	tVCS	2	_		μs
$\overline{\text{CE}}$ initial programming pulth width	tPW	0.19	0.20	0.21	ms
CE overprogramming pulse width	tOPW*1	0.19	_	5.25	ms
Data valid from OE	t _{OE}	0	_	150	ns
OE to output float delay	t_{DF}^{*2}	_	_	130	ns

Notes: 1. Refer to the Fast High-Reliability Programming Flowchart for topw.


 tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Fast High-Reliability Programming Timing Waveform



High Performance Programming

This device can be applied the high performance programming algorithm shown in following flowchart. This algorithm is as same as our 256-kbit EPROM series, so existing programmers can be used with this device. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

•	,				•	
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I_{LI}	_	_	2	μА	$Vin = 0V$ to V_{CC}
Vpp supply current	Ipp		_	30	mA	$\overline{\text{CE}} = V_{IL}$
Operating VCC current	ICC	_	-	30	mA	
Input low level	V_{IL}	-0.1*5	_	0.8	V	
Input high level	V_{IH}	2.2	_	V _{CC} +0.5 *6	V	
Output low voltage during verify	v_{OL}	-		0.45	v	<i>I_{OL}</i> = 2.1 mA
Output high voltage during verify	V _{OH}	2.4	_	_	v	$I_{OH} = -400 \ \mu A$

Notes: 1. VCC must be applied before Vpp and removed after Vpp.

- 2. VPP must not exceed 13V including overshot.
- 3. An influence may be had upon device reliability if the device is installed or removed while Vpp = 12.5V.
- 4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{CE} = Low$. 5. V_{IL} min = -0.6V for pulse width ≤ 20 ns.
- 6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Test Conditions

Input pulse levels: 0.45V to 2.4V
Input rise and fall times: ≤ 20ns


Reference levels for measuring timing: Inputs; 1.5V
 Outputs; 1.5V

Symbol	Min	Тур	Max	Unit
t _{AS}	2	_	_	μs
tOES	2		-	μs
t_{DS}	2	_	_	μs
t_{AH}	0	_	_	μs
t_{DH}	2	_	-	μs
typs	2	-	-	μs
tVCS	2	_	_	μs
tPW	0.95	1.0	1.05	ms
tOPW*1	2.85	_	78.75	ms
t _{OE}	0	_	150	ns
t_{DF}^{*2}	_	_	130	ns
	tAS tOES tDS tAH tDH tVPS tVCS tPW tOPW*1	$\begin{array}{c cccc} t_{AS} & 2 \\ t_{OES} & 2 \\ t_{DS} & 2 \\ t_{AH} & 0 \\ t_{DH} & 2 \\ t_{VPS} & 2 \\ t_{VCS} & 2 \\ t_{PW} & 0.95 \\ t_{OPW}^{*1} & 2.85 \\ t_{OE} & 0 \\ \end{array}$	tAS 2 tOES 2 tDS 2 tAH 0 tDH 2 tVPS 2 tVCS 2 tPW 0.95 1.0 tOPW*1 2.85 - tOE 0 -	tAS 2 - - tOES 2 - - tDS 2 - - tAH 0 - - tDH 2 - - tVPS 2 - - tVCS 2 - - tPW 0.95 1.0 1.05 tOPW*1 2.85 - 78.75 tOE 0 - 150

Notes: 1. Refer to the high performance programming flowchart for topw.

 tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

High Performance Programming Timing Waveform



Erase

Erasure of HN27C256HG is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W·sec/cm².

Mode Description

Device Identifier Mode

Programming condition of EPROM is various according to EPROM manufacturers and device types. It may cause miss operation. The countermeasure it, some EPROMs provide maker identifier code. Users can write EPROM by reading out write condition coded before shipped. Some commercial programmers can set write condition by recognizing this code. This function enables effective program. Regarding commercial programmers that can recognize this device's identifier code, please contact programmer maker.


HN27C256HG Series Identifier Code

Identifier	A0 (10)	I/O7 (19)	I/O6 (18)	I/O5 (17)	I/O4 (16)	I/O3 (15)	I/O2 (13)	I/O1 (12)	I/O0 (11)	Hex Data
Manufacturer code	V_{IL}	0	0	0	0	0	1	1	1	07
Device code	V_{IH}	0	0	1	1	0	0	0	1	31


Notes: 1. $A9 = 12.0V \pm 0.5V$.

2. A1 – A8, A10 – A14, \overline{CE} , \overline{OE} = V_{IL} .


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT-FREQUENCY




ACCESS TIME - SUPPLY VOLTAGE




ACCESS TIME - SUPPLY VOLTAGE




ACCESS TIME - AMBIENT TEMPERATURE




OUTPUT VOLTAGE vs. OUTPUT CURRENT




OUTPUT VOLTAGE vs. OUTPUT CURRENT



STANDBY CURRENT vs. SUPPLY VOLTAGE



STANDBY CURRENT vs. AMBIENT TEMPERATURE



HN27512G Series

65536-word x 8-bit UV Erasable and Programmable ROM

The HN27512G is a 65536-word by 8-bit erasable and electrically programmable ROM. This device is packaged in a 28-pin dual in-line package with transparent window. The transparent window allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can then be written into the device.

FEATURES

• Single Power Supply +5V ±5%

High Performance Program Voltage: +12.5V D.C.
 Programming High Performance Programming

Operations

• Static No Clocks Required

 Inputs and Outputs TTL Compatible During Both Read and Program Modes

Low Stand-by Current 40mA (max.)


Device Identifier Mode Manufacturer Code and Device


Code

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN27512G-25	250ns	600 mil 20 min Condin
HN27512G-30	300ns	600 mil 28 pin Cerdip

■ BLOCK DIAGRAM





PIN ARRANGEMENT



MODE SELECTION

Pins	CE (20)	<u>ŌĒ</u> / <i>Vpp</i> (22)	A9 (24)	V _{CC} (28)	I/O (11 ~ 13, 15 ~ 19)
Read	v_{IL}	v_{IL}	×	V _{CC}	Dout
Output Disable	V_{IL}	V_{IH}	×	VCC	High Z
Standby	v_{IH}	×	×	VCC	High Z
High Performance Program	V_{IL}	V _{PP}	×	VCC	Din
Program Verify	V_{IL}	V_{IL}	×	VCC	Dout
Program Inhibit	v_{IH}	V _{PP}	×	VCC	High Z
Identifier	V_{IL}	V_{IL}	V _H *2	VCC	Code

Notes) *1. X . . . Don't care

*2. V_H : 12.0V ± 0.5V.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +125	°C
Storage Temperature Range Under Bias	Tbias	-10 to +80	°C
All Input and Output Voltages*1	V _{IN} , V _{out}	-0.6 to +7	V
Voltage on Pin 24 (A9)*1	v_{ID}	-0.6 to +13.5	V
V _{PP} Voltage*1	V _{PP}	-0.6 to +14.0	V
V _{CC} Voltage*1	V _{CC}	-0.6 to +7	V

Note) *1. with respect to VSS.

■ READ OPERATION

• DC AND OPERATING CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V ±5%)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	V _{IN} = 5.25V	-	-	10	μА
Output Leakage Current	I _{LO}	$V_{out} = 5.25 \text{V} / 0.45 \text{V}$	_	-	10	μА
V _{CC} Current (Standby)	I _{CC1}	$\overline{\text{CE}} = V_{IH}$	-	-	40	mA
V _{CC} Current (Active)	I _{CC2}	$\overline{CE} = \overline{OE} = V_{IL}$	-	45	100	mA
Input Low voltage	V_{IL}		-0.1*1	-	0.8	V
Input High Voltage	V _{IH}		2.0	-	$V_{CC}+1^{*2}$	V
Output Low Voltage	VOL	I_{OL} = 2.1 mA	-	_	0.45	V
Output High Voltage	V _{OH}	$I_{OH} = -400 \mu A$	2.4	_	_	V

Notes) *1. -0.6V for pulse width \leq 20ns *2. V_{CC} + 1.5V for pulse width \leq 20ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.

• AC CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Took Condition	HN275	12G-25	HN275	Unit	
rarameter	Symbol	Test Condition	min.	max.	min.	max.	Oiiit
Addres to Output Delay	t _{ACC}	$\overline{CE} = \overline{OE} = V_{IL}$	-	250	_	300	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{IL}$	_	250	-	300	ns
OE to Output Delay	t _{OE}	$\overline{CE} = V_{IL}$	-	100	T -	120	ns
OE High Output Float	t _{DF}	$\overline{CE} = V_{IL}$	0	60	0	105	ns
Address to Output Hold	tон	$\overline{CE} = \overline{OE} = V_{IL}$	0	-	0	-	ns

Note: t_{DF} is defined as the time at which the Output achieves the open circuit condition and Data is no longer driven.


• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Levels: 0.45V to 2.4V

Input Rise and Fall Time: \leq 20ns

Output Load: 1 TTL Gate +100pF Reference Level for Measuring Timing: 0.8V and 2.0V




• CAPACITANCE ($T_a = 25^{\circ}\text{C}$, f = 1MHz)

	Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Capacitance	except $\overline{\mathrm{OE}}/V_{PP}$	C _{in1}	V _{in} = 0V	-	4	6	pF
	$\overline{\mathrm{OE}}/V_{PP}$ Pin	Cin2	V _{in} = 0V	-	12	20	pF
Output Capacitano	e	Cout	V _{out} = 0V	-	8	12	pF

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm show in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High performance Programming Flowchart

■ HIGH PERFORMANCE PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS ($T_q = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	V _{IN} = 5.25V	-	_	10	μА
Output Low Voltage During Verify	VOL	I _{OL} = 2.1 mA	-	-	0.45	v
Output High Voltage During Verify	V _{OH}	$I_{OH} = -400 \mu A$	2.4	-	-	V
V _{CC} Current (Active)	I _{CC2}		-	-	100	mA
Input Low Level	V_{IL}		-0.1*1	-	0.8	V
Input High Level	V _{IH}		2.0	-	V _{CC} +0.5	*2 V
V _{PP} Supply Current	I _{PP}	$\overline{CE} = V_{IL}$	_	-	50	mA

Notes) *1. -0.6V for pulse width ≤ 20 ns.

• AC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Address Setup Time	tAS		2	-	-	μs
Data Setup Time	t _{DS}		2	_	-	μs
Address Hold Time	t _{AH}		0	-	_	μs
Data Hold Time	t _{DH}		2	-	_	μs
OE Hold Time	^t OEH		2	_	-	μs
CE to Output Float Delay	t _{DF} *1		0	-	130	ns
V _{PP} Setup Time	t _{VPS}		2	_	-	μs
V _{CC} Setup Time	tvcs		2	-	-	μs
CE Pulse Width During Initial Programming	t _{PW}		0.95	1.0	1.05	ms
CE Pulse Width During Overprogramming	t _{OPW} *2		2.85	_	78.75	ms
V _{PP} Recovery Time	t _{VR}		2	-	_	μs
Data Valid from CE	t _{DV}			-	1	μs

Notes: *1. tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.


^{*2.} If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.45V to 2.4V Input Rise and Fall Time: ≤ 20ns

Reference Level for Measuring Timing: 0.8V and 2.0V



ERASE

Erasure of HN27512G is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W · sec/cm².

■ DEVICE IDENTIFIER MODE


The Identifier Mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of EPROM. By this Mode, the device will be automatically matched its own corresponding programming algorithm, using programming equipment.

• HN27512G SERIES IDENTIFIER CODE


Pins	A _o	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex
Identifier	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	Data
Manufacturer Code	V_{IL}	0	0	0	0	0	1	1	1	07
Device Code	V_{IH}	1	0	0	1	0	1	0	0	94

Notes: 1. $A_{\bullet} = 12.0 \pm 0.5 \text{V}$. 2. $A_{1} - A_{8}$, $A_{10} - A_{15}$, $\overline{\text{CE}}$, $\overline{\text{OE}}/V_{PP} = V_{IL}$.


SUPPLY CURRENT VS. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



SUPPLY CURRENT vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HN27C1024HG Series

65536-Word imes 16-Bit CMOS UV Erasable and Programmable ROM

The Hitachi NH27C1024HG is a 1-Mbit (64-kword \times 16-bit) ultraviolet erasable and electrically programmable ROM. Fabricated on new advanced fine process technique, the HN27C1024HG makes high speed access time 85/100 ns (max) possible. (HN27C1024HG is a fastest 1-Mbit EPROM.) Therefore, it is suitable for 16-bit microcomputer systems using high speed microcomputer such as the 8086 and 68000. The HN27C1024HG offers high speed programming using page programming mode.

Features

 Fast high-reliability programming mode and Fast high-reliability page programming mode

Programming voltage:

+12.5 V DC

Fast High-reliability page programming 14 sec (typ)


- High speed inputs and outputs TTL compatible during both read and program modes
- Low power dissipation 60 mW/MHz (typ)
- Device identifier mode

Manufacturer code and device code


· JEDEC standard

Ordering Information

Type No.	Access Time	Package
HN27C1024HG-85	85 ns	600-mil
HN27C1024HG-10	100 ns	40-pin cerdip (DG-40A)



Pin Arrangement




Pin Description

Pin Name	Function
A0-A15	Address
I/O0-I/O15	Input/Output
CE	Chip enable
ŌĒ	Output enable
Vcc	Power supply
Vpp	Programming
V PP	power supply
Vss	Ground
PGM	Programming enable
NC	No connection



Block Diagram



Mode Selection

M- 1-	CE	ŌĒ	PGM	VPP	Vcc	A9	I/O
Mode	(2)	(20)	(39)	(1)	(40)	(31)	(3-10, 12-19)
Read	Vп	VıL	VIH	Vcc	Vcc	×	Dout
Output disable	VIL	Vін	Vи	Vcc	Vcc	×	High-Z
Standby	Vін	×	×	Vcc	Vcc	×	High-Z
Program	VIL	VIH	Vil	VPP	Vcc	×	Din
Program verify	VIL	VıL	Vін	Vpp	Vcc	×	Dout
Page data latch	Vін	VIL	Vін	VPP	Vcc	×	Din
Page program	VIH	VIH	Vп	Vpp	Vcc	×	High-Z
	Vıl	VIL	Vıl				
Program inhibit	VIL	VIH	Vін	Vpp	Vcc		IIIb. 7
i iogiani illilioit	VIH	Vıl	VıL	v PP	v CC	×	High-Z
•	VIH	Vін	VIH				
Identifier	Vп	VIL	Vін	Vcc	Vcc	Vн	Code

Notes: \times = Don't care, $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$

Absolute Maximum Ratings

Item	Symbol	Value	Unit
All input and output voltages*1	Vin, Vout	-0.6^{*2} to $+7.0$	V
A9 input voltage*1	VID	-0.6*2 to +13.5	V
VPP voltage*1	V _{PP}	-0.6 to +13.0	V
Vcc voltage*1	Vcc	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-65 to +125	°C
Storage temperature range under bias	Tbias	-10 to +80	°C

Notes: *1. Relative to Vss

*2. Vin, Vout, VID min = -1.0 V for pulse width ± 50 ns

Capacitance ($Ta = 25^{\circ}C$, f = 1 MHz)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin			12	pF	Vin = 0 V
Output capacitance	Cout			15	pF	Vout = 0 V

Read Operation

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 5%, VPP = Vcc)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	Lı			2	μΑ	Vin = 5.25 V
Output leakage current	Іьо			2	μА	Vout = 5.25 V/0.45 V
VPP current	IPP1		1	20	μΑ	$V_{PP} = 5.5 \text{ V}$
Standby Vcc current	Isв			25	mA	CE = ViH
	Iccı			50	mA	$\overline{CE} = V_{IL}$, Iout = 0 mA
Operating Vcc current	Icc2			110	mA	f = 12 MHz, $Iout = 0 mA$
	Iссз			25	mA	f = 1 MHz, $Iout = 0 mA$
Input low voltage*3	VIL	-0.3*1		0.8	V	
Input high voltage*3	VIH	2.2		Vcc+1.0*2	V	
Output low voltage	Vol			0.45	V	IoL = 2.1 mA
Output high voltage	Vон	2.4			V	Іон = -400 μА

Notes: *1. VIL min = -1.0 V for pulse width ≤ 50 ns.

*2. VIH max = VCC + 1.5 V for pulse width $\leq 20 \text{ ns}$.

If VIH is over the specified maximum value, read operation cannot be guaranteed.

*3. Only defined for DC and long cycle function test.

AC Characteristics (Ta = 0 to 70° C, VCC = 5 V ± 5 %, VPP = VCC) **Test Conditions**

Input pulse levels:

0.45 V to 2.4 V

Output load:

1TTL Gate + 100 pF

• Input rise and fall times: ≤ 10 ns

Reference levels for measuring timing:

Inputs;


1.5V

1.5V Outputs;

T	0 1 1	HN27C1024HG-85		HN27C1024HG-10		Unit	Test Conditions	
Item	Symbol	Min	Max	Min	Max	Onit	rest Conditions	
Address to output delay	tacc		85		100	ns	$\overline{CE} = \overline{OE} = V_{IL}$	
CE to output delay	tce		85		100	ns	OE = Vil	
OE to output delay	toe		45		50	ns	CE = Vil	
OE high to output float	tDF	0	30	0	50	ns	CE = Vil.	
Address to output hold	tон	0		0		ns	$\overrightarrow{CE} = \overrightarrow{OE} = \overrightarrow{VIL}$	


Note: tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Read Timing Waveform



Fast High-Reliability Programming

This device can be applied the programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Characteristics ($Ta = 25^{\circ}C \pm 5^{\circ}C$, $Vcc = 6 V \pm 0.25 V$, $VPP = 12.5 V \pm 0.3 V$)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	Lı	_		2	μΑ	Vin = 6.25 V/0.45 V
Output low voltage during verify	Vol			0.45	V	Iol = 2.1 mA
Output high voltage during verify	Vон	2.4	_		V	$IoH = -400 \mu A$
Operating Vcc current	Icc			50	mA	
Input low level	Vıl	-0.1*5		0.8	V	
Input high level	Vін	2.2		Vcc + 0.5*6	V	
VPP supply current	Iрр			40	mA	$\overline{CE} = \overline{PGM} = V_{1L}$

Notes: *1. VCC must be applied before VPP and removed after VPP.

- *2. VPP must not exceed 13 V including overshoot.
- *3. An influence may be had upon device reliability if the device is installed or removed while VPP = 12.5 V.
- *4. Do not alter VPP either VIL to 12.5 V or 12.5 V to VIL when $\overline{CE} = Low$.
- *5. VIL min = -0.6 V for pulse width ≤ 20 ns.
- *6. If VIH is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics (Ta = 25°C \pm 5°C, Vcc = 6 V \pm 0.25 V, VPP = 12.5 V \pm 0.3 V) Test Conditions

· Input pulse levels:

0.45 V to 2.4 V

· Reference levels for measuring timing:

0.8 V, 2.0 V

Input rise and fall times:


≤ 20 ns

Item	Symbol	Min	Тур	Max	Unit
Address setup time	tas	2			μs
OE setup time	toes	2		_	μs
Data setup time	tos	2			μs
Address hold time	tah	0		-	μs
Data hold time	tон	2	_		μs
OE to output float delay	tor*1	0		130	ns
VPP setup time	tvps	2			μs
Vcc setup time	tvcs	2			μs
PGM initial programming pulse width	tpw	0.19	0.2	0.21	ms
PGM overprogramming pulse width	topw*2	0.19	Management of the Control of the Con	5.25	ms
CE setup time	tces	2	_		μs
Data valid from OE	toe	0		150	ns

Notes: *1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

^{*2.} Refer to the programming flowchart for topw.


Fast High-Reliability Programming Timing Waveform



Fast High-Reliability Page Programming

This device can be applied the high performance page programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without

any voltage stress to the device nor deterioration in reliability of programmed data.



DC Characteristics ($Ta = 25^{\circ}C \pm 5^{\circ}C$, $Vcc = 6 V \pm 0.25 V$, $VPP = 12.5 V \pm 0.3 V$)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI		_	2	μΑ	Vin = 6.25 V/0.45 V
Output low voltage during verify	Vol		_	0.45	V	IoL = 2.1 mA
Output high voltage during verify	Vон	2.4	_		V	Іон = -400 μΑ
Operating Vcc current	Icc			50	mA	
Input low level	Vп	-0.1*5		0.8	V	
Input high level	Vін	2.2		Vcc + 0.5*6	V	
VPP supply current	IPP			50	mA	$\overline{PGM} = V_{IL}$

Notes: *1. VCC must be applied before VPP and removed after VPP.

*2. VPP must not exceed 13 V including overshoot.

*3. An influence may be had upon device reliability if the device is installed or removed while VPP = 12.5 V.

*4. Do not alter VPP either VIL to 12.5 V or 12.5 V to VIL when $\overline{CE} = Low$.

*5. VIL min = -0.6 V for pulse width ≤ 20 ns.

*6. If VIH is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics (Ta = 25°C \pm 5°C, Vcc = 6 V \pm 0.25 V, Vpp = 12.5 V \pm 0.3 V) Test Conditions

Input pulse levels:

0.45 V to 2.4 V

· Reference levels for measuring timing:

• Input rise and fall times:


≤ 20 ns

0.8 V, 2.0 V

Item	Symbol	Min	Тур	Max	Unit
Address setup time	tas	2			μs
OE setup time	toes	2	_		μs
Data setup time	tos	2	_		μs
A.1 1 . 11	tан	0			μs
Address hold time	tahil	2			μs
Data hold time	tDH	2			μs
OE to output float delay	tDF*1	0		130	ns
VPP setup time	tvps	2			μs
Vcc setup time	tvcs	2			μs
PGM initial programming pulse width	tpw	0.19	0.2	0.21	ms
PGM overprogramming pulse width	topw*2	0.19		5.25	ms
CE setup time	tces	2	_		μs
Data valid from OE	toe	0		150	ns
OE pulse width during data latch	tıw	1			μs
PGM setup time	t PGMS	2	_	_	μs
CE hold time	tceh	2			μs
OE hold time	toeh	2	_		μs

Notes: *1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.



Fast High-Reliability Page Programming Timing Waveform

Erase

Erasure of HN27C1024HG is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to "1" after this erasure procedure. The minimum

integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W.sec/cm².

Mode Description

Device Identifier Mode


The device identifier mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of EPROM. By this mode, the device will be automatically matched its own corresponding programming algorithm, using programming equipment.

HN27C1024HG Identifier Code


Identifier	A0	I/O8 to I/O15	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex
	(21)	(10) to (3)	(12)	(13)	(14)	(15)	(16)	(17)	(18)	(19)	Data
Manufacturer code	VıL	×	0	0	0	0	0	1	1	1	07
Device code	VIH	×	1	0	1	1	1	0	1	0	BA

Notes: \times = Don't care, A9 = 12.0 V \pm 0.5 V, A1–A8, A10–A15, CE, OE = VIL, PGM = VIH


Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Supply Current vs. Frequency



Access Time vs. Supply Voltage



Access Time vs. Ambient Temperature




(HITACHI

HN27C101G Series

131072-word X 8-bit CMOS U.V. Erasable and Programmable ROM

- **FEATURES**
- Single Power Supply +5V ±5%
- Fast High-Reliability Program Mode and Fast High-Reliability Page Program Mode Program Voltage: +12.5V DC
- Fast High-Reliability Programming Available
- Static No Clocks Required
- Inputs and Outputs TTL Compatible during Both Read and Program Modes
- Access Time 170/200/250ns (max.)
- Low power Dissipation . . 50mW/MHz typ. (Active Mode)
 5μW typ. (Standby Mode)
- Pin Arrangement 32-Pin JEDEC Standard




■ PIN ARRANGEMENT

	_		
Vpp	$\overline{}$	32	Vcc
A16	2	31	PGM
A15 🗌	3	30	NC
A12 🗀	4	29	A14
A7 🗀	5	28	A13
A6 🗌	6	27	A8
A5 🗀	7	26	A9
A4 🗌	8	25	A11
A3 🗌	9	24	ŌĒ
A2	10	23	A10
A1 [11	22	CE
A0 [12	21] 1/07
1/00	13	20] 1/06
1/01	14	19] 1/05
1/02	15	18] 1/04
Vss	16	17] 1/03
	(Top V	iew)	

■ ORDERING INFORMATION

Type No.	Access Time	Package
 HN27C101G-17	170ns	
HN27C101G-20	200ns	600-mil 32-pin Cerdip
HN27C101G-25	250ns	

BLOCK DIAGRAM



■ MODE SELECTION

Pins	CE	ŌĒ	PGM	VPP	VCC	I/O
Mode	(22)	(24)	(31)	(1)	(32)	(13~15, 17~21)
Read	V_{IL}	VIL	V_{IH}	V _{CC}	Vcc	Dout
Output Disable	V_{IL}	V_{IH}	V _{IH}	V _{CC}	Vcc	High Z
Standby	V_{IH}	X	×	Vcc	Vcc	High Z
Program	VIL	V_{IH}	VIL	V _{PP}	Vcc	Din
Program Verify	V_{IL}	V_{IL}	V _{IH}	V _{PP}	Vcc	Dout
Page Data Latch	V_{IH}	VIL	V_{IH}	V _{PP}	Vcc	Din
Page Program	V_{IH}	V _{IH}	V_{IL}	V _{PP}	Vcc	High Z
	V_{IL}	V _{IL}	V_{IL}			
Program Inhibit	V_{IL}	V _{IH}	V _{IH}	, v	V _{CC}	High Z
Program ininibit	V _{IH}	VIL	V _{IL}	- V _{PP}	, cc	rugii 2
	V _{IH}	V_{IH}	V _{IH}			

Note) 1. X: Don't care

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
All Input and Output Voltage*1	Vin, Vout	-0.6*2 to +7.0	v
V _{PP} Voltage*1	V _{PP}	-0 6 to +13.0	v
V _{CC} Voltage*1	v _{cc}	-0.6 to +7.0	v
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +125	°C
Storage Temperature Range Under Bias	Tbias	-10 to +80	°C

Notes) *1. With respect to VSS

*2. -1.0V for pulse width ≤ 50 ns.

■ READ OPERATION

• DC CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	V _{in} =5.25V	-	-	2	μА
Output Leakage Current	ILO	V _{out} =5.25V/0.45V	-	_	2	μΑ
V _{PP} Current	I _{PP1}	V _{PP} =5.5V	-	1	20	μA
V _{CC} Current	I _{SB1}	CE=V _{IH}	-	-	1	mA
	I _{SB2}	$\overline{\text{CE}} = V_{CC} \pm 0.3\text{V}$	-	1	20	μA
	I _{CC1}	$\overline{CE} = V_{IL}, I_{out} = 0 \text{mA}$	-		30	m A
V _{CC} Current	I _{CC2}	f=5MHz, I _{out} =0mA	-	_	30	mA
	I _{CC3}	f=1MHz, I _{out} =0mA	-	-	15	mA
Input Low Voltage	v_{IL}		-0.3*1	_	0.8	V
Input High Voltage	V_{IH}		2.2	_	$V_{CC}+1^{*2}$	V
Output Low Voltage	VOL	I _{OL} =2.1mA	-	-	0.45	V
Output High Voltage	V _{OH}	$I_{OH} = -400 \mu A$	2.4	_	-	V

Notes) *1. -1.0V for pulse width ≤ 50 ns.

• AC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V ± 5%, $V_{PP} = V_{CC}$)

Parameter	Symbol	Test Conditions	HN27C101G-17		HN27C101G-20		HN27C101G-25		Unit	
rarameter	Symbol	rest Conditions	min.	max.	min.	max.	min.	max.	Ont	
Address to Output Delay	tACC	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	-	170	_	200	_	250	ns	
CE to Output Delay	tCE	$\overline{OE} = V_{IL}$	-	170	-	200	_	250	ns	
OE to Output Delay	tOE	$\overline{\text{CE}} = V_{IL}$	10	70	10	70	10	100	ns	
OE High to Output Float	t _{DF}	$\overline{\text{CE}} = V_{IL}$	0	50	0	50	0	60	ns	
Address to Output Hold	t _{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	_	0	_	0	-	ns	

Note) t_{DF} is defined as the time at which the Output achieves the open circuit condition and Data is no longer driven.

• SWITCHING CHARACTERISTICS

Test Condition Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Time:

≤ 20ns

Output Load:


1 TTL Gate + 100pF

Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V



^{*2.} V_{CC} + 1.5V for pulse width ≤ 20ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.




• CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Capacitance	Cin	V _{in} = 0V	_	-	10	pF
Output Capacitance	Cout	$V_{out} = 0V$	_	-	15	pF

■ FAST HIGH-RELIABILITY PROGRAMMING

This device can be applied the Fast High-Reliability Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



Fast High-Reliability Programming Flowchart

• DC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{in} = 6.25 \text{V}/0.45 \text{V}$	-	_	2	μА
Output Low Voltage during Verify	VOL	I _{OL} = 2.1 mA	-	_	0.45	v
Output High Voltage during Verify	Vон	$I_{OH} = -400 \mu A$	2.4	-	-	v
V _{CC} Current (Active)	Icc		-	-	30	mA
Input Low Level	V_{IL}		-0.1 ^{*5}	_	0.8	V
Input High Level	V _{IH}		2.2	_	V _{CC} +0.5*6	v
V _{PP} Supply Current	I _{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$	-	_	40	mA

Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .

*2. V_{PP} must not exceed 13V including overshoot.

*3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} =12.5V.

*4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} = Low.

*5. -0.6V for pulse width \leq 20ns.

*6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC PROGRAMMING CHARACTERISTICS

 $(T_a=25^{\circ}\text{C} \pm 5^{\circ}\text{C}, V_{CC}=6\text{V} \pm 0.25\text{V}, V_{PP}=12.5\text{V} \pm 0.3\text{V})$

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Address Setup Time	t _{AS}		2	_	-	μs
OE Setup Time	[†] OES		2	-	_	μs
Data Setup Time	t _{DS}		2	_	_	μs
Address Hold Time	t _{AH}		0	-	-	μs
Data Hold Time	[†] DH		2	-	_	μs
OE to Output Float Delay	t_{DF}^{*1}		0	-	130	ns
V _{PP} Setup Time	tVPS		2	-	-	μs
V _{CC} Setup Time	tvcs		2	-	-	μs
PGM Pulse Width during Initial Programming	t _{PW}		0.19	0.2	0.21	ms
PGM Pulse Width during Overprogramming	t _{OPW} *2		0.19	_	5.25	ms
CE Setup Time	t _{CES}		2	-	-	μs
Data Valid from OE	[†] OE		0	-	150	ns

Notes: *1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.

• SWITCHING CHARACTERISTICS

Input Pulse Levels:


0.45V to 2.4V

Input Rise and Fall Time:

≤ 20ns


Reference Levels for Measurement Timing:

Inputs; 0.8V and 2.0V Outputs; 0.8V and 2.0V



■ FAST HIGH-RELIABILITY PAGE PROGRAMMING

This device can be applied the Fast High-Reliability Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



Fast High-Reliability Page Programming Flowchart

• DC PROGRAMMING CHARACTERISTICS (T_a =25°C ±5°C, V_{CC} =6V ±0.25V, V_{PP} =12.5V ±0.3V)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{in} = 6.25 \text{V} / 0.45 \text{V}$	_	-	2	μA
Output Low Voltage during Verify	VOL	I _{OL} = 2.1mA	-	_	0.45	V
Output High Voltage during Verify	V _{OH}	$I_{OH} = -400 \mu A$	2.4	-	-	V
V _{CC} Current (Active)	Icc		_	-	30	mA
Input Low Level	V_{IL}		-0.1 ^{*5}	_	0.8	V
Input High Level	V_{IH}		2.2	-	VCC+0.5 *6	V
V _{PP} Supply Current	Ipp	CE=OE=V _{IH} , PGM=V _{IL}	-	-	50	mA

Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .

*2. V_{PP} must not exceed 13V including overshoot.

*3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} =12.5V.

*4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{\text{CE}}$ =Low. *5. -0.6V for pulse width \leq 20ns

*6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.



AC PROGRAMMING CHARACTERISTICS

 $(T_a=25^{\circ}\text{C} \pm 5^{\circ}\text{C}, V_{CC}=6\text{V} \pm 0.25\text{V}, V_{PP}=12.5\text{V} \pm 0.3\text{V})$

Parameter	Symbol	Test Conditions	mın.	typ.	max.	Unit
Address Setup Time	tAS		2		_	μs
OE Setup Time	toes		2	-	-	μs
Data Setup Time	t _{DS}		2	_	-	μs
Address Hold Time	t _{AH}		0	-	_	μs
Address Hold Tallo	^t AHL		2	_	-	μs
Data Hold Time	t _{DH}		2	_	-	μs
OE to Output Float Delay	t_{DF}^{*1}		0		130	ns
V _{PP} Setup Time	t _{VPS}		2	-	-	μs
V _{CC} Setup Time	tvcs		2	_	-	μs
PGM Pulse Width during Initial Programming	t _{PW}		0.19	0.2	0.21	ms
PGM Pulse Width during Overprogramming	t _{OPW} *2		0.19	-	5.25	ms
CE Setup Time	t _{CES}		2	_	_	μs
Data Valid from OE	t _{OE}		0	-	150	ns
OE Pulse Width during Data Latch	t _{LW}		1	-	-	μs
PGM Setup Time	^t PGMS		2	-	-	μs
CE Hold Time	[†] CEḤ		2	-	-	μs
OE Hold Time	[†] OEH		2	-	_	μs

Notes: *1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.

SWITCHING CHARACTERISTICS

• Test Condition Input Pulse Levels:


0.45V to 2.4V

Input Rise and Fall Time:

≤ 20ns

Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V




■ ERASE


Erasure of HN27C101G is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W·sec/cm²




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. FREQUENCY




ACCESS TIME vs. AMBIENT TEMPERATURE



SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ACCESS TIME vs. SUPPLY VOLTAGE



HN27C301G Series

131072-word X 8-bit CMOS U.V. Erasable and Programmable ROM

FEATURES

- Single Power Supply +5V ±5%
- Fast High-Reliability Program Mode and Fast High-Reliability Page Program Mode


Program Voltage: +12.5V DC
Fast High-Reliability Programming Available

- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Access Time 170/200/250ns (max.)
- Low power Dissipation . . 50mW/MHz typ. (Active Mode)
 5μW typ. (Standby Mode)
- Pin Compatible with 1Mbit MASK ROM (28pin type)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN27C301G-17	170ns	
HN27C301G-20	200ns	600 mil 32 pin Cerdip
HN27C301G-25	250ns	

BLOCK DIAGRAM



(DG-32)

■ PIN ARRANGEMENT



MODE SELECTION

Pins	CE	ŌĒ	PGM	V _{PP}	Vcc	I/O
Mode	(22)	(2)	(31)	(i)	(32)	(13~15, 17~21)
Read	V _{IL}	V_{IL}	V_{IH}	Vcc	Vcc	Dout
Output Disable	V_{IL}	V_{IH}	V _{IH}	Vcc	Vcc	High Z
Standby	V _{IH}	X	×	Vcc	Vcc	High Z
Program	VIL	V _{IH}	V _{IL}	V _{PP}	Vcc	Dın
Program Verify	VIL	V_{IL}	V _{IH}	V_{PP}	Vcc	Dout
Page Data Latch	V _{IH}	V_{IL}	V _{IH}	V _{PP}	V _{CC}	Dın
Page Program	v_{IH}	V_{IH}	V_{IL}	V _{PP}	Vcc	High Z
	v_{IL}	V_{IL}	VIL			
Program Inhibit	V_{IL}	V_{IH}	V_{IH}	- V _{PP}	VCC	High Z
r rogram minor	v_{IH}	V_{IL}	V_{IL}	V PP	, cc	ingii 2
	V_{IH}	V_{IH}	V_{IH}		1	

Note) *1. X: Don't care



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
All Input and Output Voltages*1	Vin, Vout	-0.6*2 to +7.0	v
V _{PP} Voltage*1	V _{PP}	-0 6 to +13.0	v
V _{CC} Voltage*1	V _{CC}	-0.6 to +7.0	v
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +125	°C
Storage Temperature Range Under Bias	Tbias	-10 to +80	°C

*1. With respect to V_{SS} . *2. -1.0V for pulse width \leq 50ns.

READ OPERATION

DC CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Test Conditions	mın.	typ.	max.	Unit
Input Leakage Current	I _{LI}	V _{in} =5.25V	-	-	2	μΑ
Output Leakage Current	ILO	V _{out} =5.25V/0.45V	_	_	2	μA
V _{PP} Current	I _{PP1}	V _{PP} =5.5V	-	1	20	μА
V Current	I _{SB1}	CE = V _{IH}	-	_	1	mA
V _{CC} Current	I _{SB2}	$\overline{\text{CE}} = V_{CC} \pm 0.3 \text{V}$	-	1	20	μΑ
	I _{CC1}	$\overline{CE} = V_{IL}, I_{out} = 0 \text{mA}$	_	-	30	mA
V _{CC} Current	I_{CC2}	f=5MHz, I _{out} =0mA	-	_	30	mA
	I _{CC3}	f=1MHz, I _{out} =0mA	-	_	15	mA
Input Low Voltage	V_{IL}		-0.3*1	_	0.8	V
Input High Voltage	V_{IH}		2.2	-	$V_{CC}+1^{*2}$	V
Output Low Voltage	VOL	I _{OL} =2.1mA	-	_	0.45	V
Output High Voltage	V _{OH}	$I_{OH} = -400 \mu A$	2 4	_	-	V

AC CHARACTERISTICS ($T_a = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 5\%$, $V_{PP} = V_{CC}$)

Parameter S	Symbol Test Conditions	HN27C	301G-17	HN27C301G-20		HN27C301G-25		TT:4	
rarameter	Symbol	1 est Conditions	min.	max.	min.	max.	min.	max.	Unit
Address to Output Delay	tACC	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	170	_	200	_	250	ns
CE to Output Delay	tCE	$\overline{\text{OE}} = V_{IL}$	-	170	_	200	_	250	ns
OE to Output Delay	toE	$\overline{\text{CE}} = V_{IL}$	10	70	10	70	10	100	ns
OE High to Output Float	t _{DF}	$\overline{\text{CE}} = V_{IL}$	0	50	0	50	0	60	ns
Address to Output Hold	t _{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	_	0	-	0	_	ns

Note) tpF is defined as the time at which the Output achieves the open circuit condition and Data is no longer driven.

SWITCHING CHARACTERISTICS

 Test Condition Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Time:


≤ 20ns

1 TTL Gate + 100pF

Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V

Notes) *1. -1.0V for pulse width \leq 50ns. *2. V_{CC} + 1.5V for pulse width \leq 20ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.




• CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Capacitance	Cin	<i>V_{in}</i> = 0V	-	_	10	pF
Output Capacitance	Cout	V _{out} = 0V	_	-	15	pF

■ FAST HIGH-RELIABILITY PROGRAMMING

This device can be applied the Fast High-Reliability Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



Fast High-Reliability Programming Flowchart

• DC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 6.25 \text{V} / 0.45 \text{V}$	-	_	2	μΑ
Output Low Voltage during Verify	VOL	I _{OL} = 2.1 mA	-	_	0.45	V
Output High Voltage during Verify	V _{OH}	$I_{OH} = -400 \mu A$	2.4	_	-	v
V _{CC} Current (Active)	Icc		-	_	30	mA
Input Low Level	V_{IL}		-0.1*5	-	0.8	v
Input High Level	V _{IH}		2.2	-	V _{CC} +0.5*6	v
V _{PP} Supply Current	I _{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$	-	_	40	mA

Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP} . *2. V_{PP} must not exceed 13V including overshoot.

*3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} =12.5V. *4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{\text{CE}}$ = Low. *5. -0.6V for pulse width $\leq 20 \text{ns}$

*6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC PROGRAMMING CHARACTERISTICS

 $(T_a=25^{\circ}\text{C} \pm 5^{\circ}\text{C}, V_{CC}=6\text{V} \pm 0.25\text{V}, V_{PP}=12.5\text{V} \pm 0.3\text{V})$

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Address Setup Time	t _{AS}		2	-	_	μs
OE Setup Time	[†] OES		2	-	-	μs
Data Setup Time	^t DS		2	_	-	μs
/ iress Hold Time	t _{AH}		0	-	-	μs
Data Hold Time	[†] DH		2	_	-	μs
OE to Output Float Delay	t_{DF}^{*1}		0	-	130	ns
V _{PP} Setup Time	tVPS		2	_	-	μѕ
V _{CC} Setup Time	tvcs		2	-	-	μs
PGM Pulse Width during Initial Programming	t _{PW}		0.19	0.2	0.21	ms
PGM Pulse Width during Overprogramming	t _{OPW} *2		0.19	-	5.25	ms
CE Setup Time	t _{CES}		2	-	_	μs
Data Valid from OE	t _{OE}		0	_	150	ns

Notes) *1. tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.



• SWITCHING CHARACTERISTICS

0.45V to 2.4V Input Pulse Levels:

Input Rise and Fall Time:


≤ 20ns

Reference Levels for Measurement

Inputs; 0.8V and 2.0V

Timing:


Outputs; 0.8V and 2.0V



■ FAST HIGH-RELIABILITY PAGE PROGRAMMING

This device can be applied the Fast High-Reliability Page Programming algorithm shown in following flowchart.

This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



Fast High-Reliability Page Programming Flowchart

• DC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter	Parameter Symbol Test Conditions m		min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{in} = 6.25 \text{V}/0.45 \text{V}$		-	2	μA
Output Low Voltage during Verify	VOL	$I_{OL} = 2.1 \mathrm{mA}$	_	_	0.45	V
Output High Voltage during Verify	V _{OH}	I _{OH} = -400μA	2.4		-	V
V _{CC} Current (Active)	Icc		-	_	30	mA
Input Low Level	V_{IL}		-0.1 ^{*5}	_	0.8	V
Input High Level	V_{IH}		2.2	-	V _{CC} +0.5*6	V
V _{PP} Supply Current	IPP	$\overline{CE} = \overline{OE} = V_{IH}, \overline{PGM} = V_{IL}$	_	-	50	mA

Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .

*2. V_{PP} must not exceed 13V including overshoot

*3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} =12 5V.

*4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when CE=Low.
*5. -0.6V for pulse width \leq 20ns.
*6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

• AC PROGRAMMING CHARACTERISTICS (High Performance Page Programming)

 $(T_a=25^{\circ}\text{C} \pm 5^{\circ}\text{C}, V_{CC}=6\text{V} \pm 0.25\text{V}, V_{PP}=12.5\text{V} \pm 0.3\text{V})$

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Address Setup Time	t _{AS}		2	-	-	μs
OE Setup Time	toes		2	_	-	μs
Data Setup Time	t _{DS}		2	_	-	μs
Adress Hold Time	^t AH		0	-	-	μs
	[†] AHL		2	-	-	μs
Data Hold Time	^t DH		2	_	-	μs
OE to Output Float Delay	t_{DF}^{*1}		0	_	130	ns
V _{PP} Setup Time	t _{VPS}		2	_	-	μs
V _{CC} Setup Time	tvcs		2	-	-	μs
PGM Pulse Width during Initial Programming	t _{PW}		0.19	0.2	0.21	ms
PGM Pulse Width during Overprogramming	t _{OPW} *2		0.19	_	5.25	ms
CE Setup Time	t _{CES}		2	-	-	μs
Data Valid from OE	t _{OE}		0	-	150	ns
OE Pulse Width during Data Latch	t _{LW}		1	-	_	μs
PGM Setup Time	t _{PGMS}		2	_	_	μs
CE Hold Time	[†] CEH		2	_	_	μs
OE Hold Time	^t OEH		2	_	_	μs

Notes) *1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.

SWITCHING CHARACTERISTICS

Test Condition Input Pulse Levels:


0.45V to 2.4V

Input Rise and Fall Time:

≤ 20ns

Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V



■ ERASE


Erasure of HN27C301G is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W • sec/cm².

SUPPLY CURRENT vs. SUPPLY VOLTAGE


1.6 Ta = 25°C Vim = Vcc/Vss f = 5MHz 1.4 1.2 1.0 0.6 0.6 1.4 1.0 0.6 1.4

SUPPLY CURRENT vs. FREQUENCY


Supply Voltage V_{cc} (V)




ACCESS TIME VS. AMBIENT TEMPERATURE



SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ACCESS TIME vs. SUPPLY VOLTAGE



HN27C256FP Series

32768-word x 8-bit CMOS One Time Electrically Programmable ROM

The HN27C256FP is a 32768-word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN27C256FP are in the "1" State (Output High). Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in a 28 pin plastic flat package (SOP). Therefore, this device cannot be re-written.

(FP-28DA)

FEATURES

Low Power Dissipation 40mW/MHz max. (Active Mode)
 110μW max (Standby Mode)

300ns max. (HN27C256FP-30T) ■ PIN ARRANGEMENT

Single Power Supply 5V ± 5%

High Performance Programming . . Program Voltage: +12.5V DC

• Static No Clocks Required


 Inputs and Outputs TTL Compatible During Both Read and Program Modes


• Absolute Max, Rating of Vpp pin. . . 14.0V

Device Identifier Mode..... Manufacturer Code and

Device Code

■ BLOCK DIAGRAM





■ MODE SELECTION

Pins	CE (20)	ŌE (22)	A9 (24)	<i>Vpp</i> (1)	V _{CC} (28)	I/O (11 – 13, 15 – 19)
Read	v_{IL}	V _{IL}	X	VCC	V _{CC}	Dout
Output Disable	v_{IL}	V_{IH}	×	v _{CC}	v _{CC}	High Z
Standby	v_{IH}	×	×	VCC	v _{CC}	High Z
High Performance Program	v_{IL}	V_{IH}	×	V _{PP}	VCC	Din
Program Verify	v_{IH}	V_{IL}	X	V_{PP}	VCC	Dout
Optional Verify	v_{IL}	V_{IL}	×	V_{PP}	VCC	Dout
Program Inhibit	V_{IH}	V_{IH}	X	V_{PP}	VCC	High Z
Identifier	v_{IL}	V _{IL}	V _H *2	VCC	VCC	Code

Notes) *1. X: Don't care. *2. V_H : 12.0 ± 0.5 V.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	•c
Storage Temperature Range Under Bias	Tbias	-10 to +80	°C
All Input and Output Voltage*1	V _{IN} , V _{OUT}	-0.6*2 to +7	v
Voltage on Pin 24 (A9)*1	v_{ID}	-0.6*2 to +13.5	V
Vpp Voltage*1	Vpp	-0.6 to +14	v
VCC Voltage*1	v _{cc}	-0.6 to +7	v

Notes) *1. With respect to V_{SS} .

*2. -1.0V for pulse width ≤ 50 ns.

■ READ OPERATION

• DC AND OPERATING CHARACTERISTICS (T_a = 0 ~ +70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC})

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	ILI	$V_{in} = 5.25 \text{V}$	-	_	2	μΑ
Output Leakage Current	ILO	$V_{out} = 5.25 \text{V}/0.45 \text{V}$	_	_	2	μΑ
Vpp Current	I _{PP1}	Vpp = 5.5V	-	1	20	μΑ
VCC Current (Standby)	I _{SB} 1	CE = V _{IH}	-	_	1	mA
	I _{SB2}	$\overline{\text{CE}} = V_{CC} \pm 0.3 \text{V}$	- 1	1	20	μΑ
	I _{CC1}	$\overline{\text{CE}} = V_{IL}, I_{out} = 0 \text{ mA}$	-	_	30	mA
VCC Current (Active)	I _{CC2}	$f = 5 \text{ MHz}, I_{out} = 0 \text{ mA}$	-	_	30	mA
	I _{CC} 3	$f = 1 \text{ MHz}, I_{out} = 0 \text{ mA}$	_	_	8	mA
I W14	V _{IL}		-0.3 ^{*1}	_	0.8	V
Input Voltage	v_{IH}		2.2	_	V _{CC} +1.0*2	V
	VOL	<i>IOL</i> = 2.1 mA	_	_	0.45	V
Output Voltage	V _{OH1}	I _{OH} = -400 μA	2.4	_	-	V
	V _{OH2}	$I_{OH} = -100 \mu A$	V _{CC} -0.7	_	-	v

Notes) *1. -1.0V for pulse width ≤ 50 ns. *2. $V_{CC} + 1.5V$ for pulse width ≤ 20 ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.

• AC CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC})

Parameter S	Cours had			56FP-25T	HN27C2		
Parameter	Symbol	Test Condition	Min	Max	Min	Max	Unit
Address to Output Delay	t _{ACC}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	250	_	300	ns
CE to Output Delay	tCE	$\overline{\text{OE}} = V_{IL}$	_	250	-	300	ns
OE to Output Delay	tOE	$\overline{\text{CE}} = V_{IL}$	10	100	0	120	ns
OE High to Output Float	tDF	$\overline{CE} = V_{IL}$	0	60	0	105	ns
Address to Output Hold	tOH	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	_	0	-	ns

Note: tpF is defined as the time at which the Output achieves the open circuit condition and Data is no longer driven.


SWITCHING CHARACTERISTICS TEST CONDITION

Input pulse levels: 0.45V to 2.4V

Input rise and fall time: \leq 20ns

Output load: 1 TTL Gate +100pF

Reference level for measuring timing: 0.8V and 2.0V




● CAPACITANCE (Ta=25°C, f=1MHz)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit.
Input Capacitance	Cin	V _{in} = 0 V	-	4	6	pF
Output Capacitance	Cout	<i>V_{out}</i> = 0 V	-	8	12	pF

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

■ HIGH PERFORMANCE PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS (T_a =25°C±5°C, V_{CC} =6V±0.25V, V_{PP} =12.5V±0.3V)

Parameter	Symbol	Test Condition	mın.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 6.25 \text{V}/0.45 \text{V}$	_	_	2	μА
Output Low Voltage During Verify	VOL	$I_{OL} = 2.1 \text{ mA}$	-		0.45	v
Output High Voltage During Verify	V _{OH}	$I_{OH} = -400 \mu A$	2.4	-		v
VCC Current (Active)	Icc2		-	_	30	mA
Input Low Level	V_{IL}		-0.1*5	_	0.8	v
Input High Level	V_{IH}		2.2	_	V _{CC} +0.5*6	v
V _{PP} Supply Current	I _{PP2}	$\overline{CE} = V_{IL}$	-	_	40	mA

*1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.

*2. V_{PP} must not exceed 14V including overshoot.

*3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} = 12.5V.

*4. Do not alter V_{PP} either V_{IL} to 12.5V or 12 5V to V_{IL} when CE = Low.

*5. -0.6V for pulse width ≤ 20ns.

*6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

• AC PROGRAMMING CHARACTERISTICS (Ta=25°C±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.3V)

Parameter	Symbol	Test Condition	mın.	typ.	max.	Unit
Address Setup Time	t _{AS}		2	_	-	μs
OE Setup Time	tOES		2	_	_	μs
Data Setup Time	t _{DS}		2	_	_	μs
Address Hold Time	†AH		0	-	_	μs
Data Hold Time	t _{DH}		2	_	-	μs
OE to Output Float Delay	t _{DF} *1		0	-	130	ns
V _{PP} Setup Time	t _{VPS}		2	-	_	μs
V _{CC} Setup Time	t _{VCS}		2	-	-	μs
CE Pulse Width During Initial Programming	t _{PW}		0.95	1.0	1.05	ms
CE Pulse Width During Overprogramming	t _{OPW} *2		2.85	_	78.75	ms
Data Valid from OE	tOE		0	-	150	ns


Notes: *1. tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven. *2. Refer to the programming flowchart for topw.

SWITCHING CHARACTERISTICS **TEST CONDITION**

Input pulse level: 0.45V to 2.4V Input rise and fall time: ≤20ns

Reference level for

measuring timing: 0.8V and 2V




HN27C256FP IDENTIFIER MODES

Pins	A _o	I/O,	I/O ₆	I/O _s	I/O ₄	I/O ₃	I/O ₂	I/O,	I/O _o	Hex
Identifier	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	Data
Manufacturer Code	v_{IL}	0	0	0	0	0	1	1	1	07
Device Code	V_{IH}	1	0	1	1	0	0	0	0	В0

Notes: 1. $A_9 = 12.0V \pm 0.5V$. 2. $A_1 - A_8$, $A_{10} - A_{14}$, \overline{CE} , $\overline{OE} = V_{IL}$.


RECOMMENDED SCREENING CONDITIONS

Before mounting, please make the screening (baking without bias) shown in the right.




Recommended Screening conditions


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



STANDBY CURRENT vs. SUPPLY VOLTAGE



STANDBY CURRENT vs. AMBIENT TEMPERATURE



* See Supply Voltage vs. Active Frequency, Access Time vs. Lord Capacitance, and Output Current vs. Output Voltage (1), (2) of HN27C256G.

HN27512P Series

65536-word x 8-bit One Time Electrically Programmable Read Only Memory

The HN27512P is a 65536-word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN27512P are in the "1" state (Output High). Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in a 28 pin, plastic dual in-line package. Therefore, this device can not be re-written.

FEATURES

Single Power Supply +5V ±5%

High Performance Program Voltage: +12.5V D.C.
 Programming High Performance Programming

Operations

Static No Clocks Required

Inputs and Outputs TTL Compatible During Both Read and
 Decrease Markets

Program Modes

Access Time 250/300ns (max.)

Absolute Max. Rating of 14.0V (max.)

Vpp pin

Low Stand-by Current 40mA (max.)


 Device Identifier Mode Manufacturer Code and Device Code.

. .

Ordering Information


Part No.	Access	Package
HN27512P-25	250ns	600 mil
HN27512P-30	300ns	28-pin Plastic DIP

Block Diagram





Pin Arrangement



Pin Description

Doson pc	1011
Pin Name	Function
A0 - A15	Address
I/O0 - I/O7	Input/Output
CE	Chip Enable
ŌĒ	Output Enable
v_{cc}	Power Supply
V_{PP}	Programming Power Supply
V _{SS}	Ground



■ MODE SELECTION

Pins	(20)	OE/V _{PP} (22)	A9 (24)	V _{CC} (28)	I/O (11 ~ 13, 15 ~ 19)
Read	v_{IL}	V _{IL}	×	VCC	Dout
Output Disable	v_{IL}	V _{IH}	х	VCC	High Z
Standby	v_{IH}	X	×	VCC	High Z
High Performance Program	v_{IL}	V _{PP}	×	VCC	Din
Program Verify	v_{IL}	v_{IL}	X	VCC	Dout
Program Inhibit	v_{IH}	V _{PP}	х	VCC	High Z
Identifier	v_{IL}	v_{IL}	V _H *2	VCC	Code

Notes) *1. X . . . Don't care *2. V_H : 12.0V ± 0.5V.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range Under Bias	Tbias	-10 to +80	°C
All Input and Output Voltages*1	V _{IN} , V _{out}	-0.6 to +7	v
Voltage on Pin 24 (A9)*1	v_{ID}	-0.6 to +13.5	v
V _{PP} Voltage*1	V_{PP}	-0.6 to +14.0	v
V _{CC} Voltage*1	v _{cc}	-0.6 to +7	v

Note) *1. With respect to V_{SS}

■ READ OPERATION

• DC AND OPERATING CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	V _{IN} = 5.25V	-	-	10	μА
Output Leakage Current	I _{LO}	$V_{out} = 5.25/0.45 \text{V}$	-	-	10	μА
V _{CC} Current (Standby)	I _{CC1}	CE = V _{IH}	-	_	40	mA
V _{CC} Current (Active)	I _{CC2}	$\overline{CE} = \overline{OE} = V_{IL}$	-	45	100	mA
Input Low voltage	V_{IL}		-0.1 ^{*1}	-	0.8	V
Input High Voltage	V _{IH}		2.0	-	$V_{CC}+1^{*2}$	V
Output Low Voltage	VOL	I_{OL} = 2.1 mA	-	-	0.45	V
Output High Voltage	Vон	$I_{OH} = -400 \mu A$	2.4	-	-	v

Notes) *1. -0.6V for pulse width ≤ 20 ns *2. $V_{CC} + 1.5V$ for pulse width ≤ 20 ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.

• AC CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Sb.al	Symbol Test Condition		12P-25	HN275	Unit	
rarameter	Symbol	Test Condition	min.	max.	min.	max.	Unit
Addres to Output Delay	t _{ACC}	$\overline{CE} = \overline{OE} = V_{IL}$	_	250	-	300	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{IL}$	_	250	-	300	ns
OE to Output Delay	t _{OE}	$\overline{\text{CE}} = V_{IL}$	T -	100	-	120	ns
OE High Output Float	t_{DF}	$\overline{CE} = V_{IL}$	0	60	0	105	ns
Address to Output Hold	^t OH	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	_	0	_	ns

Note: t_{DF} is defined as the time at which the Output achieves the open circuit condition and Data is no longer driven.


• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Levels: 0.45V to 2.4V

Input Rise and Fall Time: \leq 20ns

Output Load: 1 TTL Gate +100pF Reference Level for Measuring Timing: 0.8V and 2.0V




• CAPACITANCE ($T_a = 25^{\circ}\text{C}$, f = 1MHz)

Para	meter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Capacitance	except $\overline{\mathrm{OE}}/V_{PP}$	C _{in1}	$V_{in} = 0V$	_	4	6	pF
input Capacitance	OE/V _{PP} Pin	Cin2	V _{in} = 0V	-	12	20	pF
Output Capacitance		Cout	V _{out} = 0V	_	8	12	pF

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm show in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High performance Programming Flowchart

■ HIGH PERFORMANCE PROGRAMMING OPERATION

DC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 5.25 \text{V}$	_	-	10	μА
Output Low Voltage During Verify	VOL	I _{OL} = 2.1 mA	_	_	0.45	V
Output High Voltage During Verify	Vон	$I_{OH} = -400 \mu A$	2.4	_	T -	V
V _{CC} Current (Active)	I _{CC2}		_	_	100	mA
Input Low Level	V_{IL}		-0.1*1	-	0.8	V
Input High Level	V_{IH}		2.0	_	V _{CC} +0.5	*2 V
V _{PP} Supply Current	IPP	$\overline{CE} = V_{IL}$	-	_	50	mA

Notes) *1. -0.6V for pulse width ≤ 20 ns

*2. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

• AC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Address Setup Time	tAS		2	-	-	μs
Data Setup Time	t _{DS}		2	-	-	μs
Address Hold Time	t _{AH}		0	-	-	μs
Data Hold Time	t _{DH}		2	-	-	μs
OE Hold Time	t _{OEH}		2	-	-	μs
CE to Output Float Delay	t _{DF} *1		0	-	130	ns
V _{PP} Setup Time	t _{VPS}		2	-	-	μs
V _{CC} Setup Time	tvcs		2	-	-	μs
CE Pulse Width During Initial Programming	tPW		0.95	1.0	1.05	ms
CE Pulse Width During Overprogramming	t _{OPW} *2		2.85	-	78.75	ms
V _{PP} Recovery Time	t _{VR}		2	-	_	μs
Data Valid from CE	t_{DV}		_	-	1	μs


Notes: *1. t_{DF} is de fined as the time at which the output achieves the open circuit condition and data is no longer driven. *2. Refer to the programming flowchart for t_{OPW}.

SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.45V to 2.4V Input Rise and Fall Time: ≤ 20ns

Reference Level for Measuring Timing: 0.8V and 2.0V



■ DEVICE IDENTIFIER MODE

The Identifier Mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of OTPROM. By this Mode, the device will be automatically matched its own corresponding programming algorithm, using programming equipment.


HN27512P SERIES IDENTIFIER CODE

Pins	A _o	Ο,	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex
Identifier	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	Data
Manufacturer Code	V_{IL}	0	0	0	0	0	1	1	1	07
Device Code	V_{IL}	1	0	0	1	0	1	0	0	94


Notes: 1. $A_9 = 12.0V \pm 0.5V$. 2. $A_1 - A_8$, $A_{10} - A_{15}$, \overline{CE} , $\overline{OE}/V_{PP} = V_{IL}$.

■ RECOMMENDED SCREENING CONDITIONS


Before mounting, please make the screening (baking without bias) shown in the right.




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



SUPPLY CURRENT vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HN27C101P/FP Series

131072-word x 8-bit CMOS One Time Electrically Programmable ROM

The HN27C101P Series are 131072-word x 8-bit one time electrically programmable ROM. Initially, all bits of the HN27C101P/FP series are in the "1" state (output high).

Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in 32 pin plastic package, therefore, this device cannot be rewritten and erased.

Features


- - Fast High-Reliability programming available
- Static No clocks required
- Inputs and outputs TTL compatible during both read and program modes

Ordering Information


Type No.	Access time	Package		
HN27C101P-20	200ns	600 mil 32 pin		
HN27C101P-25	250ns	Plastic DIP		
HN27C101FP-20	200ns	32 pin		
HN27C101FP-25	250ns	Plastic SOP		

Pin Description


Pin name	Function
A0 – A16	Address
I/O0 – I/O7	Input/Output
CE	Chip enable
ŌĒ	Output enable
V _{CC}	Power supply
V _{PP}	Programming power supply
V _{SS}	Ground
PGM	Programming enable
NC	No connection



Pin Arrangement



Block Diagram



■ Mode Selection

	C E	ŌĒ	PGM	V _{PP}	v_{cc}	I/O
Mode	(22)	(24)	(31)	(1)	(32)	(13-15, 17-21)
Read	v_{IL}	V_{IL}	v_{IH}	v_{cc}	v_{cc}	Dout
Output Disable	v_{IL}	V _{IH}	v_{IH}	v _{cc}	V _{CC}	High Z
Standby	V _{IH}	Х	Х	v_{cc}	v_{cc}	High Z
Program	v_{IL}	V _{IH}	v_{IL}	V _{PP}	v_{cc}	Din
Program Verify	v_{IL}	v_{IL}	V _{IH}	V _{PP}	v_{cc}	Dout
Page Data Latch	V _{IH}	v_{IL}	V _{IH}	V _{PP}	v_{cc}	Din
Page Program	V _{IH}	V _{IH}	v_{IL}	V _{PP}	v_{cc}	High Z
	v_{IL}	v_{IL}	v_{IL}			
Program Inhibit -	v_{IL}	V _{IH}	v_{IH}	$V_{\mathbf{pp}}$	v_{cc}	High Z
	V _{IH}	v_{IL}	v_{IL}	₹ PP	*CC	iign Z
	V _{IH}	V _{IH}	v_{IH}			

Note) 1. X: Don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
All input and output voltages*1	V _{in} , V _{out}	-0.6*2 to +7.0	v
Vpp voltage*1	V _{PP}	-0.6 to +13.0	V
V _{CC} voltage*1	v_{cc}	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +80	°C

Notes) *1. With respect to V_{SS} *2. -1.0 V for pulse width \leq 50 ns



Read Operation

DC Characteristics (Ta = 0 to $\pm 70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2	μА	V _{in} = 5.25V
Output Leakage Current	I _{LO}	-		2	μА	$V_{out} = 5.25V/0.45V$
V _{PP} Current	I _{PP1}	_	1	20	μΑ	V _{PP} = 5.5V
V _{CC} Current	I _{SB1}	-	_	1	mA	CE = V _{IH}
ACC Cattent	I _{SB2}	_	1	20	μΑ	$\overline{CE} = V_{CC} \pm 0.3V$
	I _{CC1}	_	_	30	mA	$\overline{\text{CE}} = V_{IL}, I_{out} = 0\text{mA}$
V _{CC} Current	I _{CC2}	_	_	30	mA	$f = 5 \text{ MHz}, I_{out} = 0 \text{mA}$
	I _{CC3}	_	_	15	mA	$f = 1 \text{ MHz}, I_{out} = 0 \text{mA}$
Input Low Voltage	v_{IL}	-0.3*1	_	0.8	V	
Input High Voltage	v_{iH}	2.2	_	V _{CC} +1*2	V	
Output Low Voltage	V _{OL}		_	0.45	v	I _{OL} = 2.1mA
Output High Voltage	V _{ОН}	2.4	_	_	V	$I_{OH} = -400\mu A$

Notes)

*1. -1.0V for pulse width ≤ 50ns.
*2. V_{CC} + 1.5V for pulse width ≤ 20ns. If V_{IH} is over the specified maximum value, read operation cannot be

AC Characteristics (Ta = 0 to $\pm 70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$)

Item	County al	HN270	101-20	HN27C101-25		Unit	Test conditions	
	Symbol	Min	Max	Min	Max	Omt	rest conditions	
Address to output delay	tACC	_	200	-	250	ns	CE=OE=V _{IL}	
CE to output delay	t _{CE}	_	200	_	250	ns	ŌĒ=V _{IL}	
OE to output delay	tọE	10	70	10	100	ns	Œ=V _{IL}	
OE high to output float	tDF	0	50	0	60	ns	CE=VIL	
Address to output hold	t _{OH}	0	_	0	_	ns	Œ=Œ=V _{IL}	

 t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Switching Characteristics

Test Condition

Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Time:


≤ 20ns

Output Load:

1 TTL Gate + 100pF

Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V




Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	Cin	_	_	10	pF	$V_{in} = 0V$
Output Capacitance	Cout	_	_	15	pF	V _{out} = 0V

Fast High-Reliability Programming

This device can be applied the Fast High-Reliability Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Programming Characteristics (Ta = 25° C $\pm 5^{\circ}$ C, V_{CC} = $6V \pm 0.25V$, V_{PP} = $12.5 V \pm 0.3V$)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2	μА	$V_{in} = 6.25 \text{V}/0.45 \text{V}$
Output Low Voltage during Verify	V _{OL}	_	_	0.45	V	I _{OL} = 2.1mA
Output High Voltage during Verify	V _{OH}	2.4	_	_	V	$I_{OH} = -400\mu A$
V _{CC} Current (Active)	I _{CC}	_	_	30	mA	
Input Low Level	V _{IL}	-0.1*5	_	0.8	V	
Input High Level	V _{IH}	2.2	_	V _{CC} +0.5*6	V	
V _{PP} Supply Current	I _{PP}	_	_	40	mA	$\overline{CE} = \overline{PGM} = V_{IL}$

- Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.
 - *2. Vpp must not exceed 13V including overshoot.
 - *3. An influence may be had upon device reliability if the device is installed or removed while Vpp=12.5V.
 - *4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} = Low.
 - *5. -0.6V for pulse width ≤ 20 ns.
 - *6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC Programming Characteristics

 $(Ta = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

Symbol	Min	Typ	Max	Unit	Test Conditions
tAS	2		_	μs	
toes	2	_		μs	
t _{DS}	2	-		μs	
t _{AH}	0	_	_	μs	
tDH	2	_	-	μs	
tDF*1	0	_	130	ns	
tvps	2		_	μs	
tvcs	2	_	_	μs	
tpW	0.19	0.2	0.21	ms	
t _{OPW} *2	0.19	_	5.25	ms	
tCES	2	_		μs	
toE	0	_	150	ns	
	tAS tOES tDS tAH tDH tDF*1 tVPS tVCS tPW tOPW*2 tCES	tas 2 toes 2 tbs 2 that 0 tbh 2 tbp*1 0 tvps 2 tvcs 2 tpw 0.19 topw*2 0.19 tces 2	tas 2 - toes 2 - tbs 2 - that 0 - that 0 - that 0 - the control of	tas 2 toes 2 tbs 2 than 0 tbh 2 tbe 1 0 - 130 tvps 2 tvcs 2 tpw 0.19 0.2 0.21 topw*2 0.19 - 5.25 tces 2	tas 2 μs toes 2 μs tbs 2 μs tbs 2 μs thh 0 μs thh 2 - μs tbf 1 0 - 130 ns tvps 2 μs tvps 2 μs tvps 2 - μs tvps 2 - μs tvcs 2 - μs tpw 0.19 0.2 0.21 ms topw*2 0.19 - 5.25 ms tces 2 μs

Notes) *1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven, *2. Refer to the programming flowchart for t_{OPW} .

Switching Characteristics

Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Time:


≤ 20ns

Reference Levels for Measurement

Inputs; 0.8V and 2.0V

Timing:


Outputs; 0.8V and 2.0V



Fast High-Reliability Page Programming

This device can be applied the Fast High-Reliability Page Programming algorithm shown in following flowchart.

This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Programming Characteristics (Ta = 25° C ± 5° C, V_{CC} = $6V \pm 0.25V$, V_{PP} = $12.5V \pm 0.3V$)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	-	_	2	μΑ	$V_{in} = 6.25 V/0.45 V$
Output Low Voltage during Verify	V _{OL}	_	_	0.45	V	I _{OL} = 2.1mA
Output High Voltage during Verify	V _{OH}	2.4	_		v	I _{OH} = -400μA
V _{CC} Current (Active)	I_{CC}	_	_	30	mA	
Input Low Level	v_{IL}	-0.1*5	_	0.8	V	
Input High Level	V _{IH}	2.2 ·	. –	V _{CC} +0.5*6	V	
V _{PP} Supply Current	Ipp	_	_	50	mA	$\overline{CE} = \overline{OE} = V_{IH}, \overline{PGM} = V_{II}$

Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.

- *2. Vpp must not exceed 13V including overshoot
- *3. An influence may be had upon device reliability if the device is installed or removed while Vpp=12.5V.
- *4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} =Low.
- *5. -0.6V for pulse width ≤ 20 ns
- *6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.



HN27C101P/FP Series

AC Programming Characteristics

 $(Ta = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

Symbol	Min	Typ	Max	Unit	Test Conditions
t _{AS}	2	_	_	μs	
toes	2	-	_	μs	
t _{DS}	2	_	_	μs	
t _{AH}	0	_	_	μs	
tAHL	2	_	_	μs	
t _{DH}	2	-		μs	
t _{DF} *1	0	-	130	ns	
tVPS	2	_	-	μs	
tvcs	2	_	_	μs	
t _{PW}	0.19	0.20	0.21	ms	
t _{OPW} *2	0.19	_	5.25	ms	
tCES	2	_	_	μs	
tOE	0	-	150	ns	
t _{LW}	1	_	_	μs	
tpgms	2	_	_	μs	
t _{CEH}	2		_	μs	
tOEH	2	_	_	μs	
	toes tds tah tahl tahl tDF*1 tvps tvcs tpw topw*2 tces toe tLW tpGMS tCEH	toes 2 toes 2 tah 0 tahl 2 tbf 1 tahl 2 tbf 2 tbf 2 tbf 1 toes 2 tbf 2 tbf 1 toes 2 tves 2 tpw 0.19 tces 2 toe 0 tlw 1 tpgms 2 tceh 2	toes 2 - tos 2 - tah 0 - tahl 2 - tof 1 - tof 2 - tof 2 - tof 3 - tof 4 - tof 3 - tof 4 - tof 4 - tof 5 - tof 6 - tof 6 - tof 6 - tof 6 - tof 6 - tof 6 - tof 6 - tof 6 - tof 7 - tof 7 - tof 7 - tof 8 - tof 6 - tof 7 - tof 8 - tof 7 - tof 8 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 1 - tof 9 - tof 9 - tof 1 - tof 9 - tof 9 - tof 9 - tof 1 - tof 9 - t	toes 2	toes 2 μs toes 2 μs tah 0 μs tah 2 μs tah 2 μs tah 3 - μs toe 4 μs toe 5 μs toe 6 150 ns toe 6 - μs toe 6 - μs toe 6 - μs toe 6 - μs toe 7 - μs toe 7 - μs toe 7 - μs toe 8 μs toe 8 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs toe 9 μs

Notes) *1. tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.

Switching Characteristics

Test Condition

Input Pulse Levels:


0.45V to 2.4V

Input Rise and Fall Time:

≤ 20ns


Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V $\,$

Outputs; 0.8V and 2.0V



Recommended Screening Conditions

Before mounting, please make the screening (baking without bias) shown in the right.



Recommended Screening conditions

@HITACHI

HN27C301P/FP Series

131072-word x 8-bit CMOS One Time Electrically Programmable ROM

The HN27C301P Series are 131072-word x 8-bit one time electrically programmable ROM. Initially, all bits of the HN27C301P/FP Series are in the "1" state (output high).

Data is introduced by selectively programming "0" into the desired bit location. This device is packaged in 32 pin plastic package, therefore, this device cannot be rewritten and erased.

Features

- Single power supply +5V ± 5%
- Fast High-Reliability program mode and Fast High-Reliability page program mode

Program voltage: +12.5V DC

Fast High-Reliability programming available


- Static No clocks required
- Inputs and output TTL compatible during both read and program modes.

Ordering Information


Type No.	Access time	Package
HN27C301P-20	200ns	600 mil 32 pin
HN27C301P-25	250ns	Plastic DIP
HN27C301FP-20	200ns	32 pin
HN27C301FP-25	250ns	Plastic SOP

Pin Description


-	Pin name	Function
	A0 – A16	Address
I	/O0 – I/O7	Input/Output
•	CE	Chip enable
	ŌĒ	Output enable
•	v_{cc}	Power supply
	V _{PP}	Programming power supply
	V _{SS}	Ground
•	PGM	Programming enable
	NC	No connection



Pin Arrangement



Block Diagram



Mode Selection

Mode	<u>CE</u> (22)	OE (24)	PGM (31)	V _{pp} (1)	V _{CC} (32)	I/O (13 - 15, 17 - 21)
Read	v_{IL}	V _{IL}	V _{IH}	v_{cc}	v_{cc}	Dout
Output Disable	V _{IL}	V _{IH}	V _{IH}	v _{cc}	V _{CC}	High Z
Standby	V _{IH}	×	х	v _{cc}	v _{cc}	High Z
Program	v_{IL}	V _{IH}	VIL	V _{PP}	v_{cc}	Din
Program Verify	v_{IL}	V _{IL}	V _{IH}	V _{PP}	v_{cc}	Dout
Page Data Latch	V _{IH}	V_{IL}	V _{IH}	V _{PP}	v_{cc}	Din
Page Program	V _{IH}	V _{IH}	v_{IL}	V _{PP}	v_{cc}	High Z
	v_{IL}	V _{IL}	v_{IL}			
Program Inhibit	v_{IL}	V _{IH}	V _{IH}	- - Vpp	v_{cc}	High Z
i logiam immott	VIH	VIL	v_{IL}	- • РР	• CC	High Z
	V _{IH}	V _{IH}	V _{IH}	-		

Note) 1. X: Don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
All input and output voltages*1	Vin, Vout	-0.6*2 to +7.0	V
V _{PP} voltage*1	V _{PP}	-0.6 to +13.0	V
V _{CC} voltage*1	v_{cc}	-0.6 to +7.0	v
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C
Storage temperature range under bias	T _{bias}	-10 to +80	°C

Notes) *1. With respect to $V_{\mbox{SS}}$ *2. -1.0 V for pulse width \leq 50 ns



Read Operation

DC Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2	μА	$V_{in} = 5.25V$
Output Leakage Current	I _{LO}	_	_	2	μА	$V_{out} = 5.25V/0.45V$
V _{PP} Current	I _{PP1}	_	1	20	μА	$V_{PP} = 5.5V$
V _{CC} Current	I _{SB1}	-	_	1	mA	CE = V _{IH}
ACC content	I _{SB2}	_	1	20	·	CE =V _{CC} ±0.3V
	I _{CC1}	_	_	30	mA	$\overline{CE} = \overline{V_{IL}}, I_{out} = 0mA$
V _{CC} Current	I _{CC2}		_	30	mA	$f = 5 \text{ MHz}, I_{\text{out}} = 0 \text{mA}$
	I _{CC3}	_	_	15	mA	$f = 1 \text{ MHz}, I_{out} = 0 \text{mA}$
Input Low Voltage	v_{IL}	-0.3*1	-	0.8	V	
Input High Voltage	V _{IH}	2.2	_	V _{CC} +1*2	V	
Output Low Voltage	V _{OL}	_	_	0.45	V	I _{OL} = 2.1mA
Output High Voltage	V _{OH}	2.4	_	_	V	$I_{OH} = -400 \mu A$

Notes)

*1. -1.0V for pulse width ≤ 50 ns. *2. $V_{CC} + 1.5V$ for pulse width ≤ 20 ns. If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC})

Item	Symbol	HN27C	301P-20	HN27C	HN27C301P-25		Test conditions
	Symbol	Min	Max	Min	Max	- Unit	rest conditions
Address to output delay	tACC	_	200		250	ns	Œ=Œ=V _{IL}
CE to output delay	t _{CE}	_	200	_	250	ns	OE=V _{IL}
OE to output delay	tOE	10	70	10	100	ns	CE=V _{IL}
OE high to output float	t _{DF}	0	50	0	60	ns	CE=V _{IL}
Address to output hold	tон	0	_	0	_	ns	Œ=Œ=V _{IL}

Note) tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Switching Characteristics

Test Condition


Input Pulse Levels: 0.45V to 2.4V

Input Rise and Fall Time: ≤ 20ns

1 TTL Gate + 100pF Output Load:

Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V

Outputs: 0.8V and 2.0V




Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	C _{in}	_	_	10	pF	V _{in} = 0V
Output Capacitance	Cout	_	_	15	pF	V _{out} = 0V

Fast High-Reliability Programming

This device can be applied the Fast High-Reliability Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Programming Characteristics (Ta = 25° C ± 5° C, V_{CC} = $6V \pm 0.25V$, V_{PP} = $12.5V \pm 0.3V$)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	_	2	μА	$V_{in} = 6.25 V/0.45 V$
Output Low Voltage during Verify	VOL	_	_	0.45	v	$I_{OL} = 2.1 \text{mA}$
Output High Voltage during Verify	V _{OH}	2.4	_	_	V	$I_{OH} = -400 \mu A$
V _{CC} Current (Active)	I _{CC}	_	_	30	mA	
Input Low Level	VIL	-0.1*5	_	0.8	V	
Input High Level	V _{IH}	2.2	_	V _{CC} +0.5*6	V	
V _{PP} Supply Current	I _{PP}		-	40	mA	$\overline{CE} = \overline{PGM} = V_{IL}$

- Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.
 - *2. Vpp must not exceed 13V including overshoot.
 - *3. An influence may be had upon device reliability if the device is installed or removed while Vpp=12.5V.
 - *4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} = Low. *5. -0.6V for pulse width \leq 20ns.

 - *6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC Programming Characteristics

 $(Ta = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address Setup Time	tAS	2	_	_	μs	
OE Setup Time	toes	2			μs	
Data Setup Time	t _{DS}	2	_	_	μs	
Address Hold Time	t _{AH}	0	_	_	μs	
Data Hold Time	^t DH	2	_	-	μs	
OE to Output Float Delay	t _{DF} *1	0	_	130	ns	
V _{PP} Setup Time	tvps	2	_	_	μs	
V _{CC} Setup Time	tvcs	2	_	_	μs	
PGM Pulse Width during Initial Programming	tpW	0.19	0.2	0.21	ms	
PGM Pulse Width during Over Programming	t _{OPW} *2	0.19	_	5.25	ms	
CE Setup Time	tCES	2	_		μs	
Data Valid from OE	tOE	0		150	ns	

Notes) *1. tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

*2. Refer to the programming flowchart for topw.

Switching Characteristics

Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Time:


≤ 20ns

Reference Levels for Measurement

Inputs; 0.8V and 2.0V


Timing:

Outputs; 0.8V and 2.0V



Fast High-Reliability Page Programming

This device can be applied the Fast High-Reliability Page Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Programming Characteristics (Ta = 25° C ± 5° C, V_{CC} = $6V \pm 0.25V$, V_{PP} = $12.5V \pm 0.3V$)

	•	,	,			•
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}		_	2	μΑ	$V_{in} = 6.25 V/0.45 V$
Output Low Voltage during Verify	V _{OL}		_	0.45	V	I _{OL} = 2.1mA
Output High Voltage during Verify	V _{OH}	2.4	_	_	V	I _{OH} = -400μA
V _{CC} Current (Active)	I _{CC}		_	30	mA	
Input Low Level	VIL	-0.1*5	_	0.8	V	
Input High Level	V _{IH}	2.2	_	V _{CC} +0.5*6	V	
V _{PP} Supply Current	Ipp	-	_	50	mA	$\overline{CE} = \overline{OE} = V_{IH}, \overline{PGM} = V_{IL}$

- Notes) *1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.
 - *2. Vpp must not exceed 13V including overshoot
 - *3. An influence may be had upon device reliability if the device is installed or removed while Vpp=12.5V.
 - *4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} =Low. *5. -0.6V for pulse width \leq 20ns

 - *6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

AC Programming Characteristics

 $(Ta = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address Setup Time	t _{AS}	2	-	_	μs	
OE Setup Time	toes	2	_	_	μs	
Data Setup Time	t _{DS}	2	_	_	μs	
Address Hold Time	^t AH	0	_	_	μs	
Address Hold Time	tAHL	2	_	_	μs	
Data Hold Time	t _{DH}	2	_	_	μs	
OE to Output Float Delay	t _{DF} *1	0	_	130	ns	
V _{PP} Setup Time	tvps	2	_	_	μs	
V _{CC} Setup Time	tvcs	2	_	_	μs	
PGM Pulse Width during Initial Programming	tpW	0.19	0.20	0.21	ms	
PGM Pulse Width during Over Programming	t _{OPW} *2	0.19	_	5.25	ms	
CE Setup Time	t _{CES}	2	_	_	μs	
Data Valid from OE	t _{OE}	0	_	150	ns	
OE Pulse Width during Data Latch	t _{LW}	1	-	_	μs	
PGM Setup Time	tpGMS	2	_	_	μs	
CE Hold Time	t _{CEH}	2			μs	
ŌĒ Hold Time	^t OEH	2	_	-	μs	

Notes) *1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven. *2. Refer to the programming flowchart for t_{OPW} .

Switching Characteristics

Test Condition

Input Pulse Levels:


0.45V to 2.4V

Input Rise and Fall Time:

≤ 20ns


Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V $\,$

Outputs; 0.8V and 2.0V




Recommended Screening Conditions

Before mounting, please make the screening (baking without bias) shown in the right.



■ TIMING WAVEFORM


• Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}') (1)



NOTES:

- 1. t_{DHA}, t_{DHC}, t_{DHO}; determined by faster.
- 2. t_{AA}, t_{ACE}, t_{OE}; determined by slower.
- 3. t_{CLZ}, t_{OLZ}; determined by slower.

• Word Mode, Byte Mode Switch (2)



NOTES:

- 1. \overline{CE} and \overline{OE} are enable $A_{19} \sim A_0$ are valid.
- 2. D_{15}/A -1 pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not apply to them.

HN27C101AG Series—Preliminary CMOS 1Mb EPROM

131.072-Word × 8-Bit CMOS UV Erasable and Programmable ROM


■ DESCRIPTION


The HN27C101AG is a 131,072 word by 8-bit erasable and electrically programmable ROM. This device is packaged in a 32-pin, dual-in-line package with transparent lid. The transparent lid allows the memory content to be erased with ultraviolet light, whereby a new pattern can then be written into the device.

■ FEATURES


- High Performance Program Mode and High Performance
 Page Program Mode...............Program Voltage: + 12.5V DC
 High Speed Page Programming: 14 seconds typ.
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ MODE SELECTION

Mode	Pins	(22)	OE (24)	PGM (31)	V _{PP} (1)	V _{CC} (32)	A ₉ (26)	Outputs (13 ~ 15, 17 ~ 21)	
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	X	D _{out}	
Output Disable		V _{IL}	V _{IH}	V _{IH}	V _{CC}	V _{CC}	X	High Z	
Standby		V _{IH}	X	X	V _{CC}	V _{CC}	X	High Z	
Program		V _{IL}	V _{IH}	V _{IL}	V _{PP}	V _{CC}	X	D _{in}	
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	X	D _{out}	
Page Data Latch		V _{IH}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	X	D _{in}	
Page Program		V _{IH}	V _{IH}	V _{IL}	V _{PP}	V _{CC}	X	High Z	
		V_{IL}	V_{IL}	V_{IL}					
Program Inhibit		V_{IL}	V _{IH}	V _{IH}	V _{PP}	v_{cc}	x	High Z	
r iogrami immon		V _{IH}	V_{IL}	V_{IL}	V PP	▼CC	Λ	Iligii Z	
		V _{IH}	V _{IH}	V _{IH}					
Identifier		V_{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	V _H	Code	

NOTE: 1. X = Don't Care.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
Storage Temperature Range Under Bias	T _{bias}	-10 to +80	°C
All Input and Output Voltages(1)	V _{in} , V _{out}	$-1.0^{(2)}$ to $+7.0$	V
V _{PP} Voltage ⁽¹⁾	V _{PP}	-0.6 to +13.0	V
V _{CC} Voltage ⁽¹⁾	v _{cc}	-0.6 to +7.0	V

NOTES: 1. With respect to GND.

2. Pulse width: 50ns, DC: V_{IL} min. = -0.6V.

■ READ OPERATION

\bullet DC Characteristics (T_a = 0 \sim $70^{\circ}C,\,V_{CC}$ = 5V $\,\pm\,$ 10%, V_{PP} = $V_{CC})$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 5.25V$	_	_	2	μΑ
Output Leakage Current	I_{LO}	$V_{out} = 5.25V/0.45V$	_	_	2	μΑ
V _{PP} Current	I _{PP1}	$V_{PP} = 5.5V$		1	20	μΑ
V _{CC} Current	I _{SB1}	$\overline{\text{CE}} = V_{\text{IH}}$	_	_	1	mA
	I _{SB2}	$\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3\text{V}$		1	20	μΑ
	I _{CC1}	$\overline{\text{CE}} = V_{\text{IL}}, I_{\text{out}} = 0\text{mA}$	_		50(2)	mA
V _{CC} Current	I_{CC2}	$f = 8.4MHz, I_{out} = 0mA$	_	_	100(2)	mA
Output Leakage Current V _{PP} Current V _{CC} Current V _{CC} Current Input Low Voltage Input High Voltage Output Low Voltage	I _{CC3}	$f = 5MHz$, $I_{out} = 0mA$	_	_	50(2)	mA
Input Low Voltage	V _{IL}		-1.0(1)		0.8	V
Input High Voltage	V _{IH}		2.2		V _{CC} +1	V
Output Low Voltage	V _{OL}	$I_{OL} = 2.1 \text{mA}$	_	_	0.45	V
Output High Voltage	V _{OH}	$I_{OH} = -400\mu A$	2.4			V

NOTES: 1. Pulse width: 50ns, DC: V_{IL} min. = -0.3V.

2. Tentative.

AC CHARACTERISTICS ($T_a = 0 \sim 70$ °C, $V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Test Conditons	-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Address to Output Delay	t _{ACC}	$\overline{CE} = \overline{OE} = V_{IL}$	_	100	_	120	_	150	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{IL}$		100	_	120		150	ns
OE to Output Delay	t _{OE}	$\overline{CE} = V_{IL}$	10	60	10	60	10	70	ns
OE High to Output Float	t _{DF}	$\overline{CE} = V_{IL}$	0	50	0	50	0	50	ns
Address to Output Hold	t _{OH}	$\overline{CE} = \overline{OE} = V_{IL}$	0	_	0		0		ns

NOTE: tDF defines the time at which the output achieves the open circuit condition and data is no longer driven.


■ SWITCHING CHARACTERISTICS

Test Conditions

• Input Pulse Levels: 0.45V to 2.4V

• Reference Levels for Measuring Timing; Inputs: 0.8V, 2.0V Outputs: 0.8V, 2.0V • Input Rise and Fall Time: ≤ 20 ns

• Output Load: 1 TTL Gate + 100pF




EXECUTANCE $(T_a = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}	$V_{in} = 0V$	_	_	10	pF
Output Capacitance	Cout	$V_{out} = 0V$	_		15	pF

High Performance Programming

This device can be applied the High Performance Programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart



■ HIGH PERFORMANCE PROGRAMMING OPERATION

• DC Programming Characteristics ($T_a = 25$ °C ± 5 °C, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$)

Parameter	Symbol	bol Test Condition		Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 6.25V/0.45V$	T —	T	2	μΑ
Output Low Voltage During Verify	V _{OL}	$I_{OL} = 2.1 \text{mA}$	_	_	0.45	V
Output High Voltage During Verify	V _{OH}	$I_{OH} = -400\mu A$	2.4	_	_	V
V _{CC} Current (Active)	I_{CC}		_	I -	30	mA
Input Low Level	V _{IL}		-0.1	_	0.8	V
Input High Level	V _{IH}		2.2	_	V _{CC}	V
V _{PP} Supply Current	I _{PP}	$\overline{CE} = V_{IL}$	_	_	40	mA

NOTES:

- 1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.
- 2. V_{PP} must not exceed 13V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5V$.
- 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{CE} = Low$.

■ AC PROGRAMMING CHARACTERISTICS (High Performance Programming)

 $(T_a = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Address Setup Time	t _{AS}		2		_	μs
OE Setup Time	t _{OES}		2	_	_	μs
Data Setup Time	t _{DS}		2	_		μs
Address Hold Time	t _{AH}		0	_		μs
Data Hold Time	t _{DH}		2	_	_	μs
OE to Output Float Delay	t _{DF} ⁽¹⁾		0	_	130	ns
V _{PP} Setup Time	t _{VPS}		2	_	_	μs
V _{CC} Setup Time	t _{VCS}		2	_	_	μs
PGM Pulse Width During Initial Programming	t _{PW}		0.19	0.20	0.21	ms
PGM Pulse Width During Overprogramming	t _{OPW} (2)		0.19	_	5.25	ms
CE Setup Time	t _{CES}		2		_	μs
Data Valid From OE	t _{OE}		0		150	ns

NOTES:

- $1.\ t_{DF}$ defines the time at which the output achieves the open circuit condition and data is no longer driven.
- 2. topw is defined as mentioned in flowchart.

■ SWITCHING CHARACTERISTICS

• Test Conditions

• Input Pulse Levels: 0.45V to 2.4V


• Reference Levels for Measuring Timing; Inputs: 0.8V, 2.0V Outputs: 0.8V, 2.0V • Input Rise and Fall Time: ≤ 20ns

Program Verify Program **Address** tas tAH Data Data Out Valid Data In Stable tDF tDS t_{DH} V_{pp} V_{pp} typs Vcc V_{CC+1} V_{pp} tvcs, V_{CC} CE tces PGM toE toes OE

High Performance Page Programming

This device can be applied the High Performance Programming algorithm shown in the following flow-chart. This algorithm allows to obtain faster program-

ming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Page Programming Flowchart

■ HIGH PERFORMANCE PAGE PROGRAMMING OPERATION

• DC Programming Characteristics ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 6.25V/0.45V$	_	_	2	μΑ
Output Low Voltage During Verify	V _{OL}	$I_{OL} = 2.1 \text{mA}$	_	_	0.45	V
Output High Voltage During Verify	V _{OH}	$I_{OH} = -400\mu A$	2.4	_	_	V
V _{CC} Current (Active)	I _{CC}		_	_	30	mA
Input Low Level	V _{IL}		-0.1	_	0.8	V
Input High Level	V _{IH}		2.2	_	V _{CC}	V
V _{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = V_{\text{IL}}$			50	mA

NOTES:

- 1. V_{CC} must be applied before V_{PP} and removed after V_{PP}.
- 2. V_{PP} must not exceed 13V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5V$.
- 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{CE} = Low$.

■ AC PROGRAMMING CHARACTERISTICS (High Performance Page Programming)

 $(T_a = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Address Setup Time	t _{AS}		2		_	μs
OE Setup Time	t _{OES}		2	_	_	μs
Data Setup Time	t _{DS}		2	_	_	μs
Address Hold Time	t _{AH}		0	_		μs
Address Hold Time	t _{AHL}		2	_	_	μs
Data Hold Time	t _{DH}		2	_	_	μs
OE to Output Float Delay	t _{DF} (1)		0		130	ns
V _{PP} Setup Time	t _{VPS}		2			μs
V _{CC} Setup Time	t _{VCS}		2			μs
PGM Pulse Width During Initial Programming	t _{PW}		0.19	0.20	0.21	ms
PGM Pulse Width During Overprogramming	t _{OPW} ⁽²⁾		0.19		5.25	ms
CE Setup Time	t _{CES}		2	_		μs
Data Valid From OE	t _{OE}		0	_	150	ns
OE Pulse Width During Data Latch	t _{LW}		1	_	_	μs
PGM Setup Time	t _{CEH}		2	_	_	μs
OE Hold Time	t _{OEH}		2	_		μs

NOTES:

- 1. t_{DF} defines the time at which the output achieves the open circuit condition and data is no longer driven.
- 2. topw is defined as mentioned in flowchart.

■ HN27C101AG IDENTIFIER CODE

Identifier	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	V _{IL}	0	0	0	0	0	1	1	1	07
Device Code	V _{IH}	0	0	1	1	1	0	0	0	38

NOTES:


- 1. $A_9 = 12.0V \pm 0.5V$
- 2. A_1-A_8 , $A_{10}-A_1$, \overline{CE} , $\overline{OE} = V_{IL}$

■ SWITCHING CHARACTERISTICS

Test Conditions

• Input Pulse Levels: 0.45V to 2.4V

• Reference Levels for Measuring Timing; Inputs: 0.8V, 2.0V Outputs: 0.8V, 2.0V • Input Rise and Fall Time: ≤ 20ns



HN27C4096 Series—Preliminary

262,144-Word × 16-Bit CMOS UV Erasable and Programmable ROM

■ DESCRIPTION


The Hitachi HN27C4096G/CC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation. Fabricated on advanced fine process and high speed circuitry technique, the HN27C4096 makes high speed access time possible. Therefore, it is suitable for 16-bit microcomputer systems using high speed microcomputer such as the 80286 and 68020. The HN27C4096 offers high speed programming using page programming mode. This device has the package variation of cerdip-40 pin and JLCC-44 pin.

■ FEATURES

High Speed
Access Time
Low Power Dissipation
Standby Mode
Active Mode
Fast High Reliability Page Programming and Fast High
Reliability Programming
Programming Voltage+ 12.5V D.C.
Program Time7 sec. (min.)
(Theoretical in Page Programming)
Inputs and Outputs TTL Compatible During Both Read
and Program Modes
• Pin Arrangement
44-Pin JLCC JEDEC Standard
• Device Identifier Mode Manufacturer Code and Device Code

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN27C4096G-10 HN27C4096G-12 HN27C4096G-15	100ns 120ns 150ns	600 mil 40 pin Cerdip (DG-40A)
HN27C4096CC-10 HN27C4096CC-12 HN27C4096CC-15	100ns 120ns 150ns	44 pin JLCC (CC-44)




■ PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₁₇	Address
I/O ₀ -I/O ₁₅	Input/Output
CE	Chip Enable
ŌĒ	Output Enable
v _{cc}	Power Supply
V _{PP}	Programming Power Supply
V _{SS}	Ground

■ PIN ARRANGEMENT





BLOCK DIAGRAM



MODE SELECTION

Mode		Pin	CE	ŌĒ	Ag	V _{PP}	V _{CC}	I/O
		CC-44	(3)	(22)	(35)	(2)	(44)	(4-11, 14-21)
		DG-40A	(2)	(20)	(31)	(1)	(40)	(3-10, 12-19)
Read			$\overline{v_{\text{IL}}}$	V_{IL}	X	$V_{SS}-V_{CC}$	v_{cc}	D _{out}
Output D	isable		V_{IL}	V _{IH}	X	V _{SS} -V _{CC}	v_{cc}	High Z
Standby			V _{IH}	X	X	$V_{SS}-V_{CC}$	V _{CC}	High Z
	Page Progra	am Set	V _{IH}	V _H (2)	X	V _{PP}	V _{CC}	High Z
	Page Data I	Latch	V_{IL}	V _H (2)	X	V _{PP}	v_{cc}	D _{in}
Page Prog.	Page Progra	am	V _{IL}	V _{IH}	X	V _{PP}	v_{cc}	High Z
Tiog.	Page Progra	am Verify	V _{IH}	V_{IL}	X	V_{PP}	v_{cc}	D _{out}
	Page Progra	am Reset	V _{IH}	V _{IH}	X	v_{cc}	v_{cc}	High Z
	Program		V_{IL}	V _{IH}	X	V _{PP}	V _{CC}	D _{in}
	Program Ve	erify	V _{IH}	V_{IL}	X	V _{PP}	v_{cc}	D _{out}
Word Prog.	Optional Ve	erify	$\overline{v_{iL}}$	V_{IL}	X	V _{PP}	V _{CC}	D _{out}
riog.	Program In	hibit	V_{IH}	V _{IH}	X	V _{PP}	v_{cc}	High Z
Identifier			V _{IL}	V _{IL}	V _H ⁽²⁾	$V_{SS}-V_{CC}$	V _{CC}	Code

NOTES: 1. X = Don't Care.

 $2. V_{\rm H} = 12.0 V \pm 0.5 V$

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
All Input and Output Voltages(1)	V _{in} , V _{out}	$-0.6^{(2)}$ to $+7.0$	V
Voltage on Pin A ₉ and \overline{OE}	V _{ID}	$-6.0^{(2)}$ to $+13.0$	V
V _{PP} Voltage ⁽¹⁾	V _{PP}	-0.6 to +13.5	V
V _{CC} Voltage ⁽¹⁾	V _{CC}	-0.6 to +7.0	V
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range ⁽³⁾	T _{stg}	-65 to +125	°C
Storage Temperature Under Bias	T _{bias}	-20 to +80	°C

NOTES:

- Relative to V_{SS}.
 - 2. V_{in} , V_{out} , V_{ID} , min. = -2.0V for pulse width \leq 20ns.
- 3. Storage temperature range of device before programming.

EXECUTANCE $(T_a = 25^{\circ}C, f = 1MHz)$

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}	$V_{in} = 0V$	_	_	12	pF
Output Capacitance	Cout	$V_{out} = 0V$			20	pF

■ READ OPERATION

• DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , $T_a = 0$ to +70 °C)

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 5.5V$	_	_	2	μΑ
Output Leakage Current	I _{LO}	$V_{out} = 5.5V/0.45V$	-		2	μΑ
V _{PP} Current	I _{PP1}	$V_{PP} = 5.5V$	- ,	1	20	μΑ
Standby V _{CC} Current	I _{SB1}	$\overline{CE} = V_{IH}$	_	_	1	mA
Standby V _{CC} Current	I _{SB2}	$\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		1	20	μΑ
Operating V _{CC} Current	I _{CC1}	$I_{out} = 0mA, f = 1MHz$	_		30	mA
Operating VCC Current	I_{CC2}	$I_{out} = 0mA, f = 10MHz$	-	1	100	mA
Input Voltage	V_{IL}		-0.3(1)	-	0.8	V
input voitage	V _{IH}		2.2	-	$V_{CC} + 1^{(2)}$	V
O-4	V _{OL}	$I_{OL} = 2.1 \text{mA}$			0.45	V
Output Voltage	V _{OH}	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V	

NOTES:

1. V_{IL} min. = -1.0V for pulse width \leq 50ns. V_{IL} min. -2.0V for pulse width \leq 20ns.

2. V_{IH} max. = V_{CC} + 1.5V for pulse width \leq 20ns If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.

\blacksquare AC CHARACTERISTICS (V $_{CC} = 5V~\pm~10\,\%,~V_{PP} = V_{SS}$ to $V_{CC},~T_a = 0$ to $+70\,^{\circ}C)$

Test Conditions

• Input Pulse Levels: 0.45 to 2.4V

• Reference Levels for Measuring Timing: 0.8V, 0.2V


• Input Rise and Fall Times: ≤ 10ns


• Output Load: 1 TTL Gate + 100pF

Item	C. I.I. T. C. IV	HN27C4096-10		HN27C4096-12		HN27C4096-15		Unit	
Hem	Symbol	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Address to Output Delay	t _{ACC}	$\overline{CE} = \overline{OE} = V_{IL}$	_	100		120	_	150	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{IL}$	_	100	_	120	_	150	ns
OE to Output Delay	t _{OE}	$\overline{CE} = V_{IL}$	_	60		60	_	70	ns
OE High to Output Float(1)	t _{DF}	$\overline{CE} = V_{IL}$	0	35	0	40	0	50	ns
Address to Output Hold	t _{OH}	$\overline{CE} = \overline{OE} = V_{IL}$	5	_	5		5		ns

NOTE: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

• Read Timing Waveform





Fast High-Reliability Page Programming Flowchart



Fast High-Reliability Page Programming

This device can be applied the high performance page programming algorithm shown in the follow flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.

Page Program Set

Apply 12V to \overline{OE} pin after applying 12.5V to V_{PP} to set a page program mode. The device operates in a page program mode until reset.

Page Program Reset

Set V_{PP} to V_{CC} level or less to reset a page program mode.

• DC Characteristics

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 6.25V/0.45V$	_	_	2	μΑ
Output Voltage During Verify	V _{OL}	$I_{OL} = 2.1 \text{mA}$	_		0.45	V
Output voltage During verify	V _{OH}	$I_{OH} = -400\mu A$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V		
Operating V _{CC} Current	I_{CC}			_	50	mA
	V _{IL}		-0.1(5)	_	0.8	V
Input Voltage	V _{IH}		2.2		$V_{\rm CC} + 0.5^{(6)}$	V
	V _H		11.5	12.0	12.5	V
V _{PP} Supply Current	l_{PP}	$\overline{CE} = V_{IL}$	_	_	70	mA

NOTES:

- 1. V_{CC} must be applied before V_{PP} and removed after V_{PP}
- 2. VPP must not exceed 13V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5V$.
- 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{CE} = low$.
- 5. V_{IL} min. = -0.6V for pulse width \leq 20ns.
- 6. If VIH is over the specified maximum value, programming operation cannot be guaranteed.

AC CHARACTERISTICS ($V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

• Test Conditions

• Input Pulse Levels: 0.45 to 2.4V

• Reference Levels for Measuring Timing; Inputs: 0.8V, 0.2V Outputs: 0.8V, 2.0V • Input Rise and Fall Times: ≤ 20ns


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Address Setup Time	t _{AS}		2	_	_	μs
OE Setup Time	toes		2	_	_	μs
Data Setup Time	t _{DS}		2	_		μs
Address Hold Time	t _{AH}		0	_	_	μs
Data Hold Time	t _{DH}		2	_	_	μs
OE High to Output Float Delay	t _{DF} ⁽¹⁾		0		130	ns
V _{PP} Setup Time	t _{VPS}		2	_	_	μs
V _{CC} Setup Time	t _{VCS}		2	_	-	μs
CE Initial Programming Pulse Width	t _{PW}		47.5	50.0	52.5	μs
CE Overprogramming Pulse Width	t _{OPW} ⁽²⁾		47.5	_	525.0	μs
CE Setup Time	t _{CES}		2	_	_	μs
Data Valid From OE	t _{OE}		0	_	150	ns
CE Pulse Width During Data Latch	t _{LW}		1	_	_	μs
$\overline{OE} = V_H$ Setup Time	t _{OHS}		2	_		μs
$\overline{OE} = V_H \text{ Hold Time}$	t _{OHH}		2			μs
OE Hold Time	t _{OEH}		2			μs
V _{PP} Hold Time ⁽³⁾	t _{VRS}		1	_	_	μs

NOTES: 1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

- 2. Refer to the programming flowchart for $t_{\mbox{\scriptsize OPW}}$.
- 3. Page program mode will be reset when V_{PP} is set to V_{CC} or less.


Fast High-Reliability Programming

This device can be applied the fast high-reliability programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



Fast High-Reliability Programming Flowchart





Fast High-Reliability Page Programming Timing Waveform

• DC Characteristics ($V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{in} = 5.5V/0.45V$		_	2	μΑ
V _{PP} Supply Current	I _{PP}	$\overline{CE} = V_{IL}$	_	_	40	mA
Operating V _{CC} Current	I _{CC}		_	_	50	mA
T . 37 1.	V_{IL}		-0.1(5)	_	0.8	V
Input Voltage	V _{IH}		-0.1 ⁽⁵⁾ - 0.8 2.2 - V _{CC} +0.	V _{CC} +0.5 ⁽⁶⁾	V	
0	V _{OL}	$I_{OL} = 2.1 \text{mA}$	_		0.45	V
Output Voltage	V _{OH}	I _{OL} = 2.1mA —		_	V	

NOTES:

- 1. V_{CC} must be applied before V_{PP} and removed after V_{PP}
- 2. VPP must not exceed 13V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP}=12.5V$.
- 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{H} , when $\overline{CE} = low$.
- 5. V_{IL} min. = -0.6V for pulse width \leq 20ns.
- 6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed

AC CHARACTERISTICS ($V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

• Test Conditions

• Input Pulse Levels: 0.45 to 2.4V

• Input Rise and Fall Times: ≤ 20ns


• Reference Levels for Measuring Timings: 0.8V, 0.2V

Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Address Setup Time	t _{AS}		2	_		μs
OE Setup Time	t _{OES}		2	_	_	μs
Data Setup Time	t _{DS}		2	_	_	μs
Address Hold Time	t _{AH}		0	_		μs
Data Hold Time	t _{DH}		2	_	_	μs
OE to Output Flow at Delay	t _{DF} ⁽¹⁾		0	_	130	ns
V _{PP} Setup Time	t _{VPS}		2	_		μs
V _{CC} Setup Time	t _{VCS}		2	_	_	μs
CE Initial Programming Pulse Width	t _{PW}		4.75	50.0	52.5	μs
CE Overprogramming Pulse Width	t _{OPW} ⁽²⁾		47.5	_	525.0	μs
Data Valid From OE	t _{OE}		0	_	150	ns

NOTES:

- 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.
- 2. Refer to the programming flowchart for topw.

• Fast High-Reliability Programming Timing Waveform



Erase

Erasure of HN27C4096G/C is performed by exposure to ultraviolet light of 2537 A and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e., UV intensity × exposure time) for erasure is 15 sec/cm².

Mode Description

Device Identifier Mode

The device identifier mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of EPROM. By this mode, the device will be automatically matched its own corresponding programming algorithm, using programming equipment.

HN27C4096 Identifier Code

Identifier		A_0	I/O ₈ -I/O ₁₅	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	
	CC-44	(24)	(11)-(4)	(14)	(15)	(16)	(17)	(18)	(19)	(20)	(21)	Hex Data
	DG-40A	(21)	(10)-(3)	(12)	(13)	(14)	(15)	(16)	(17)	(18)	(19)	Data
Manufactur	e Code	V _{IL}	X	0	0	0	0	0	1	1	1	07
Device Code		V _{IH}	X	1	0	1	0	0	0	1	0	A2

NOTES:

1. X = Don't Care.

 $2. V_{H} = 12.0V \pm 0.5V$

Section 9 ECL RAM



16384-word × 4-bit Fully Decoded Random Access Memory

The HM10494 is ECL 10K compatible, 16384-word by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features

- 16384-word × 4-bit organization
- Fully compatible with 10K ECL level
- · Address access time: 10/12 ns (max)
- Write pulse width: 6 ns (min)
- · Low power dissipation: 800 mW (typ)
- Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access Time	Package
HM10494-10	10 ns	400 mil 28 pin Cerdip
HM10494-12	12 ns	(DG-28N)
HM10494F-10	10 ns	28 pin Ceramic Flat
HM10494F-12	12 ns	(FG-28D)

(FG-28D) (DG-28N)


Function Table

	Input		Outrant	M. 1.		
CS	WE	Din	- Output	Mode		
Н	×	×	L	Not Selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	×	Dout*1	Read		


Notes: x; Irrelevant

*1; Read Out Noninvert

Block Diagram



Pin Arrangement



Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	Vee to Vcc	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to Vee	V
Output Current	Iout	-30	mA
Storage Temperature	Tstg	-65 to +150	°C
Storage Temperature	Tstg (Bias)*1	-55 to +125	°C

Note: *1; Under Bias

Electrical Characteristics

DC Characteristics (VEE = -5.2V, R_L = 50Ω to -2.0 V, Ta = 0 to +75°C, air flow exceeding 2 m/sec)

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test Conditions	
		-1000		-840			0°C
	Vон	-960		-810			+25°C
0		-900		-720	mV	Vin = Viha or Vilb	+75°C
Output Voltage		-1870		-1665	III V	VIII = VIHA OI VILB	0°C
	V_{OL}	-1850		-1650			+25°C
		-1830		-1625			+75°C
		-1020					0°C
Output Threshold Voltage	Vohc	-980			mV		+25°C
		-920		-		Vin = Vihb of Vila	+75°C
	Volc			-1645		VIII = VIHB OF VILA	0°C
		_	_	-1630			+25°C
		-		-1605			+75°C
		-1145		-840		Guaranteed Input Voltage	0°C
	Vн	-1105		-810		High for All Inputs	+25°C
T X7-14		-1045		-720	* 7		+75°C
Input Voltage		-1870		-1490	mV	Guaranteed Input Voltage	0°C
	V _{IL}	-1850		-1475		Low for All Inputs	+25°C
		-1830		-1450			+75°C
	Іш			220	-	Vin = Viha	0 to +75°0
Input Current	T.,	0.5		170	пΔ	CS CS	0 += +7500
	In.	-50			μΑ	Vin = V _{ILB} Others	- 0 to +75°C
G 1 G	_	-180			4	All Inputs and Outputs	Ta = 0°C
Supply Current	IEE	-180			mA	Open	$Ta = 75^{\circ}$

AC Characteristics (VEE = $-5.2~V\pm5\%$, Ta = 0 to +75°C, air flow exceeding 2 m/sec) Read Mode

Item	0 1 1	HM10494-10			HM10494-12			** .	T . C . I'.'
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Chip Select Access Time	tacs			6			8	ns	
Chip Select Recovery Time	trcs			6			8	ns	
Address Access Time	taa			10	_		12	ns	

Write Mode

Item	Symbol	HM	10494-	10	HM10494-12			Unit	Test Conditions
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Oilit	rest Conditions
Write Pulse Width	tw	6			8		_	ns	twsa = twsa min
Data Setup Time	twsp	2			2			ns	
Data Hold Time	twhD	2	_		2			ns	•
Address Setup Time	twsa	2			2			ns	tw = tw min
Address Hold Time	twha	2		_	2	_		ns	
Chip Select Setup Time	twscs	2			2	_		ns	-
Chip Select Hold Time	twncs	2	_		2			ns	
Write Disable Time	tws			6			8	ns	-
Write Recovery Time	twr		_	12			14	ns	


Rise/Fall Time

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Output Rise Time	tr		2		ns	
Output Fall Time	tf		2		ns	

Capacitance

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	Cin		3		pF	
Output Capacitance	Cout		5		pF	

Test Circuit and Waveforms



HM10490 Series—Preliminary

65536-Words × 1-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM10490 is ECL 10K compatible, 65536-words by 1-bit read/ write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

■ FEATURES


- 65536 × 1 Bit Organization
- Fully Compatible with 10K ECL Level


- Output Obtainable by Wired-OR (Open Emitter)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM10490-10	10ns	300 mil 22 pin Cerdip
HM10490-12	12ns	(DG-22N)

■ BLOCK DIAGRAM





PIN ARRANGEMENT



■ FUNCTION TABLE

Input			Output	Mode			
CS	WE	D _{in}	Output	Mode			
Н	X	X	L	Not Selected			
L	L	L	L	Write "0"			
L	L	Н	L	Write "1"			
L	Н	X	D _{out} *	Read			

NOTES: X = Irrelevant;

* = Read out noninvert

1263

\blacksquare ABSOLUTE MAXIMUM RATINGS (T_a = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to ⊖7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	I _{out}	Θ30	mA
Storage Temperature	T _{stg}	Θ65 to +150	°C
Storage Temperature	T _{stg(bias)} *	OFF to +125	°C

NOTE: * = Under bias.

■ DC CHARACTERISTICS ($V_{EE} = \Theta 5.2V$, $R_L = 50\Omega$ to $\Theta 2.0V$, $T_a = 0$ to $+75^{\circ}C$, air flow exceeding 2m/sec.)

Item	Symbol	Test Condition	l		Min.(B)	Тур.	Max.(A)	Unit
			0°C	O 1000	_	O840		
	V _{OH}			+25°C	O960	_		O810
Out was William		V V V		+75°C	0 900	_	Θ720	
Output Voltage		$V_{in} = V_{IHA} \text{ or } V_{ILB}$		0°C	O1870		O1665	mV
	V _{OL}			+25°C	O1850	_	O1650	
				+75°C	Ө1830	_	Θ1625	
			-	0°C	O 1020		_	
	V _{OHC}				O980		_	mV
Out of The state of		$V_{in} = V_{IHB}$ or V_{ILA}		+75°C	⊖920	_	_	
Output Threshold Voltage	V _{OLC}			0°C	_	_	O1645	
				+25°C	_		O1630	
				+75°C		_	O1605	
	V _{IH}	Guaranteed Input Voltage High for All Inputs		0°C	Ө1145		Θ840	mV
				+25°C	O1105	_	O810	
Y				+75°C	O 1045	_	Θ720	
Input Voltage		Guaranteed Input Voltage Low for All Inputs		0°C	O1870	_	O1490	
	v_{iL}			+25°C	O1850	_	O1475	
				+75°C	O1830		O1450	
Input Current	I _{IH}	$V_{in} = V_{IHA}$		0 to +75°C	_		220	
	I _{IL}	$V_{in} = V_{ILB}$ \overline{CS} Others		0.4- 1.7500	0.5		170	μΑ
				$0 \text{ to } +75^{\circ}\text{C}$	Θ50	_		
Supply Current	I _{EE}	All Inputs and Output	s Open	0°C, 75°C	Θ140	_	_	mA

AC CHARACTERISTICS ($V_{EE} = \Theta 5.2V \pm 5\%$, $T_a = 0$ to $+75^{\circ}C$, air flow exceeding 2m/sec.)

1. Read Mode

Thomas	Symbol	Test Condition		HM 10490-10			HM10490-12		
Item	Symbol	lest Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Select Access Time	t _{ACS}		_	_	6	_	_	8	ns
Chip Select Recovery Time	t _{RCS}			_	6	_	_	8	ns
Address Access Time	t _{AA}				10			12	ns

2. Write Mode

Item	Symbol	Test Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Write Pulse Width	t _W	$t_{WSA} = t_{WSA} \min$.	6		_	8	_	_	ns
Data Setup Time	t _{WSD}		2	_	_	2	_	_	ns
Data Hold Time	t _{WHD}		2	_	_	2	-	_	ns
Address Setup Time	t _{WSA}	$t_{\mathbf{W}} = t_{\mathbf{W}} \min$	2	_	_	2	_	_	ns
Address Hold Time	t _{WHA}		2	_	_	2	_	_	ns
Chip Select Setup Time	t _{WSCS}		2		_	2	_	_	ns
Chip Select Hold Time	t _{WHCS}		2	_		2	_	_	ns
Write Disable Time	t _{WS}				6	_	_	8	ns
Write Recovery Time	t _{WR}		_		12	_	_	14	ns

3. Rise/Fall Time


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Output Rise Time	t _r		_	2	_	ns
Output Fall Time	t _f			2	_	ns

4. Capacitance


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	Cin		_	3	_	pF
Output Capacitance	C _{out}		_	5	_	pF

■ TEST CIRCUIT AND WAVEFORMS


1. Loading Condition




2. Input Pulse




3. Read Mode





4. Write Mode



HM10504-10/12 - Preliminary

65536-Words × 4-Bit Fully Decoded Random Access Memory

■ DESCRIPTION


The HM10504 is ECL 10K compatible, 65536-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

■ FEATURES

- 65536 × 4 Bit Organization
- Fully Compatible with 10K ECL Level


- Output Obtainable by Wired-OR (Open Emitter)

■ BLOCK DIAGRAM




■ ORDERING INFORMATION

Type No.	Access Time	Package
HM10504-10	10 ns	300 mil 28 pin Cerdip
HM10504-12	12 ns	(DG-24V)



■ PIN ARRANGEMENT



■ TRUTH TABLE

	Input		0	Mode
CS	WE	D _{in}	Output	Mode
Н	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X	D _{out} *	Read

NOTES: X = Irrelevant;

■ PIN DESCRIPTION

Pın Name	Function	
A ₀ -A ₁₅	Address Input	
D ₁₀ -D ₁₃	Data Input	
D _{O0} -D _{O3}	Data Output	
WE	Write Enable	
CS	Chip Select	
V _{CC}	Ground	
V _{EE}	Supply Voltage	

^{* =} Read out noninvert

HM10500-15 — Preliminary

262,144 Words × 1-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

HM10500-15 is ECL 10K compatible, 262,144-words \times 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.

■ FEATURES

- 262,144-words × 1-bit Organization
- Fully Compatible with 10K ECL Level

- Output Obtainable by Wired-OR (Open Emitter)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM10500-15	15ns	300 mil 24 pin Cerdip (DG-24V)

■ FUNCTION TABLE


	Input		Output	Mode
CS	WE_	D _{in}	Output	Mode
Н	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X	D _{out} *1	Read


NOTES: X = Irrelevant

*1 = Read Out Noninvert




PIN ARRANGEMENT





■ BLOCK DIAGRAM



Absolute Maximum Ratings (Ta=25°C)

Item	em Symbol		Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	lout	-30	mA
Storage Temperature	T _{stg}	-65 to +150	°c
Storage Temperature	T _{stg} (Bias)*	-55 to +125	°C

^{*} Under Bias

Electrical Characteristics

DC Characteristics (V_{EE} =-5.2V, R_L =50 Ω to -2.0V, Ta=0 to +75 $^{\circ}$ C, air flow exceeding 2m/sec)

Item	Symbol	min (B)	typ	max (A)	Unit	Test Condition	
		-1000	_	-840		_	0°C
	v_{oH}	-960	_	-810			+25°C
O., 4		-900	-	-720			+75°C
Output Voltage		-1870	_	-1665	- mV	V _{in} =V _{IHA} or V _{ILB}	0°C
	VoL	-1850		-1650	-		+25°C
		-1830	_	-1625		•	+75°C
		-1020	_	_	_		0°C
	v_{ohc}	-980	_	_	-		+25°C
Output Threshold		-920	_	_			+75°C
Voltage		_	_	-1645	mV	V _{in} =V _{IHB} or V _{ILA}	0°C
	V _{OLC}	_	_	-1630	•	•	+25°C
		_		-1605		•	+75°C
		-1145	_	-840			0°C
	V_{IH}	-1105	_	-810	-	Guaranteed Input Voltage High for All Inputs	+25°C
Lamus Malsaga		-1045	-	720	- - mV	Tight for All tipets	+75°C
Input Voltage		-1870	_	-1490	- 1117		0°C
	VIL	-1850	_	-1475	_	Guaranteed Input Voltage Low for All Inputs	+25°C
		-1830	_	-1450	-	Low for the impact	+75°C
	I _{IH}	-	-	220		V _{in} =V _{IHA}	0 to +75°C
Input Current		0.5	_	170		CS	0 to +75°C
	l _I L	-50		_	- μΑ	Others V _{in} =V _{ILB}	0 to +/5 C
		-180	_	-		All Inputs and Outputs Open,	Ta=0°C
Supply Current	EE	-180	-	_	- mA	Test Pin 12	Ta=75°C

AC Characteristics ($V_{\rm EE}$ =-5.2V±5%, Ta=0 to +75°C, air flow exceeding 2m/sec)


Read Mode

Item	Symbol	min	typ	max	Unit	Test Condition
Chip Select Access Time	t _{ACS}	_		15	ns	
Chip Select Recovery Time	t _{RCS}	_	_	10	ns	
Address Access Time	^t AA	-	_	15	ns	

Write N	1ode
---------	------

Wille Mode						
Item	Symbol	min	typ	max	Unit	Test Condition
Write Pulse Width	t _W	10	_	_	ns	t _{WSA} =2ns
Data Setup Time	twsp	2		-	ns	
Data Hold Time	twHD	3	_	-	ns	•
Address Setup Time	twsA	2	-	_	ns	t _W =10ns
Address Hold Time	twha	3	-	-	ns	
Chip Select Setup Time	twscs	2	***		ns	•
Chip Select Hold Time	twncs	3	_	***	ns	•
Write Disable Time	tws	-		10	ns	•
Write Recovery Time	twr		_	18	ns	•
Rise/Fall Time						
Item	Symbol	min	typ	max	Unit	Test Condition
Output Rise Time	tr	_	2	_	ns	
Output Fall Time	t _f	_	2	-	ns	
Capacitance						
Item	Symbol	min	typ	max	Unit	Test Condition
Input Capacitance	C _{in}		3	_	pF	
Output Capacitance	C _{out}	-	5	_	pF	

Test Circuit and Waveforms



HM100494 Series - Preliminary

16384-word × 4-bit Fully Decoded Random Access Memory

The HM100494 is ECL 100K compatible, 16384-word by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features

- 16384-word × 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 10/12 ns (max)
- Write pulse width: 6 ns (min)
- · Low power dissipation: 650 mW (typ)
- · Output obtainable by wired-OR (open emitter)

(FG-28D) (DG-28N)

Ordering Information

Type No.	Access Time	Package
HM100494-10	10 ns	400 mil 28-pin Cerdip
HM100494-12	12 ns	(DG-28N)
HM100494F-10	10 ns	28-pin Ceramic Flat
HM100494F-12	12 ns	(FG-28D)


Function Table

	Input		0	Mada		
CS	WE	Din	- Output	Mode		
Н	×	×	L	Not Selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	×	Dout*1	Read		


Notes: x; Irrelevant

*1; Read Out Noninvert

Block Diagram



Pin Arrangement



Absolute Maximum Ratings $(Ta = 25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to VCC	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to Vee	V
Output Current	Iout	-30	mA
Storage Temperature	Tstg	-65 to +150	°C
Storage Temperature	Tstg (Bias)1*	-55 to +125	°C

Note: *1: Under Bias

Electrical Characteristics

DC Characteristics (VEE = -4.5 V, R_L = 50Ω to -2.0 V, Ta = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Min (B)	Тур	Max (A)	Unit	Test Condition
Vон	-1025	-955	-880	mV	
Vol	-1810	-1715	-1620	mV	Vin = Viha or Vilb
Vонс	-1035		_	mV	Via Van - Va
Volc	_		-1610	mV	- Vin = Vihb or Vila
VIH	-1165		-880	mV	Guaranteed Input Voltage
V _{IL}	-1810		-1475	mV	High/Low for All Inputs
Im			220	μΑ	Vin = Viha
Ĭπ	0.5		170	υΔ	$Vin = V_{II.B}$
111.	-50			μμ	Others
IEE	-180			mA	All Inputs and Outputs Open
	VOH VOL VOHC VOLC VIH VIL IH	Voh -1025 Vol -1810 Vohc -1035 Volc - Vh -1165 Vil -1810 Iih - Iii. 0.5 -50	Voh -1025 -955 Vol -1810 -1715 Vohc -1035 Volc Vh -1165 Vil -1810 Ihh Iu. 0.5 -50	Voh -1025 -955 -880 Vol -1810 -1715 -1620 Vohc -1035 — — Volc — — -1610 Vh -1165 — -880 Vil -1810 — -1475 Ihh — — 220 Iul — 0.5 — 170 -50 — — —	Voh -1025 -955 -880 mV Vol -1810 -1715 -1620 mV Vohe -1035 — — mV Volc — — -1610 mV Vh -1165 — -880 mV VL -1810 — -1475 mV Ih — — 220 μA IL 0.5 — 170 μA -50 — — — μΑ

AC Characteristics (VEE = $-4.5~V\pm5\%$, Ta = 0 to +85°C, air flow exceeding 2 m/sec) Read Mode

Te	C11	HM100494-10			HM100494-12				T C. 11.1
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Chip Select Access Time	tacs			6			8	ns	
Chip Select Recovery Time	trcs	_	_	6			8	ns	
Address Access Time	taa			10			12	ns	

Item	Symbol	HM100494-10			HM	100494	-12	Unit	Test Condition
Hem	Symbol	Min	Тур	Max	Min	Тур	Max	Onit	mit rest Condition
Write Pulse Width	tw	6			8			ns	twsa = twsa min
Data Setup Time	twsp	2			2			ns	
Data Hold Time	twhD	2			2			ns	•
Address Setup Time	twsa	2			2			ns	tw = tw min
Address Hold Time	twha	2			2			ns	
Chip Select Setup Time	twscs	2			2			ns	-
Chip Select Hold Time	twics	2			2			ns	•
Write Disable Time	tws			6			8	ns	-
Write Recovery Time	twr			12			14	ns	-


Rise/Fall Time

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Output Rise Time	tr		2	_	ns	
Output Fall Time	tf		2		ns	

Capacitance

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Input Capacitance	Cin		3		pF	
Output Capacitance	Cout		5		рF	

Test Circuit and Waveforms



HM100490 Series—Preliminary

65536-Words × 1-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM100490 is ECL 100K compatible, 65536-words by 1-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.


■ FEATURES


- 65536 × 1 Bit Organization
- Fully Compatible with 100K ECL Level

ORDERING INFORMATION


Type No.	Access Time	Package
HM100490-10	10ns	300 mil 22 pin Cerdip
HM100490-12	12ns	(DG-22N)

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ FUNCTION TABLE

Mode	0	Input				
Mode	Output	D _{in}	WE	CS		
Not Selected	L	X	X	Н		
Write "0"	L	L	L	L		
Write "1"	L	Н	L	L		
Read	D _{out} *	Х	Н	L		

NOTES:

X = Irrelevant;

* = Read out noninvert

\blacksquare ABSOLUTE MAXIMUM RATINGS ($T_a = 25$ °C)

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to ⊖7.0	V
Input Voltage	V _{in}	+0.5 to ⊖3.0	V
Output Current	I _{out}	Θ30	mA
Storage Temperature	T _{stg}	Θ65 to +150	°C
Storage Temperature	T _{stg(under bias)}	Θ55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics (V $_{EE}$ = -4.5V, R_L = 50Ω to -2.0V, T_a = 0 to +85°C, air flow exceeding 2m/sec.)

Item	Symbol	Test Condition		Min.(B)	Тур.	Max.(A)	Unit
Output Voltage	V _{OH}	$V_{in} = V_{IHA}$ or V_{ILB}		Ө1025	⊖955	O880	mV
Output voltage	V _{OL}			O 1810	Θ1715	Ө1620	mV
Output Threshold Voltage	V _{OHC}	$V_{in} = V_{IHB}$ or V_{ILA}		Ө1035	_	_	mV
Output Threshold voltage	V _{OLC}			_		O 1610	mV
Innut Valtage	V _{IH}	Guaranteed Input Volta	ge	Ө1165	_	O880	mV
Input Voltage	V _{IL}	High/Low for All Input	S	O 1810	_	Θ1475	mV
	I _{IH}	$V_{in} = V_{IHA}$			_	220	μA
Input Current	т	V - V	CS	0.5		170	A
	I_{IL}	$V_{-} = V_{TD}$	Others	Θ50		_	μΑ
Supply Current	I _{EE}	All Inputs and Outputs	Open	O140	_		mA

• AC Characteristics ($V_{EE} = -4.5V \pm 5\%$, $T_a = 0$ to +85 °C, air flow exceeding 2m/sec.)

1. Read Mode

Item	Compleat	Test Condition	HM 100490-10			HM	100490)-12	Unit
nem	Symbol	Test Condition M	Min.	Тур.	Max.	Min.	Тур.	Max.	
Chip Select Access Time	t _{ACS}		_	_	6		_	8	ns
Chip Select Recovery Time	t _{RCS}			_	6	_	_	8	ns
Address Access Time	t _{AA}		_	_	10		_	12	ns

Item	Crimbal	Test Condition	I 100490)-10	HM	100490)-12	Unit		
nem	Symbol	lest Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Oint	
Write Pulse Width	t _W	$t_{WSA} = t_{WSA} \min$.	6			8	_	_	ns	
Data Setup Time	t _{WSD}		2	_	_	2	_		ns	
Data Hold Time	t _{WHD}		2	_	_	2	_	_	ns	
Address Setup Time	t _{WSA}	$t_{W} = t_{W} \min$	2	_	_	2	_		ns	
Address Hold Time	t _{WHA}		2		_	2	_	_	ns	
Chip Select Setup Time	twscs		2	_		2	_	_	ns	
Chip Select Hold Time	t _{WHCS}		2			2	_	_	ns	
Write Disable Time	t _{WS}		_	_	6			8	ns	
Write Recovery Time	t _{WR}				12		_	14	ns	

3. Rise/Fall Time


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Output Rise Time	t _r		_	2	_	ns
Output Fall Time	t _f		_	2	_	ns

4. Capacitance


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}			3	_	pF
Output Capacitance	Cout			5	_	pF

■ TEST CIRCUIT AND WAVEFORMS


1. Loading Condition





2. Input Pulse



3. Read Mode







HM100504F-10/12 — Preliminary

65536-Words × 4-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM100504 is ECL 100K compatible, 65536-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

■ FEATURES


- 65536 × 4 Bit Organization
- Fully Compatible with 100K ECL Level

- Output Obtainable by Wired-OR (Open Emitter)

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM100504F-10	10 ns	28 pin Ceramic Flat Package
HM100504F-12	12 ns	(30 mil lead Pitch)

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT

l .		
D ₁₀	1	28 CS
D ₁₁	2	27 WE
D12 [3	26 🔲 A ₁₅
DI3	4	25 🔲 A ₁₄
D00 [5	24 🔲 A ₁₃
Do1 [6	23 🔲 A ₁₂
Vcc 🗌	7	22 🔲 A ₁₁
Do2 [8	21 🗌 VEE
D _{O3} [9	20 🔲 A ₁₀
Ao 🗌	10	19 🔲 A9
A1 🗌	11	18 🔲 A ₈
A2 🗌	12	17 🔲 A7
Аз 🗌	13	16 🔲 A ₆
A4 🗌	14	15 🔲 A ₅
	(Top Vi	lew)

TRUTH TABLE

	0.		Input	
#	Output		WE	CS
]		X	Х	Н
		L	L	L
		Н	L	L
*	D	Х	Н	L

NOTES: X = Irrelevant;

* = Read out noninvert

HM100500CG-18—Preliminary

262,144-Word × 1-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM100500CG-18 is ECL 100K compatible, 262,144-word \times 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.

■ FEATURES

- 262,144-Word × 1-Bit Organization
- Fully Compatible with 100K ECL Level

- Output Obtainable by Wired-OR (Open Emitter)

M ORDERING INFORMATION

Type No.	Access Time	Package
HM100500-18	18ns	24 pin CERDIP (DG-24V)
HM100500CG-18	18ns	28 pin LCC (CG-28B)
HM100500F-18	18ns	24 pin Ceramic Flat (FG-24A)

■ FUNCTION TABLE


	Input		Outmut	Mode
CS	WE	D _{in}	Output	Mode
Н	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X	D _{out} *1	Read


NOTES:

X = Irrelevant


*1 = Read Out Noninvert

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



Absolute Maximum Ratings $(Ta = 25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	Vee to Vcc	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to Vee	V
Output Current	Iout	-30	mA
Storage Temperature	Tstg	-65 to +150	°C
Storage Temperature	Tstg (Bias)*1	-55 to +125	°C

Note: *1; Under Bias

Electrical Characteristics

DC Characteristics ($V_{EE} = -4.5 \text{ V}$, $R_L = 50\Omega$ to -2.0 V, $T_a = 0$ to $+85^{\circ}\text{C}$, air flow exceeding 2 m/sec)

	,		,			,,	
Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test Condition	S
0	Vон	-1025	-955	-880	mV		
Output Voltage	Vol	-1810	-1715	-1620	mV	Vin = Viha or Vil	В
Output Threshold Voltage	Vонс	-1035			mV	Vin = Vihb or Vila	
	Volc			-1610	mV		
Input Voltage	Vи	-1165	_	-880	mV	Guaranteed Input	Voltage
niput voltage	VIL	-1810		-1475	mV	High/Low for All	Inputs
	Im		_	220	μA	Vin = Viha	
Input Current	IıL	0.5		170	- μ A	Vin = VILB	CS
	ALL:	-50		-	pr.	A TII — A IITR	Others
Supply Current	IEE	-160			mA	All Inputs and Ou	tputs Open

AC Characteristics (VEE = $-4.5~V\pm5\%$, Ta = 0 to $+85^{\circ}C$, air flow exceeding 2 m/sec) Read Mode

Item	Symbol	Min	Тур	CG-18 Max	F-18 Max	Unit	Test Conditions -
Chip Select Access Time	tacs		_	18	15	ns	
Chip Select Recovery Time	trcs		_	18	10	ns	
Address Access Time	taa			18	18	ns	

Item	Symbol	Min	Тур	CG-18 Max	F-18 Max	Unit	Test Conditions
Write Pulse Width	tw	10		_		ns	twsA = 2 ns
Data Setup Time	twsp	2					
Data Hold Time	twhD	3				ns	
Address Setup Time	twsa	2		_		ns	tw = 10 ns
Address Hold Time	twha	3		_		ns	
Chip Select Setup Time	twscs	2	_			ns	
Chip Select Hold Time	twncs	3	_			ns	
Write Disable Time	tws	_		15	10	ns	
Write Recovery Time	twr			21	21	ns	


Rise/Fall Time

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Output Rise Time	tr		2		ns	
Output Fall Time	tf		2		ns	

Capacitance

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	Cin		3		pF	
Output Capacitance	Cout		5		pF	

Test Circuit and Waveforms



1284

HM101494 Series_Preliminary

16384-Words × 4-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM101494 is ECL 100K compatible, 16384-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

■ FEATURES


- 16384 × 4 Bit Organization
- Fully Compatible with 100K ECL Level


- Output Obtainable by Wired-OR (Open Emitter)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM101494-10	10ns	400 mil 28 pin Cerdip
HM101494-12	12ns	(DG-28N)
HM101494F-10	10ns	28 pin Ceramic Flat
HM101494F-12	12ns	(FG-28D)

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ FUNCTION TABLE

	Input		Mode			
CS	WE	D _{in}	Output	Mode		
Н	X	X	L	Not Selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	Х	D _{out} *	Read		

NOTES: X = Irrelevant;

* = Read out noninvert

MASSOLUTE MAXIMUM RATINGS $(T_a = 25 \degree C)$

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to ⊖7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	I _{out}	Θ30	mA
Storage Temperature	T _{stg}	Θ65 to +150	°C
Storage Temperature	T _{stg(bias)} (1)	Θ55 to +125	°C

NOTES: 1. Under bias.

2. Ceramic flat ... T_C, Cerdip ... T_a.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics (V $_{EE}=$ –5.2V, $R_L=50\Omega$ to –2.0V(2), $T_a=0$ to +85°C, air flow exceeding 2m/sec.(2), $T_C=0$ to +85°C)

Item	Symbol	Test Condition		Min.(B)	Тур.	Max.(A)	Unit
O the William	V _{OH}	V - V - V		Θ1025	Θ955	O880	mV
Output Voltage V _C		$V_{in} = V_{IHA}$ or V_{ILB}		O 1810	O1715	O1620	mV
Outsid There hald Value	V _{OHC}	$V_{in} = V_{IHB}$ or V_{ILA}		Ө1035		_	mV
Output Infeshold voltage	V _{OLC}					O 1610	mV
Viu		Guaranteed Input Voltage		Ө1165		⊖880	mV
Input Voltage	V _{IL}	High/Low for All Input	O1810		O1475	mV	
	I _{IH}	$V_{in} = V_{IHA}$				220	μΑ
Input Current		V - V	CS	0.5		170	A
•	I _{IL}	$V_{in} = V_{ILB}$	Others	Θ50		_	μΑ
Supply Current	I _{EE}	All Inputs and Outputs Open		O180		_	mA

• AC Characteristics (V_{EE} = -5.2V \pm 5%(2), T_a = 0 to +85°C, air flow exceeding 2m/sec.(2), T_C = 0 to +85°C)

1. Read Mode

Item	Symbol	Test Condition M	HM	HM 101494-10			HM 101494-12		
	Symbol		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Select Access Time	t _{ACS}			_	6	_		8	ns
Chip Select Recovery Time	t _{RCS}		I. —		6		_	8	ns
Address Access Time	t _{AA}		_		10			12	ns

Item	S1	Test Condition	HM 101494-10			HM	Unit		
item	Symbol	lest Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Write Pulse Width	t _W	$t_{WSA} = t_{WSA} \min$	6	_		8	_	_	ns
Data Setup Time	t _{WSD}		2	_	-	2	_	_	ns
Data Hold Time	t _{WHD}		2		-	2	1	_	ns
Address Setup Time	t _{WSA}	$t_W = t_W \min$	2		-	2	_	_	ns
Address Hold Time	t _{WHA}		2		-	2	_	_	ns
Chip Select Setup Time	t _{WSCS}]	2	_	_	2	_	_	ns
Chip Select Hold Time	t _{WHCS}		2	_	_	2	_	_	ns
Write Disable Time	t _{WS}		_	_	6	_	_	8	ns
Write Recovery Time	t _{WR}		_	_	12		_	14	ns

3. Rise/Fall Time


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Output Rise Time	t _r			2	_	ns
Output Fall Time	t _f			2	_	ns

4. Capacitance


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}	$\overline{\text{WE}}, \overline{\text{CS}}, D_{11}, D_{12}$		5		pF
		Others	-	3	_	pF
Output Capacitance	Cout		_	3		pF

■ TEST CIRCUIT AND WAVEFORMS


1. Loading Condition





2. Input Pulse



3. Read Mode







HM101490 Series—Preliminary

65536-Words × 1-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM101490 is ECL 100K compatible, 65536-words by 1-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

■ FEATURES


- 65536 x 1 Bit Organization
- Fully Compatible with 100K ECL Level


- Output Obtainable by Wired-OR (Open Emitter)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM101490-10	10ns	300 mil 22 pin Cerdip
HM101490-12	12ns	(DG-22N)

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ FUNCTION TABLE

	Input		Output	Mode
CS	WE	D _{in}	Output	Mode
Н	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X	D _{out} *	Read

NOTES:

X = Irrelevant;

* = Read out noninvert

ABSOLUTE MAXIMUM RATINGS $(T_a = 25 \degree C)$

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to ⊖7.0	V
Input Voltage	V _{in}	+0.5 to ⊖3.0	V
Output Current	I _{out}	Θ30	mA
Storage Temperature	T _{stg}	Θ65 to +150	°C
Storage Temperature	T _{stg(under bias)}	Θ55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to -2.0V, $T_a = 0$ to +85 °C, air flow exceeding 2m/sec.)

Item	Symbol	Test Condition		Min.(B)	Тур.	Max.(A)	Unit	
Output Valtage	V _{OH}	$V_{in} = V_{IHA}$ or $V_{II.B}$		Ө1025	θ955	⊖880	mV	
Output Voltage	V _{OL}	Vin — VIHA OI VILB		O 1810	O 1715	O1620	mV	
Output Threshold Voltage	V _{OHC}	V - V or V	V - V V			_	mV	
Output Tineshold voltage	V _{OLC}	$V_{in} = V_{IHB}$ or V_{ILA}	_		Ө1610	mV		
Input Voltage	V _{IH}	Guaranteed Input Volta	Ө1165	_	O880	mV		
input voitage	V_{IL}	High/Low for All Inpu	High/Low for All Inputs			Ө1475	mV	
	I _{IH}	$V_{in} = V_{IHA}$			_	220	μA	
Input Current	T	V - V	CS	0.5		170	μА	
	I _{IL}	$V_{in} = V_{ILB}$	Others	Θ50		_		
Supply Current	I _{EE}	All Inputs and Outputs Open		O 140	_		mA	

• AC Characteristics ($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to +85°C, air flow exceeding 2m/sec.)

1. Read Mode

Item	Counch al	Test Condition	HN	HM 101490-10			HM 101490-12		
	Symbol		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Select Access Time	t _{ACS}		T-	_	6			8	ns
Chip Select Recovery Time	t _{RCS}		T -		6	_	_	8	ns
Address Access Time	t _{AA}		_	_	10	_		12	ns

Item	Cumbal	Test Condition	HM 101490-10			HM	Unit		
item	Symbol	lest Colldition	Min.	Тур.	Max.	Min.	Тур.	Max.	Omt
Write Pulse Width	t _W	$t_{WSA} = t_{WSA} \min$	6	_	_	8	_	_	ns
Data Setup Time	t _{WSD}		2	_	_	2	_	_	ns
Data Hold Time	t _{WHD}		2		_	2	_	_	ns
Address Setup Time	t _{WSA}	$t_{W} = t_{W} \min$	2		_	2	_	_	ns
Address Hold Time	t _{WHA}		2	_		2	_	_	ns
Chip Select Setup Time	t _{WSCS}		2	_	_	2	_	_	ns
Chip Select Hold Time	twHCS		2	_		2	_	_	ns
Write Disable Time	t _{WS}				6	_		8	ns
Write Recovery Time	t _{WR}				12	-		14	ns

3. Rise/Fall Time


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Output Rise Time	t _r		_	2	_	ns
Output Fall Time	t _f		_	2	_	ns

4. Capacitance


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}		_	3	_	pF
Output Capacitance	Cout			5	_	pF

■ TEST CIRCUIT AND WAVEFORMS


1. Loading Condition





2. Input Puise



3. Read Mode







HM101504F-10/12 - Preliminary

65536-Words × 4-Bit Fully Decoded Random Access Memory

■ DESCRIPTION

The HM101504 is ECL 100K compatible, 65536-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

■ FEATURES


- 65536 × 4 Bit Organization
- Fully Compatible with 100K ECL Level

- Output Obtainable by Wired-OR (Open Emitter)


■ ORDERING INFORMATION

Type No.	Access Time	Package
HM101504F-10	10 ns	(TDD)
HM101504F-12	12 ns	(TBD)

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ TRUTH TABLE

	Input		Outmut	Mode		
CS	WE	D _{in}	Output	Mode		
Н	X	X	L	Not Selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	Х	D _{out} *	Read		

NOTES: X = Irrelevant;

* = Read out noninvert

HM101500F-15 — Preliminary

262144-Words × 1-Bit Fully Decoded Random Access Memory

DESCRIPTION

HM101500F-15 is ECL 100K compatible, 262144-words by 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.

■ FEATURES

- 262,144-Words × 1 Bit Organization
- Fully Compatible with 100K ECL Level

- Output Obtainable by Wired-OR (Open Emitter)

■ TRUTH TABLE

	Input		Output	Mode
CS	WE	D_{in}	Output	Mode
Н	X	Х	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X	D _{out} *	Read


NOTES: X = Irrelevant;


* = Read out noninvert

ORDERING INFORMATION


Type No.	Access Time	Package
HM101500F-15	15 ns	24 pin Ceramic Flat
HM101500CG-15	15 ns	28 pin Ceramic LCC

■ BLOCK DIAGRAM





PIN ARRANGEMENT



\blacksquare ABSOLUTE MAXIMUM RATINGS (T_a = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to ⊖7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	I _{out}	Θ30	mA
Storage Temperature	T _{stg}	O65 to +150	°C
Storage Temperature	T _{stg(bias)} *	Θ55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics (V $_{EE}$ = $-5.2V,\,R_L$ = 50Ω to $-2.0V,\,T_C$ = 0 to $+85\,^{\circ}C)$

Item	Symbol	Test Condition		Min.(B)	Тур.	Max.(A)	Unit
Output Voltage	V _{OH}	X/ - X/ X/		Θ1025	θ955	⊖880	mV
Output voltage	V _{OL}	$\mathbf{v}_{in} = \mathbf{v}_{IHA} \text{ or } \mathbf{v}_{ILB}$	$V_{in} = V_{IHA} \text{ or } V_{ILB}$		Θ1715	O1620	mV
Output Threshold Voltage	V _{OHC}	$V_{in} = V_{IHB}$ or V_{ILA}		Ө1035	_	_	mV
Output Threshold voltage	V _{OLC}			_		O 1610	mV
Input Voltage	V_{IH}	Guaranteed Input Voltage High/Low for All Inputs		Ө1165	_	⊖880	mV
input voltage	V_{IL}			O 1810	_	O1475	mV
	I _{IH}	$V_{in} = V_{IHA}$			_	220	μA
Input Current	Ţ	I_{IL} $V_{in} = V_{ILB}$	CS	0.5		170	4
	1IL		Others	θ50	-	_	μΑ
Supply Current	I _{EE}	All Inputs and Outputs	Open	Θ200		_	mA

• AC Characteristics (V $_{EE}$ = -5.2V $\,\pm\,$ 5%, T_{C} = 0 to +85°C)

1. Read Mode

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Chip Select Access Time	t _{ACS}		_	_	15	ns
Chip Select Recovery Time	t _{RCS}		_	_	10	ns
Address Access Time	t _{AA}		_	_	15	ns

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Write Pulse Width	t _W	$t_{WSA} = 2ns$	10	_	_	ns
Data Setup Time	t _{WSD}		2	_	_	ns
Data Hold Time	t _{WHD}		3	_	_	ns
Address Setup Time	t _{WSA}	$t_W = 10ns$	2	_	_	ns
Address Hold Time	t _{WHA}	•	3	_	_	ns
Chip Select Setup Time	t _{WSCS}		2	_	_	ns
Chip Select Hold Time	t _{WHCS}		3	_	_	ns
Write Disable Time	t _{WS}		_	_	10	ns
Write Recovery Time	t _{WR}	7	_	_	18	

3. Rise/Fall Time


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Output Rise Time	t _r		_	2	_	ns
Output Fall Time	t _f		_	2	_	ns

4. Capacitance


Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{in}		_	3	_	pF
Output Capacitance	Cout			5		pF

■ TEST CIRCUIT AND WAVEFORMS


1. Loading Condition





2. Input Pulse



3. Read Mode











Hitachi America, Ltd.

SEMICONDUCTOR & I.C. DIVISION

Hitachi America, Ltd. Semiconductor & I.C. Division Hitachi Plaza 2000 Sierra Point Parkway Brisbane, CA 94005-1819 Telephone: 415-589-8300

Telex: 17-1581 Twx: 910-338-2103 FAX: 415-583-4207

REGIONAL OFFICES

TELECOM REGION

Hitachi America, Ltd. 325 Columbia Turnpike Suite 203 Florham Park, NJ 07932 201/514-2100

NORTHEAST REGION

Hitachi America, Ltd. 5 Burlington Woods Drive Burlington, MA 01803 617/229-2150

NORTH CENTRAL REGION

Hitachi America, Ltd. 500 Park Boulevard, Suite 415 Itasca, IL 60143 708/773-4864

NORTHWEST REGION

Hitachi America, Ltd. 1900 McCarthy Boulevard Suite 310 Milpitas, CA 95035 408/954-8100

SOUTH CENTRAL REGION

Hitachi America, Ltd. Two Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX 75240 214/991-4510

SOUTHWEST REGION

Hitachi America, Ltd. 18300 Von Karman Avenue Suite 730 Irvine, CA 92715 714/553-8500

SOUTHEAST REGION

Hitachi America, Ltd 401 Harrison Oaks Boulevard Suite 100 Cary, NC 27513 919/481-3908

AUTOMOTIVE REGION

Hitachi America, Ltd. 330 Town Center Drive Suite 311 Dearborn, MI 48126 313/271-4410

DISTRICT OFFICES

Hitachi America, Ltd. 3800 W. 80th Street, Suite 1050 Bloomington, MN 55431 612/896-3444

Hitachi America, Ltd. 21 Old Main Street, Suite 104 Fishkill, NY 12524 914/897-3000 Hitachi America, Ltd. 6161 Savoy Drive, Suite 850 Houston, TX 77036 713/974-0534

Hitachi (Canadian) Ltd. 320 March Road, Suite 602 Kanata, Ontario, Canada K2K 2E3 613/591-1990 Hitachi America, Ltd. 4901 N.W. 17th Way, Suite 302 Fort Lauderdale, FL 33309 305/491-6154





Our Standards Set Standards

Hitachi America, Ltd. Semiconductor & I.C. Division Hitachi Plaza 2000 Sierra Point Parkway, Brisbane, CA 94005-1819 1-415-589-8300