DRAM DATA BOOK **©**HITACHI®

**SUMER** 13555 Bishop's Court Brookfield, WI 53005 (414) 784-6641

# DRAM DATA BOOK



When using this document, keep the following in mind:

- This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# **©**HITACHI®

## **DRAM DATA BOOK INDEX**

Introduction

**MOS Dynamic RAM** 

2

Section

**High Speed BiCMOS Dynamic RAM** 

3

**MOS Dynamic RAM Modules** 

4

Video RAM

5

## DRAM Data Book TABLE OF CONTENTS

Section 1		_
Introduction		Page
		3
RELIABILITY OF HITACHI I.C. MEMORIES		9
QUALITY ASSURANCE OF I.C. MEMORY		23
OUTLINE OF TESTING METHOD		29
APPLICATION		30
Section 2 MOS Dynamic RAM		
<ul> <li>HM514256A/AL Series</li> <li>HM514256AP-6/7/8/10/12</li> <li>HM514256AJP-6/7/8/10/12</li> <li>HM514256AZP-6/7/8/10/12</li> <li>HM514256ALP-6/7/8/10/12</li> <li>HM514256ALJP-6/7/8/10/12</li> <li>HM514256ALZP-6/7/8/10/12</li> </ul>	256k x 4-bit CMOS DRAM, Fast Page Mode	45
<ul> <li>HM514258A Series</li> <li>HM514258AP-6/7/8/10/12</li> <li>HM514258AJP-6/7/8/10/12</li> <li>HM514258AZP-6/7/8/10/12</li> </ul>	256k x 4-bit CMOS Static Column DRAM	59
<ul> <li>HM514266 Series</li> <li>HM514266AP-6/7/8/10/12</li> <li>HM514266AJP-6/7/8/10/12</li> <li>HM514266AZP-6/7/8/10/12</li> </ul>	256k x 4-bit DRAM, Write per Bit	72
<ul> <li>HM511000A/AL Series</li> <li>HM511000AP-6/7/8/10/12</li> <li>HM511000AJP-6/7/8/10/12</li> <li>HM511000AZP-6/7/8/10/12</li> <li>HM511000ALP-6/7/8/10/12</li> <li>HM511000ALJP-6/7/8/10/12</li> <li>HM511000ALZP-6/7/8/10/12</li> </ul>	1 Meg x 1-bit CMOS DRAM	86
<ul> <li>HM511001A Series</li> <li>HM511001AP-6/7/8/10/12</li> <li>HM511001AJP-6/7/8/10/12</li> <li>HM511001AZP-6/7/8/10/12</li> </ul>	1 Meg x 1-bit CMOS DRAM with Nibble Mode	98
<ul> <li>HM511002A Series</li> <li>HM511002AP-6/7/8/10/12</li> <li>HM511002AJP-6/7/8/10/12</li> <li>HM511002AZP-6/7/8/10/12</li> </ul>	1 Meg x 1-bit CMOS DRAM with Static Column Mode	110
<ul> <li>HM511664 Series</li> <li>HM511664JP-8/10</li> <li>HM511664ZP-8/10</li> </ul>	64k x 16-bit DRAM, Write per Byte	125
<ul> <li>HM511664/L Series</li> <li>HM511664JP-8/10</li> <li>HM511664LJ-8/10</li> <li>HM511664ZP-8/10</li> <li>HM511664LZ-8/10</li> </ul>	64k x 16-bit Low Power	155
<ul> <li>HM511665 Series</li> <li>HM511665JP-8/10</li> <li>HM511665ZP-8/10</li> </ul>	64k x 16-bit DRAM, Write per Bit	186
<ul> <li>HM511665/L Series</li> <li>HM511665JP-8/10</li> <li>HM511665LJ-8/10</li> <li>HM511665ZP-8/10</li> <li>HM511665LZ-8/10</li> </ul>	64k x 16-bit Low Power	204



TABLE OF CONTENTS -		
<ul> <li>HM511666 Series</li> <li>HM511666JP-8/10</li> <li>HM511666ZP-8/10</li> </ul>	64k x 16-bit	223
<ul> <li>HM514100A Series</li> <li>HM514100AJ/ALJ/ASLJ-6/7/8/10</li> <li>HM514100AS/ALS/ASLS-6/7/8/10</li> <li>HM514100AZ/ALZ/ASLZ-6/7/8/10</li> <li>HM514100AT/ALT/ASLT-6/7/8/10</li> <li>HM514100AR/ALR/ASLR-6/7/8/10</li> <li>HM514100ATT/ALTT/ASLTT-6/7/8/10</li> <li>HM514100ARR/ALRR/ASLRR-6/7/8/10</li> </ul>	4 Meg x 1-bit DRAM, Low Power & Super Low Power Version	247
<ul> <li>HM514400A Series</li> <li>HM514400AJ/ALJ/ASLJ-6/7/8/10</li> <li>HM514400AS/ALS/ASLS-6/7/8/10</li> <li>HM514400AZ/ALZ/ASLZ-6/7/8/10</li> <li>HM514400AT/ALT/ASLT-6/7/8/10</li> <li>HM514400AT/ALT/ASLR-6/7/8/10</li> <li>HM514400ATT/ALTT/ASLTT-6/7/8/10</li> <li>HM514400ATT/ALTT/ASLTT-6/7/8/10</li> <li>HM514400ARR/ALRR/ASLRR-6/7/8/10</li> </ul>	1 Meg x 4-bit DRAM, Low Power & Super Low Power Version	268
<ul> <li>HM514100 Series</li> <li>HM514100JP-8/10/12</li> <li>HM514100ZP-8/10/12</li> </ul>	4 Meg x 1-bit DRAM, Fast Page Mode	289
<ul> <li>HM514100JP/ZP-7 HM514100JP-7 HM514100ZP-7</li> </ul>	4 Meg x 1-bit DRAM, Fast Page Mode	302
<ul> <li>HM514100L Series</li> <li>HM514100LJP-8/10/12</li> <li>HM514100LZP-8/10/12</li> </ul>	4 Meg x 1-bit DRAM, Low Power Version/Fast Page Mode	315
<ul> <li>HM514101 Series</li> <li>HM514101JP-8/10/12</li> <li>HM514101ZP-8/10/12</li> </ul>	4 Meg x 1-bit DRAM with Nibble Mode	329
<ul> <li>HM514101A Series</li> <li>HM514101AJ-7/8/10</li> <li>HM514101AS-7/8/10</li> <li>HM514101AZ-7/8/10</li> </ul>	4 Meg x 1-bit DRAM with Nibble Mode	343
<ul> <li>HM514400 Series</li> <li>HM514400JP-8/10/12</li> <li>HM514400ZP-8/10/12</li> </ul>	1 Meg x 4-bit DRAM, Fast Page Mode	361
<ul> <li>HM514400L Series</li> <li>HM514400LJP-8/10/12</li> <li>HM514400LZP-8/10/12</li> </ul>	1 Meg x 4-bit DRAM, Low Power Version/Fast Page Mode	374
<ul> <li>HM514410 Series</li> <li>HM514410JP-8/10/12</li> <li>HM514410ZP-8/10/12</li> </ul>	1 Meg x 4-bit DRAM, Write per Bit	390
<ul> <li>HM514410A Series</li> <li>HM514410AJ-6/7/8/10</li> <li>HM514410AS-6/7/8/10</li> <li>HM514410AZ-6/7/8/10</li> <li>HM514410AT-6/7/8/10</li> <li>HM514410ATT-6/7/8/10</li> <li>HM514410ATT-6/7/8/10</li> <li>HM514410ARR-6/7/8/10</li> </ul>	1 Meg x 4-bit DRAM, Write per Bit	406
<ul> <li>HM514800 Series</li> <li>HM514800JP-7/8/10</li> <li>HM514800ZP-7/8/10</li> </ul>	512k x 8-bit DRAM	427
HM514800L Series     HM514800LJP-7/8/10	512k x 8-bit DRAM, Low Power Version	444



HM514800LZP-7/8/10

	TABLE OF CONT	ENTS
<ul> <li>HM514900 Series</li> <li>HM514900JP-7/8/10</li> <li>HM514900ZP-7/8/10</li> </ul>	512k x 9-bit DRAM	461
• HM514260 Series HM514260JP-7/8/10 HM514260ZP-7/8/10	256k x 16-bit DRAM (2 CAS)	478
<ul> <li>HM514170 Series</li> <li>HM514170JP-7/8/10</li> <li>HM514170ZP-7/8/10</li> </ul>	256k x 16-bit DRAM (2 WE)	495
<ul> <li>HM514280 Series</li> <li>HM514280JP-7/8/10</li> <li>HM514280ZP-7/8/10</li> </ul>	256k x 18-bit DRAM (2 CAS)	512
<ul> <li>HM514190 Series</li> <li>HM514190JP-7/8/10</li> <li>HM514190ZP-7/8/10</li> </ul>	256k x 18-bit DRAM (2 WE)	529
<ul> <li>HM5116100 Series</li> <li>HM5116100J-6/7/8/10</li> <li>HM5116100Z-6/7/8/10</li> </ul>	16 Meg x 1-bit DRAM, Fast Page Mode	546
<ul> <li>HM5116100L Series</li> <li>HM5116100LJ-6/7/8/10</li> <li>HM5116100LZ-6/7/8/10</li> </ul>	16 Meg x 1-bit DRAM, Low Power Version/Fast Page Mode	566
<ul> <li>HM5116400 Series</li> <li>HM5116400J-6/7/8/10</li> <li>HM5116400Z-6/7/8/10</li> </ul>	4 Meg x 4-bit DRAM, Fast Page Mode	587
<ul> <li>HM5116400L Series</li> <li>HM5116400LJ-6/7/8/10</li> <li>HM5116400LZ-6/7/8/10</li> </ul>	4 Meg x 4-bit DRAM, Low Power Version/Fast Page Mode	609
Section 3		
High Speed BiCMOS Dynamic RAM		
<ul> <li>HM571000 Series</li> <li>HM571000JP-35R/40/45</li> </ul>	1 Meg x 1-bit DRAM	633
<ul> <li>HM574256 Series</li> <li>HM574256JP-35R/40/45</li> </ul>	256k x 4-bit DRAM	651
<ul> <li>HM574100 Series</li> <li>HM574100JP-35/40/45</li> </ul>	4 Meg x 1-bit DRAM	667
<ul> <li>HM574400 Series</li> <li>HM574400JP-35/40/45</li> </ul>	1 Meg x 4-bit DRAM	683
Section 4 MOS Dynamic RAM Modules		
HB56A18 Series	1 Meg x 8-bit DRAM	701
HB56A18A-6H/7H/8A/10A/12A HB56A18AT-6H/7H/8A/10A/12A HB56A18B-6H/7H/8A/10A/12A	<b></b>	,
<ul> <li>HB56C18 Series</li> <li>HB56C18A-8A/10A/12A</li> <li>HB56C18AT-8A/10A/12A</li> <li>HB56C18B-8A/10A/12A</li> </ul>	1 Meg x 8-bit DRAM	706
<ul> <li>HB56G18 Series</li> <li>HB56G18B-7A/8A/10A</li> <li>HB56G18GB-7A/8A/10A</li> </ul>	1 Meg x 8-bit DRAM	711
<ul> <li>HB56A48 Series</li> <li>HB56A48B/GB-8/10</li> <li>HB56A48BR/GBR-6A/7A/8A/10A</li> <li>HB56A48A-8/10</li> <li>HB56A48AR-6A/7A/8A/10A</li> <li>HB56A48AT-8/10</li> <li>HB56A48ATR-6A/7A/8A/10A</li> </ul>	4 Meg x 8-bit DRAM	722



TABLE OF CONTENTS -		
HB56A19 Series     HB56A19A-6H/7H/8A/10A/12A     HB56A19AT-6H/7H/8A/10A/12A     HB56A19B-6H/7H/8A/10A/12A	1 Meg x 9-bit DRAM	738
<ul> <li>HB56A19L Series</li> <li>HB56A19A-6L/7L/8L/10L/12L</li> <li>HB56A19AT-6L/7L/8L/10L/12L</li> <li>HB56A19B-6L/7L/8L/10L/12L</li> <li>HB56A19GB-6L/7L/8L/10L/12L</li> </ul>	1 Meg x 9-bit DRAM	744
<ul> <li>HB56C19 Series</li> <li>HB56C19A-8A/10A/12A</li> <li>HB56C19AT-8A/10A/12A</li> <li>HB56C19B-8A/10A/12A</li> </ul>	1 Meg x 9-bit DRAM	755
<ul> <li>HB56G19 Series</li> <li>HB56G19A-6A/7A/8A/10A</li> <li>HB56G19B/GB-6A/7A/8A/10A</li> </ul>	1 Meg x 9-bit DRAM	760
<ul> <li>HB56A49 Series         HB56A49B/GB-8/10         HB56A49BR/GBR-6A/7A/8A/10A         HB56A49A-8/10         HB56A49AR-6A/7A/8A/10A         HB56A49AT-8/10         HB56A49ATR-6A/7A/8A/10A     </li> </ul>	4 Meg x 9-bit DRAM	772
<ul> <li>HB56D25632 Series</li> <li>HB56D25632B-6A/7A/8A/10A/12A</li> </ul>	256k x 32-bit DRAM	788
• HB56D51232 Series HB56D51232SB-6A/7A/8A/10A/12A	512k x 32-bit DRAM	799
<ul> <li>HB56D132 Series</li> <li>HB56D132BR-6A/7A/8A/10A</li> <li>HB56D132BR-8/10</li> <li>HB56D132SBR-6A/7A/8A/10A</li> <li>HB56D132SBR-8/10</li> </ul>	1 Meg x 32-bit DRAM	810
<ul> <li>HB56D232B Series HB56D232B-8/10/12</li> </ul>	2 Meg x 32-bit DRAM	821
<ul> <li>HB56D232BS/SBS Series</li> <li>HB56D232BS-6A/7A/8A/10A</li> <li>HB56D232SBS-6A/7A/8A/10A</li> </ul>	2 Meg x 32-bit DRAM	830
• HB56D25636 Series HB56D25636B-85/10/12	256k x 36-bit DRAM	842
• HB56D51236 Series HB56D51236B-85/10/12	512k x 36-bit DRAM	854
• HB56D136B Series HB56D136B-8/10/12	1 Meg x 36-bit DRAM	866
<ul> <li>HB56D136B/S Series</li> <li>HB56D136B/BR/BS-6A/7A/8A/10A</li> <li>HB56D136B/BR-8/10</li> <li>HB56D136SB/SBR/SBS-6A/7A/8A/10A</li> <li>HB56D136SB/SBR-8/10</li> </ul>	1 Meg x 36-bit DRAM	875
• HB56D236B Series HB56D236B-8/10/12	2 Meg x 36-bit DRAM	888
HB56D236B/SB Series     HB56D236B/BS-6A/7A/8A/10A     HB56D236B-8/10     HB56D236SB/SBS-6A/7A/8A/10A     HB56D236SB-8/10	2 Meg x 36-bit DRAM	897
<ul> <li>HB56A140 Series</li> <li>HB56A140B-6A/7A/8A/10A</li> <li>HB56A140SB-6A/7A/8A/10A</li> </ul>	1 Meg x 40-bit DRAM	909



	TABLE OF CON	TENTS
<ul> <li>HB56A240 Series</li> <li>HB56A240B-6A/7A/8A/10A</li> <li>HB56A240SB-6A/7A/8A/10A</li> </ul>	2 Meg x 40-bit DRAM	927
Section 5 Video RAM		
<ul> <li>HM63021 Series HM63021P-28/35/45</li> </ul>	2k x 8-bit Line Memory	947
<ul> <li>HM53051 Series HM53051P-45/60</li> </ul>	256k x 4-bit Frame Memory	961
<ul> <li>HM53461 Series</li> <li>HM53461P-10/12/15</li> <li>HM53461ZP-10/12/15</li> </ul>	64k x 4-bit Multiport CMOS Video RAM	971
<ul> <li>HM53462 Series</li> <li>HM53462P-10/12/15</li> <li>HM53462ZP-10/12/15</li> </ul>	64k x 4-bit Multiport CMOS Video RAM with Logic Functions	984
<ul> <li>HM534251 Series</li> <li>HM534251JP-10/11/12/15</li> <li>HM534251ZP-10/11/12/15</li> </ul>	256k x 4-bit Multiport CMOS Video RAM	1004
<ul> <li>HM534251A Series</li> <li>HM534251AJ-8/10</li> <li>HM534251AZ-8/10</li> </ul>	256k x 4-bit Multiport CMOS Video RAM	1026
<ul> <li>HM534252 Series</li> <li>HM534252JP-10/11/12/15</li> <li>HM534252ZP-10/11/12/15</li> </ul>	256k x 4-bit Multiport CMOS Video RAM with Logic Functions	1046
<ul> <li>HM534253 Series</li> <li>HM534253JP-10/12/15</li> <li>HM534253ZP-10/12/15</li> </ul>	256k x 4-bit Multiport CMOS Video RAM with Extended Functions	1070
<ul> <li>HM534253A Series</li> <li>HM534253AJ-8/10</li> <li>HM534253AZ-8/10</li> </ul>	256k x 4-bit Multiport CMOS Video RAM with Extended Functions	1094
<ul> <li>HM538121 Series</li> <li>HM538121JP-10/11/12/15</li> </ul>	128k x 8-bit Multiport CMOS Video RAM	1130
<ul> <li>HM538121A Series</li> <li>HM538121AJ-8/10</li> <li>HM538121AZ-8/10</li> </ul>	128k x 8-bit Multiport CMOS Video RAM	1152
<ul> <li>HM538122 Series</li> <li>HM538122JP-10/11/12/15</li> </ul>	128k x 8-bit Multiport CMOS Video RAM with Logic Functions	1170
<ul> <li>HM538123 Series</li> <li>HM538123JP-10/12/15</li> </ul>	128k x 8-bit Multiport CMOS Video RAM with Extended Functions	1197
• HM538123A Series HM538123AJ-8/10 HM538123AZ-8/10	128k x 8-bit Multiport CMOS Video RAM with Extended Functions	1221
HITACHI SALES OFFICE LISTING		1257



1257

# **Section 1 Introduction**


- Package Information
- Reliability of Hitachi I.C. Memories
- Quality Assurance of I.C. Memory
- Outline of Testing Method
- Application




#### ■ PACKAGE INFORMATION

#### • Dual-in-line Plastic


Unit: mm (inch) Scale 3/2






#### • Dual-in-line Plastic


Unit: mm (inch) Scale 3/2






#### • Flat Package (J-bend Leads)

Unit: mm (inch) Scale 3/2





#### ■ RELIABILITY OF HITACHI IC MEMORIES

#### 1. STRUCTURE

IC memories are basically classified into bipolar type and MOS type and utilized effectively by their characteristics. The characteristic of bipolar memories is high speed but small capacity, instead, MOS memories have large capacity. There are also differences in circuit design, layout pattern, degree of integration, and manufacturing process. These memories have been produced with the standardized concept of design and inspection all through the processes of designing, manufacturing and inspection.

IC memories are constituted by the unit patterns called cells, which are integrated in high density. The knowhows based on our experience have been applied in every production stage. In addition, reliability has been ensured using TEG (Test Element Group) evaluation. Examples of cell circuits of bipolar and MOS memories are shown in Table 1.

#### • Table 1. Basic Cell Circuit of IC Memories


Classification	Bipolar memory (RAM)	Bipolar memory (PROM)	NMOS memory (Dynamic RAM)	NMOS, CMOS memories (Static RAM)	NMOS memory (PROM)	
Application Suffer memory, control memory of high-speed computer		Microcomputer control use	Main memor microcompu	y of computer, ter memory	For microcomputer control	
Example of basic cell circuit		5				

0137-16


Dies of IC memories are produced in various packages. In this process of packaging, Hitachi has also innovated new techniques and ensured to high level. As packages for IC memories, cerdip (glass-sealed) packages and plastic packages are currently used. Also such packages as LCC (Leadess Chip Carrier) or SOP (Small Outline Package) have been

developed for high density packaging. Cerdip packages sealed hermetically are suitable equipment requiring high reliability. Plastic packages are widely applied to many kinds of equipment. Hitachi plastic packages have improved the reliability level as highly as that of the hermetically sealed packages. Table 2 shows the outlines of the Hitachi packages.

#### • Table 2. IC Memory Package Outline



#### ■ Cerdip (continued)



#### 2. RELIABILITY

Results of reliability tests are listed below

#### 2.1 Reliability Test Data on Bipolar Memories

The reliability test data on the bipolar memories are shown in Table 3 and 4. Since they are manufactured under the

standardized design rules and quality control, there is no difference in reliability among the various types. And the larger the capacity is, the higher the reliability per bit becomes.

#### • Table 3. Results on Bipolar Memory Reliability Test (1)

		Н	M10480-15			HM2144CG				
Test Item	Test Conditions	1 ( )		Failure Rate*		Test Conditions	Sam- ples Total Component Hours		Fail- ures	Failure Rate* (1/Hr)
High- Temperature (Operating)	$T_{A} = 125^{\circ}C$ $V_{EE} = -5.2V$	340	C.H. 3.4 x 10 <sup>5</sup>	0	1/H 2.7 x 10 - 6	$T_{A} = 125^{\circ}C$ $V_{EE} = -5.2V$	120	C.H. 1.2 x 10 <sup>5</sup>	0	1/H 7.7 x 10 - 6
High-Temp Storage	$T_A = 200^{\circ}C$	351	3.51 x 10 <sup>5</sup>	0	2.6 x 10 - 5	$T_A = 200$ °C	120	1.2 x 10 <sup>5</sup>	0	7.7 x 10 - 6

<sup>\*</sup> Confidence level 60%

#### • Table 4. Results on Bipolar Memory Reliability Test (2)

Took Itaan	Test Conditions	HM10	480-15	HM2144CG		
Test Item	Test Conditions	Samples	Failure	Samples	Failures	
Temperature Cycling	- 55°C to + 150°C, 10 Cycle	160	0	180	0	
Soldering Heat	260°C, 10 Seconds	35	0	22	0	
Thermal Shock	0°C to + 100°C, 10 Cycles	50	0	50	0	
Mechanical Shock	1500G, 0.5 ms, Three Times Each for X, Y and Z	30	0	22	0	
Variable Frequency	100 to 200 Hz, 20G, Three Times Each for X, Y and Z	40	0	22	0	
Constant-Acceleration	20000G, 1 Minute, Each for X, Y and Z	40	0	22	0	

#### 2.2 Reliability Test Data on Hi-BiCMOS Memory

Hi-BiCMOS memory is newly designed based on the latest fine machining technologies (2m  $\sim$  1m), which features low electric consumption/high integrity by CMOS and high speed/high drivability by bipolar. This device also attains high speed close to ECL and low electric consumption as CMOS. Input and output level supports both ECL and TTL. Reliability test data of HM100490-15 (64k-words x 1-bit) and

HM6788P-25 (16k-words x 4-bits) are listed in Table 5 and Table 6.

The above shows the sufficient reliability of high speed Hi-BiCMOS in the normal use with some limitations considered from its own circuit composition. For further information, see each data sheet. Besides the caution points with CMOS and bipolar device, avoid abnormal use as in deformed or slow wave form which causes malfunction and latch up.

#### • Table 5. Results on Hi-BiCMOS Memory Reliability Test (1)

Toot	Test HM100490-15 (Cerdip)							HM6788P-25 (Plastic)				
Item	Test Conditions	Samples	Total Test Time	Failures	Failure Rate	Test Item	Test Conditions	Samples	Total Test Time	Failures	Failure Rate	Remarks
High- Tempera- ture Pulse Opera-	$T_A = 125$ °C $V_{EE} = -4.5$ V	380	C.H. 3.8 x 10 <sup>5</sup>	0	1/H	High- Tempera- ture Pulse Opera- tion	$T_{A} = 125^{\circ}C$ $V_{CC} = 5.0V$	420	C.H. 4.2 x 10 <sup>5</sup>	1*1	1/H 4.8 x 10 – 6	*1 Foreign Matter
tion							85°C 85% RH 5V	210	2.1 x 10 <sup>5</sup>	0	4.8 x 10 - 6	
High- Temp. Storage	$T_A = 200^{\circ}C$	330	3.3 x 10 <sup>5</sup>	0	3.0 x 10 - 6	Pressure Cooker	121°C 100% RH	80	0.16 x 10 <sup>5</sup>	0	6.3 x 10 - 5	

#### • Table 6. Results on Hi-BiCMOS Memory Reliability Test (2)

Test Item	Test Conditions	HM100490-	15 (Cerdip)	HM6788P-25 (Plastic)		
rest item	Test Conditions	Samples	Failure	Samples	Failure	
Temperature Cycling	- 55°C ~ − 150°C 100 Cycles	180	0	180	0	
Soldering Heat	250°C 10 Seconds	22	0	22	0	
Thermal Shock	0°C ~ 100°C 10 Cycles	50	0	50	0	
Mechanical Shock	1500G, 0.5 ms Three Times Each for X, Y and Z	22	0	_		
Variable Frequency	100 ~ 200 Hz, 20G Three Times Each for X, Y and Z	22	0		_	
Constant Acceleration	20000G, 1 Minute Each for X, Y and Z	22	0		_	

#### 2.3 Reliability Test Data on MOS Memories

#### 2.3.1 Reliability Test Data on MOS DRAM and SRAM

Table 7 and Table 8 shows the reliability test data on the representative types of 1M DRAM (HM511000/HM514256), 256k SRAM (HM62256) 1M SRAM (HM628128FP).

The life test is performed at high temperature and high voltage to evaluate the reliability of products using fewer samples. All failures are caused in manufacturing process, so we feedback the data into manufacturing process to improve the quality and reliability.

#### • Table 7. Reliability Data on 1M DRAM

Test Item	Test	HM511000P/HM514256P Series (DIP)					4256JP			
	Conditions	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Remarks
High-	125°C/5.5V	300	6.00 x 10 <sup>5</sup>	0	1.53 x 10 - 6	200	4.00 x 10 <sup>5</sup>	0	2.30 x 10 - 6	
Temperature	125°C/7V	1252	4.50 x 10 <sup>5</sup>	1*	4.48 x 10 - 6	3186	9.34 x 10 <sup>5</sup>	0	9.85 x 10 - 7	
Pulse Operations	150°C/7V	200	4.00 x 10 <sup>5</sup>	0	2.30 x 10 - 6	200	4.00 x 10 <sup>5</sup>	0	2.30 x 10 - 6	*1
Moisture Endurance	85°C 85% RH 5.5V	420	8.40 x 10 <sup>5</sup>	0	1.10 x 10 - 6	682	1.36 x 10 <sup>6</sup>	0	6.74 x 10 <sup>- 7</sup>	Oxide Film Failure x1
Pressure Cooker	121°C/100% RH	150	4.50 x 10 <sup>4</sup>	0	2.04 x 10 - 5	200	6.00 x 10 <sup>4</sup>	0	1.53 x 10 - 5	

<sup>\*</sup>Confidence level 60%

#### • Table 8. Reliability Data on 256k and 1M SRAM

		HM62256FP (SOP)				HM628128FP (SOP)				
Test Item	Test Conditions	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Remarks
High-	125°C/5.5V	3088	3.11 x 10 <sup>6</sup>	0	8.88 x 10 - 7	1038	1.04 x 10 <sup>6</sup>	0	8.86 x 10 - 7	
Temperature	125°C/7V	455	4.55 x 10 <sup>5</sup>	0	2.02 x 10 - 6	951	5.33 x 10 <sup>5</sup>	1*1	3.79 x 10 - 6	*1
Pulse Operation	150°C/7V	103	1.00 x 10 <sup>5</sup>	1*1	2.02 x 10 - 5	80	1.60 x 10 <sup>5</sup>	0	5.75 x 10 - 6	Foreign x 2
Moisture Endurance	85°C/85% RH 7V	680	6.80 x 10 <sup>5</sup>	0	1.35 x 10 - 6	127	2.54 x 10 <sup>5</sup>	0	3.62 x 10 - 6	*2 Leak x 1
Pressure Cooker	121°C/100% RH	320	6.40 x 10 <sup>4</sup>	1*2	3.16 x 10 - 5	90	2.70 x 10 <sup>4</sup>	0	3.41 x 10 - 5	

<sup>\*</sup>Confidence level 60%

#### 2.3.2 Reliablity Test Data on EPROM

EPROM has two types; conventional EPROM with transparent window and one time programmable ROM (OTPROM) packaged in plastic package. Table 9 shows reliability test

data on the representative EPROM types 512k EPROM (HN27512, HN27512P), 1M EPROM (HN27C101, HN27C301).

#### • Table 9. Reliability Data on 512k and 1M EPROM

	Test Conditions	HN27512 (Cerdip/Plastic)					HN27C10				
Test Item		Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Remarks	
High-	125°C/5.5V	200	3.72 x 10 <sup>5</sup>	0	2.47 x 10 - 6	180	3.24 x 10 <sup>5</sup>	0	2.84 x 10 - 6		
Temperature Operation	125°C/7V	530	7.95 x 10 <sup>5</sup>	0	1.16 x 10 - 6	327	6.54 x 10 <sup>5</sup>	0	1.41 x 10 - 6	*1	
High-	175°C	260	4.91 x 10 <sup>5</sup>	0	1.87 x 10 - 6	150	7.5 x 10 <sup>5</sup>	0	1.23 x 10 - 6	Data	
Temperature	200°C	240	3.72 x 10 <sup>5</sup>	1*1	5.43 x 10 - 6	130	6.49 x 10 <sup>5</sup>	1*1	3.11 x 10 - 6	Dissipation x 49	
Bake	250°C	180	1.89 x 10 <sup>5</sup>	7*1	4.44 x 10 - 5	110	3.07 x 10 <sup>5</sup>	40*1	1.30 x 40 - 4		
Moisture Endurance	85°C/85% RH 5.5V	290	5.22 x 10 <sup>5</sup>	0	1.76 x 10 - 6	_	_	_	_	Data of 512k	
Pressure Cooker	121°C/100% RH	50	0.10 x 10 <sup>5</sup>	0	9.20 x 10 - 5	_	_	_	_	OTPROM	

<sup>\*</sup>Confidence level 60%

The failure shown in Table 9 is due to the data dissipation in memory cells. Getting thermal energy, electrons in memory cells are activated and go through the floating gate. In actual usage, however, it has no problem because this phenomenon depends on temperature (about 1.0 eV of activated energy) greatly. The moisture resistance of OTPROM is also satisfactory.

Table 10 shows the example of PROM derating. When derating, the parameter is generally only the temperature because other operating conditions are specified. Especially to lower the junction temperature during mounting is important for stabilizing the operation relative to access time, refresh time and other characteristics.

#### • Table 10. Example of HN27C101/HN27C301 Derating

Factor	Temperature	
Failure Criteria	Electrical Characteristics, Function Test	10°
Failure Mechanism	Increase of Leak Current and Others	107
Results: The result from high tem is shown in the right figu	perature baking of PROM re.	(a) 10 <sup>4</sup> 10 <sup>5</sup> 10 <sup>4</sup> 10 <sup>5</sup> 10 <sup>4</sup> 10 <sup>5</sup> 10 <sup>4</sup> 10 <sup>5</sup> 10 <sup>5</sup> 10 <sup>5</sup> 10 <sup>5</sup> 10 <sup>4</sup> 10 <sup>5</sup> 10

Note: Decreasing junction temperature shown in the figure will promise the higher reliability. The junction temperature can be calculated by a formula:  $T_J = T_A + \theta_{JA} \cdot P_J \theta_{JA}$  in about 100°C/W with no air flow and about 60 to 70°C/W with 2.5 m/s air flow.

#### Reliability of Hitachi IC Memories

#### 2.3.3 Reliability Data on MASK ROM

Table 9 shows the reliability test data on 2M and 4M bit MASK ROM. MASK ROM is patterned according to ROM in-

formation in manufacturing process, so data dissipation isn't occurred in high temperature like EPROM and EEPROM.

#### • Table 11. Reliability Data on 2M and 4M MASK ROM

			HN6241	c)						
Test Item	Test Conditions	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Remarks
High-Temp.	125°C/5.5V	_	_	_		200	4.0 x 10 <sup>5</sup>	0	2.3 x 10 - 6	
Pulse Operation	125°C/7V	120	1.2 x 10 <sup>5</sup>	0	7.67 x 10 - 6	300	3.0 x 10 <sup>5</sup>	0	3.0 x 10 - 6	
Moisture Endurance	85°C/85% RH 5.5V	120	1.2 x 10 <sup>5</sup>	0	7.67 x 10 - 6	120	1.20 x 10 <sup>5</sup>	0	7.67 x 10 - 6	
Pressure Cooker	121°C/ 100% RH	45	2.3 x 10 <sup>4</sup>	0	4.1 x 10 - 5	45	2.3 x 10 <sup>4</sup>	0	4.1 x 10 - 5	

<sup>\*</sup>Confidence level 60%

## 2.3.4 Reliability Data on MOS Memory (The result of environment test)

Table 12 shows examples of each environment test data. They show good results without any failure even in severe environment.

 $V_{TH}$  of MOS transistor is one of the basic process parameters in MOS memory, which has almost no change using surface stabilization technology and clean process. Figure 4 shows the examples of time changes for 1M DRAM;  $V_{DD}$  min.  $(V_{min})$  and access time  $(t_{RAC})$  in high temperature pulse test

#### • Table 12. Reliability Data on MOS Memories

T I	Total Completion	HM511000P (DIP)		HM511000JP (SOJ)		HM62256FP (SOP)		HM62128FP (SOP)		EPROM (Cerdip)		
Test Item	Test Conditions	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Remarks
Temperature Cycling	- 55°C to 150°C 10 Cycle	3755	0	2786	0	3328	0	710	0	2790	0	
Temperature Cycling	- 55°C to 150°C 500 Cycle	150	0	200	0	482	0	105	0	450	0	
Thermal Shock	- 65°C to 150°C 15 Cycle	77	0	100	0	76	0	77	0	80	0	
Soldering Heat	260°C, 10 Seconds	22	0	22	0	22	0	22	0	22	0	
Mechanical Shock	1,500G, 0.5 ms									38	0	1
Variable Frequency	100 to 2,000 Hz 20G									38	0	
Constant-Acceleration	6000G									38	0	*6,000G

#### 2.4 Change of Electrical Characteristics on IC Memory

The degradation of  $I_{\mbox{\footnotesize{CBO}}}$  and  $h_{\mbox{\footnotesize{FE}}}$  are the main factors of degradation in inner cell transistor of bipolar memory. In ac-

tual element designing, however, it is designed to operate in the range at which no degradation happen. Therefore no change of characteristics including access time are observed. Time dependence in access time for HM10470 are shown in Figure 1.




Figure 1. Time Change in Access Time for Bipolar Memory




Figure 2. Time Change in Access Time for Hi-BiCMOS Memory




Figure 3. Time Change in V<sub>CC</sub> Min and t<sub>AA</sub> for Hi-BiCMOS Memory




Figure 4. Time Change in VDD Min and tRAC for MOS Memory

#### - Reliability of Hitachi IC Memories

#### 2.5 Failure Mode Rate

Figures 5 and 6 show examples of failure more happened in users' application. Since IC memories require the finest pattern process technology, the percentage of failures, such as pinholes, defects on photoresist and foreign materials, tends to increase. To eliminate the defects in the manufacturing




Figure 5. Failure Mode Rate of Bipolar Memory

#### 3. RELIABILITY OF SEMICONDUCTOR DEVICES

### 3.1 Reliability Characteristics for Semiconductor Devices

Hitachi semiconductor devices are designed, manufactured and inspected so as to achieve a high level of reliability. Accordingly, system reliability can be improved by combining highly reliable components along proper environmental conditions. This section describes reliability characteristics, failure types and their mechanisms in terms of devices. First, semiconductor device characteristics are examined in light of their reliability.

- Semiconductor devices are essentially structure sensitive as seen in surface phenomenon. Fabricating the device requires precise control of a large number of process steps.
- (2) Device reliability is partly governed by electrode materials and package materials, as well as by the coordination of these materials with the device materials.
- (3) Devices employ thin-film and fine-processing techniques for metallization and bonding. Fine materials and thin film surfaces sometimes exhibit physically different characteristics from the bulks.
- (4) Semiconductor device technology advances drastically: Many new devices have been developed using new processes over a short period of time. Thus, conventional device reliability data cannot be used in some cases.

process, Hitachi has improved the process and performed 100% burn-in screening under high temperature. Hitachi has been collecting and checking customers' process-data and marketing data for higher reliability of our products. To analyze them is very helpful for the improvement of designing and manufacturing.




Figure 6. Failure Mode Rate of MOS Memory

- (5) Semiconductor devices are characterized by volume production. Therefore, variations should be an important consideration.
- (6) Initial and accidental failures are only considered to be semiconductor device failures based on the fact that semiconductor devices are essentially operable semipermanently. However, wear failures caused by worn materials and migration should also be reviewed when electrode and package materials are not suited for particular environmental conditions.
- (7) Component reliability may depend on device mounting, conditions for use, and environment. Device reliability is affected by such factors as voltage, electric field strength, current density, temperature, humidity, gas, dust, mechanical stress, vibration, mechanical shock, and radiation magnetic field strength.




Figure 7. Typical Failure Rate Curve



#### Reliability of Hitachi IC Memories -

Device reliability is generally represented by the failure rate. "Failure" means that a device loses its function, including intermittent degradation as well as complete destruction.

Generally, the failure rate of electric components and equipment is represented by the bathtub curve shown in Figure 7. For semiconductor devices, the configuration parameter of the Weibull distribution is smaller than 1, which means an initial failure type. Such devices ensure a long lifetime unless extreme environmental stress is applied. Therefore, initial and accidental failures can become a problem for semiconductor devices. Semiconductor device reliability can be physically represented as well as statistically. Both aspects of failures have been thoroughly analyzed to establish a high level of reliability.

#### 3.2 Failure Types and Their Mechanisms

#### 3.2.1 Failure Physics

Failure physics is, in a broad sense, a basic technology of "physics + engineering". It is used to examine the physical mechanism of failures in terms of atoms and molecules to improve device reliability. This physical approach was introduced to the reliability field with the demand for minimized development cost and period, as technology rapidly developed and system performance increased, requiring more complex and higher levels of reliability. These conditions derived from the development of solid state physics (semiconductor physics) after World War II and associated device development. Failure physics have been employed to:

- 1) Detect failed devices as soon as possible
- 2) Establish models and equation used for failure prediction
- 3) Evaluate reliability in short periods by accelerated life test

The purpose of the failure physics approach is to contribute to reliability related fields such as product design, prediction, test, storage and usage by adding physics as a basic technology to conventional experimental and statistical approaches.

#### 3.2.2 Failure Types and Their Mechanism

Device failures are physically discussed in this section. Semiconductor device failures are basically categorized as disconnection, short-circuit, deterioration and miscellaneous failures. These failures and their causes are summarized in Table 11. Typical failure mechanisms are reviewed next.

#### (1) Surface Deterioration

The pn junction has a charge density of 10<sup>14</sup> — 10<sup>20</sup>/cm³. If charges exceeding the above density are accumulated on the pn junction surface, particularly adjacent to a depletion layer, electric characteristics of the junction tend to be easily varied. Although the surface of such devices as planar transistors is generally covered with a SiO<sub>2</sub> film and is in an inactive state, the possibility of deterioration caused by surface channels still exists. Surface deterioration depends heavily on applied temperature and voltage and is often handled by the reaction model.

One example of recent failures is surface deterioration caused by hot carriers. Hot carriers are generated when such devices as MOS dynamic RAMs are operated at a voltage near the minimum breakdown voltage BV<sub>DS</sub> by raising internal voltage and when a strong electric field is established near the MOS device's drain resulting from reduced device geometry from 2  $\mu m$  to 0.8  $\mu m$ . Generated hot carriers may affect surface boundary characteristics on a part of the gate oxide film, resulting in degradation of threshold voltage (V<sub>TH</sub>) and counter conductance (gm). Hitachi devices have employed improved design and process techniques to prevent these problems. However, as process becomes finer, surface deterioration may possibly become a serious problem.

#### (2) Electrode-Related Failures

Electrode-related failures have become increasingly important as multi-layer wiring has become more complicated. Noticeable failures include electro-migration and Al wiring corrosion in plastic sealed packages.

#### Electromigration

This is a phenomenon in which metal atoms are moved by a large current of about 10<sup>6</sup> A/cm² supplied to the metal. When ionized atoms collide with current of about scattering electrons, an "electron wind" is produced. This wind moves the metal atoms in the opposite direction from the current flow, which generates voids at a negative electrode, and hillock and whiskers at an opposite one. The generated voids increase wiring resistance and cause excessive currents to flow in some areas, leading to disconnection. The generated whiskers may cause shortcircuits in multi-metal line.

#### ② Multi-Metal Line Related Failures

Major failures associated with multi-metal line include increased leak currents, shortcircuits caused by a failed dielectric interlayer, and increased contact metal resistance and disconnection between metal wirings.

#### 3 Al Line Corrosion and Disconnection

When Plastic encapsulated devices are subjected to hightemperatures, high-humidity or a bias-applied condition, Al electrodes in devices can cause corrosion or disconnection (Figure 8). Under high-temperature and high-humidity, corro-




Figure 8. Categorized Al Corrosion Mode



18

sions are randomly generated over the element surface. However, after an extended period of time, the corrosions have not significantly increased. Accordingly, this failure is possibly due to an initial failure associated with manufacturing. It is also verified that this type of failure can be generated when the adhesion surface between an element and resin is separated or when foreign materials are attached to the element with human saliva. Under a bias-applied, high-temperature, high-humidity condition, on the other hand, corrosions are generated in higher potential areas while in lower potential areas, grain corrosion occurs. Once this failure occurs in part of a device, the device can become worn out in a relatively short time. This failure proves to depend on the hydroscopic volume resistivity of sealed resin. The Al line corrosion mechanism described above is summarized in Figure 9.




Figure 9. Plastic Package Cross Section and Al Corrosion Mechanism

#### (3) Bonding Related Failures

#### Degradation Caused by Intermetallic Formation

Bonding strength degradation and contact resistance increase are caused by compounds formed in connections between Au wire and Al film or between Au film and Al Wire. These are the most serious problems in terms of reliability. The compounds are formed rapidly during bonding and are increased through thermal treatment. Consequently, Hitachi products are subjected to a lower-temperature, shorter-period bonding whenever possible.

#### ② Wire Creep

Wire creep is wire neck destruction in an Au ball along an integranular system occurring when a plastic sealed device is subjected to a long-term thermal cycling test. This failure results from increased crystal grains due to heat application when forming a ball at the top of an Au wire, or from an impurity introducing to the intergranular system. Bonding under usual conditions with no loop configuration failures does not

cause this failure unless a severe long-term thermal cycling test is applied. Accordingly, wire creep is not a problem in actual usage.

#### 3 Chip Crack

With the increase in chip size associated with the increased number of incorporated functions, more problems have been occurring during assembly, such as chip cracks during bonding. Bonding methods include Au-silicon eutectic, soldering and Ag-paste. Soldering and Ag-paste exhibit few chip crack problems. For Au-silicon eutectic, in contrast, large stress is applied to a pellet due to its strength and high temperature resistance for attachment, which may result in critical chip defects. Today, the chip destruction limit can be determined by finite-element analysis and by distortion measurement using a fine accuracy gauge. Ideally, Au-silicon eutectic should be evenly applied over the entire surface. However, this is difficult due to the existence of a silicon oxide film on the silicon back surface. Therefore, specifications for Au-silicon eutectic have been established based on stress analysis and thermal cycling test results.

#### Reduced Maximum Power Dissipations

For power devices, heat fatigue due to thermal expansion coefficient mismatch among different materials deteriorates thermal resistance. This results in decreased maximum power dissipations.

#### (4) Sealing Related Failures

Hermetic sealing packages, including metal, glass, ceramic, and all other types, have the possibility of the following failures.

- Al line corrosion on the chip surface due to slight moisture and reaction between the different ionized materials.
- 2. Intermittent moving foreign metals short
- Al line corrosion due to extraneous H<sub>2</sub>O caused by hermetic failure

Moving foreign matter, even if it is a non-active solid, can be charged up within a cavity during movement, thereby inducing parasitic effects and metal shorts. The foreign matter detection method is specified by MIL-STD-883C, PIND (Particle Impact Noise Detection) Test. The PIND test consists of filtering a particle impact waveform (ultrasonic waveform), detecting it with a microphone, and then amplifying.

#### (5) Disturbance

#### ① Electrostatic Discharge Destruction

Destruction caused by electrostatic discharge is a problem common to semiconductor devices. A recent report introduced three modes of this failure; the human body model, charged device model and field induced model.

The human body is easily charged. A person just walking across a carpet can be charged up to 15000V. This voltage is high enough to destroy a device. An equivalent circuit of the human body model is shown in Figure 10. The human body's capacitance Cb and resistance Rb are 100 to 200 pF and 1000 to 2000 $\Omega$ , respectively. Assuming a body is charged with 2000V, the dissipated energy is obtained as follows: With a time constant of  $10^{-7}$  sec, the dissipated energy is 2 KW, which is enough to destroy a small area of a chip.






Figure 10. An Example of Moisture Resistance by High Temp. and High Humidity and Bias




Figure 11. Relationship between Temperature and Time to 1% Failure (RH = 85%)




Figure 12. Equivalent Circuit of Human Body Model

In the charged device model, charges are accumulated in a device, not a human body, and discharged through contact resistance during a short time. The equivalent circuit of this model is shown in Figure 13. Device size and device position relative to GND are important parameters in this model since the model depends on device capacity.




Figure 13. Equivalent Circuit of Charging Model

In the field induced model a device is left under a strong electric field or is affected by neighboring high voltage material. Since the capacitor of device or lead of device acts like an antenna, the following cases will possibly cause destruction. 1) a device is incorporated into a high electric field such as a CRT, 2) a device is left under a high frequency electric field and 3) a device is moved with a container charged at high voltage, such as a tube.

#### ② Latch Up

Latch up is a problem unique to CMOS devices. This problem is a thyristor phenomenon caused by a parasitic PNP or NPN transistor formed in the CMOS configuration. Latch up occurs when an accidental surge voltage exceeding a maximum rating, a power supply ripple, an unregulated power supply and noise is applied, or when a device is operated from two sources having different set-up voltages. These cases can cause input or output current to flow in the opposite direction from usual flow, which triggers parasitic thyristors. This results in excessive current flowing between a power supply and ground. This phenomenon continues until the power is off or the flowing current is forced to be reduced to a certain level. Once latch up occurs in an operating device, the device will be destroyed.

Much effort should be made in designing circuits to prevent latch up. Latch up triggering input or output currents start to flow under the following conditions.

 $V_{in} < V_{CC}$  or  $V_{in} < GND$  for input level

 $V_{out} > V_{CC}$  or  $V_{out} < GND$  for input level

Therefore, circuits should be designed so that no forward current flows through the input protection diodes or output parasitic diodes.

#### 3 Soft Errors

When  $\alpha$  particles are generated from uranium or thorium in a package the silicon surface of an LSI chip, electron-hole pairs are formed which act as noise to data lines and other floating nodes, causing temporary soft errors. This phenomenon is shown in Figure 14. Only electrons from among the electron-hole pairs are only collected to a memory cell. As a result, the cell changes from a state of 1 to 0, which is a soft error.

Hitachi devices have been subjected to simulation and irradiation tests to prevent soft errors. In some cases, organic material, PIQ, is applied to the surface of the device.




Figure 14. Soft Error Caused by  $\alpha$  Particles in Dynamic Memory

#### • Table 13. Failure Causes and Mechanism

Fa	ailure Related Causes	Failure Mechanisms	Failure Modes		
Passivation Surface Oxide Film, Insulating Film between Wires		Pin Hole, Crack, Uneven Thickness, Contamination, Surface Inversion, Hot Carrier Injected	Withstanding Voltage Reduced, Short, Leak Current Increased, hFE Degraded, Threshold Voltage Variation, Noise		
Metallization	Interconnection, Contact, Through Hole	Flaw, Void, Mechanical Damage, Break Due to Uneven Surface, Non-ohmic Contact, Insufficient Adhesion Strength, Improper Thickness, Electromigration, Corrosion	Open, Short, Resistance Increased		
Connection Wire Bonding, Ball Bonding Bonding I Compoun Bonding I		Bonding Runout, Compounds between Metals, Bonding Position Mismatch, Bonding Damaged	Open, Short Resistance Increased		
Wire Lead	Internal Connection	Disconnection, Sagging, Short	Open, Short		
Diffusion, Junction	Junction Diffusion, Isolation	Crystal Defect, Crystallized Impurity, Photo Resist Mismatching	Withstanding Voltage Reduced, Short		
Die Bonding	Connection between Die and Package	Peeling Chip, Crack	Open, Short, Unstable Operation, Thermal Resistance Increased		
Package Sealing	Packaging, Hermetic Seal, Lead Plating, Hermetic Package and Plastic Package, Filler Gas	Integrity, Moisture Ingress, Impurity Gas, High Temperature, Surface Contamination, Lead Rust, Lead Bend, Break	Short, Leak Current Increased, Open, Corrosion Disconnection, Soldering Failure		
Foreign Matter	Foreign Matter in Package	Dirt, Conducting Foreign Matter, Organic Carbide	Short, Leak Current Increased		
Input/Output Pin	Electrostatistics, Excessive Voltage, Surge	Electron Destroyed	Short, Open, Fusing		
Disturbance	α Particle	Electron Hole Generated	Soft Error		
	High Electric Field	Surface Inversion	Leak Current Increased		

#### Reliability of Hitachi IC Memories -

(6) Fine Geometry Related Problems

In response to higher integration requirements for memories and microcomputers, LSI geometry has been reduced in the way of 3  $\mu m \rightarrow$  2  $\mu m \rightarrow$  1.3  $\mu m \rightarrow$  0.8  $\mu m$ .

However power supply has not been scaled down used for 5V, only line dimensions have been fined increasingly. Problems associated with finer geometry are shown in Table 14.

#### • Table 14. Finer Geometry Related Problems

Item	Problems	Countermeasure		
5V Single Supply Voltage	Breakdown Voltage of Gate Oxide Films     SiO <sub>2</sub> Defects	Oxide Film Formation Process Improved  Cleaning Gettering Screening		
Horizontal Dimension Reduction	Soft Errors by α Particles     Al Reliability Reduced     CMOS Latch Up     Mask Alignment Margin Reduced     Hot Carriers	Surface Passivation Film Improved  • Metallization Improved  • Design/Layout Improved  • Process Improved		
Vertical and Horizontal Dimension Reduction	Higher Breakdown Voltage Not Permitted     Electrostatic Discharge Resistance Reduced	Use of Low Voltage Examined  Configuration Improved Protection Circuits Enhanced		

#### QUALITY ASSURANCE OF IC MEMORY

#### 1. VIEWS ON QUALITY AND RELIABILITY

Hitachi basic views on quality are to meet individual users' purpose and their required quality level and also to maintain the satisfied level for general application. Hitachi has made efforts to assure the standardized reliability of our IC memories in actual usage. To meet users' requests and to cover expanding application, Hitachi performs the following:

- Establish the reliability in design at the stage of new product development.
- (2) Establish the quality at all steps in manufacturing process.
- (3) Intensify the inspection and the assurance of reliability of products.
- (4) Improve the product quality based on marketing data.

Furthermore, to get higher quality and reliability, we cooperate with our research laboratories.

With the views and methods mentioned above, Hitachi makes the best efforts to meet the users' requirements.

## 2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

#### 2.1 Reliability Target

Establishment of reliability target is important in manufacturing and marketing as well as function and price. It is not practical to determine the reliability target based on the failure rate under single common test condition. So, the reliability target is determined based on many factors such as each characteristics of equipment, reliability target of system, derating applied in design, operating condition and maintenance.

#### 2.2 Reliability Design

Timely study and execution are essential to achieve the reliability based on reliability targets. The main items are the design standardization, device design including process and structural design, design review and reliability test.

(1) Design Standardization

Design standardization needs establishing design rules and standardizing parts, material, and process. When design rules are established on circuit, cell, and layout design, critical items about quality and reliability should be examined. Therefore, in using standardized process or material, even newly developed products would have high reliability, with the exception of special requirement on function.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in case of applying new process or new material, we study the technology prior to development of the device in detail.

(3) Reliability Test by Test Site

Test site is sometimes called Test Pattern. It is useful method for evaluating reliability of designing and processing ICs with complicated functions.

- 1. Purposes of Test Site are as follows:
  - Making clear about fundamental failure mode.
  - Analysis of relation between failure mode and manufacturing process condition.
  - · Analysis of failure mechanism.
  - · Establishment of QC point in manufacturing.
- 2. Effects of evaluation by Test Site are as follows:
  - Common fundamental failure mode and failure mechanism in devices can be evaluated.
  - Factors dominating failure mode can be picked up, and compared with the process having been experienced in field
  - Able to analyze relation between failure causes and manufacturing factors.
  - · Easy to run tests.

#### 2.3 Design Review

Design review is a method to confirm systematically whether or not design satisfies the performance required including by users, follows the specified ways, and whether or not the technical items accumulated in test data and application data are effectively applied.

In addition, from the standpoint of competition with other products, the major purpose of design review is to insure quality and reliability of the product. In Hitachi, design review is performed in designing new products and also in changing products.

The followings are the itmes to consider at design review.

- Describe the products based on specified design documents.
- (2) Considering the documents from the standpoint of each participant, plan and execute the sub-program such as calculation, experiments and investigation if unclear matter is found.
- (3) Determine the contents and methods of reliability test based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Arrange the preparation for production.
- (6) Plan and execute the sub-programs of design changes proposed by individual specialists, for tests, experiments and calculation to confirm the design change.
- (7) Refer to the past failure experiences with similar devices, confirm the prevention against them, and plan and execute the test program for confirmation of them.

In Hitachi, these study and decision at design review are made using the individual check lists according to its objects.



## 3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

#### 3.1 Activity of Quality Assurance

The following items are the general views of overall quality assurance in Hitachi:

- Problems are solved in each process so that even the potential failure factors will be removed at final stage of production.
- (2) Feedback of information is made to insure satisfied level of process ability.

As the result, we assure the reliability.

#### 3.2 Qualification

To assure the quality and reliability, the qualification tests are done at each stage of trial production and mass production based on the reliability design described in Section 2.

The following are the views on qualification in Hitachi:

- (1) From the standpoint of customers, qualify the products objectively by a third party.
- (2) Consider the failure experiences and data from customers
- (3) Qualify every change in design and work.
- (4) Qualify intensively on parts and materials and process.
- (5) Considering the process ability and factor of manufacturing fluctuation, establish the control points in mass production.

Considering the views mentioned above, qualification shown in Figure 1 is done.




Figure 1. Flow Chart of Qualification

## 3.3 Quality and Reliability Control in Mass Production

To assure quality in mass production, quality is controlled functionally by each department, mainly by manufacturing department and quality assurance department. The total function flow is shown in Figure 2.

#### 3.3.1 Quality Control on Parts and Materials

With the tendency toward higher performance and higher reliability of devices, quality control of parts and materials becomes more important. The terms such as crystal, lead frame, fine wire for wire bonding, package and materials required in manufacturing process like mask pattern and chemicals, are all subject to inspection and control.




Figure 2. Flow Chart of Quality Control in Manufacturing Process

#### Quality Assurance of IC Memory

Besides qualification of parts and materials stated in 3.2, quality control of parts and materials is defined in incoming inspection. Incoming inspection is performed based on its purchase specification, drawing and mainly sampling test based on MIL-STD-105D.

The other activities for quality assurance are as follows:

- (1) Technology Meeting with Vendors
- (2) Approval and Guidance of Vendors
- (3) Analysis and tests of physical chemistry

The typical check points of parts and materials are shown in Table 1.

# • Table 1. Quality Control Check Points of Parts and Material (example)

Material Parts	Important Control Items	Point for Check
Wafer	Appearance  Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contamina- tion on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity Elongation Ratio	Contamination, Scratch, Bend, Twist  Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance  Mechanical Strength
Plastic	Composition  Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material  Molding Performance Mounting Characteristics

#### 3.3.2 Inner Process Quality Control

To control inner process quality is very significant for quality assurance of devices. The quality control of products in every stage of production is explained below. Figure 3 shows inner process quality control.

(1) Quality Control of Products in Every Stage of Production

Potential failure factors of devices should be removed in manufacturing process. Therefore, check points are set up in each process so as not to move the products with failure factors to the next process. Especially, for high reliability devices, manufacturing lines are rigidly selected in order to control the quality in process. Additionally we perform rigid check per process or per lot, 100% inspection in proper processes so as to remove failure factors caused by manufacturing fluctuation, and screenings depending on high temperature aging or temperature cycling. Contents of controlling quality under processing are as follows:

- Control of conditions of equipment and workers and sampling test of uncompleted products.
- Proposal and execution of working improvement.
- · Education of workers
- · Maintenance and improvement of yield
- Picking up of quality problems and execution of countermeasures toward them.
- · Communication of quality information.
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing facilities have been developed with the need of higher devices in performance and the automated production. It is also important to determine quality and reliability.

In Hitachi, automated manufacturing is promoted to avoid manufacturing fluctuation, and the operation of high performance equipment is controlled to function properly.

As for maintenance inspection for quality control, daily and periodically inspections are performed based on specification on every check point.

As for adjustment and maintenance of measuring equipment, the past data and specifications are clearly checked to keep and improve quality.

(3) Quality Control of Manufacturing Circumstances and Submaterial.

Quality and reliability of devices are affected especially by manufacturing process. Therefore, we thoroughly control the manufacturing circumstances such as temperature, humidity, dust, and the sub-materials like gas or pure water used in manufacturing process.

Dust control is essential to realize higher integration and higher reliability of devices. To maintain and improve the clearness of manufacturing site, we take care of buildings, facilities, air-conditioning system, materials, clothes and works. Moreover, we periodically check on floating dust in the air, fallen dust or dirtiness on floor.






Figure 3. Example of Inner Process Quality Control

#### 3.3.3 Final Tests and Reliability Assurance

# (1) Final Tests

Lot inspection is done by quality assurance department for the product passed in 100% test in final manufacturing process. Though 100% of passed products is expected, sampling inspection is subjected to prevent mixture of failed products by mistake.

The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Our lot inspection is based on MIL-STD-105D.

#### (2) Reliability Assurance Tests

To assure reliability, the reliability tests are performed periodically, and performed on each manufacturing lot if user requires.




Figure 4. Process Flow Chart of Coping with Failure to a Customer

# OUTLINE OF TESTING METHOD

#### 1. INSPECTION METHOD

Compared to conventional core memories, IC memories contain all peripheral circuits, such as the decoder circuit, write circuit and read circuit. As a result, assembly and electrical inspection of ICs are all performed by IC manufacturers. Consequently, as the electrical inspection of IC memories are becoming more systematic, conventional IC inspection facilities are becoming useless. This has led to the development and introduction of a memory tester with pattern generator to generate the inspection pattern of the memory IC at high speed. A function test for such as TTL gates can be performed even by a simple DC parameter facility. However, when the address input becomes multiplexed as in 16k, 64k and 256k memory, even the generation of the function test pattern becomes a serious problem.

In the memory IC inspection, its quality cannot be judged by DC test on external pins only, because the number of the element such as transistor which can be judged in the DC test is only 1/1000 of all elements. The following are the address patterns proposed to inspect whether the internal circuits are functioning correctly.

- (1) All "Low", All "High"
- (2) Checker Flag
- (3) Stripe Pattern
- (4) Marching Pattern
- (5) Galloping
- (6) Waling
- (7) Ping-Pong

Those are not all, but only representative ones. There are the pattern to check the mutual interference of bits and the pattern for the maximum power dissipation. Among the above mentioned patterns, those of (1) to (4) are called N pattern, which can check one sequence of N bit IC memory with the several times of N patterns at most. Those of (5) to (7) are called N² pattern, which need several times of N² patterns to check one sequence of N bit IC memory. Serious problem arises in using N² pattern in a large-capacity memory. For example, inspection of 16k memory with galloping pattern takes a lot of time = about 30 minutes. (1), (2) and (3) are rather simple and good methods, however, they are not perfect to find any failure in decoder circuits. Marching is the most simple and necessary pattern to check the function of IC memories.

#### 2. MARCHING PATTERN

The marching pattern, as its name indicates, is a pattern in which "1"s march into all bits of "0"s. For example, a simple addressing of 16-bit memory is described below.

- (1) Clear all bits ...... See Fig. 1 (a)
- (2) Read "0" from 0th address and check that the read data is "0". Hereafter, "Read" means "checking and judging data"
- (3) Write "1" on 0th address . . . . . . . . . . See Fig. 1 (b)
- (4) Read "0" from 1st address.
- (5) Write "1" on 1st address.
- (6) Read "0" from nth address.
- (7) Write "1" on nth address ......See Fig. 1 (c)
- (8) Repeat (6) to (7) to the last address. Finally, all data will be "1".
- (9) After all data become "1", repeat from (2) to (8) replacing "0" and "1".

In this method, 5N address patterns are necessary for the N-bit memory.




Figure 1. Addressing method for 16-bit memory in the Marching pattern

#### 1. VIDEO RAM

#### 1.1 Multiport Video RAM

Figure 1-1 shows general idea of video RAM. Multiport video RAM provides an internal data register (SAM) with the memory (RAM). Both of them can be accessed asynchronously.

Effective graphic display memory is realized by using the random port of the RAM part for graphic processor drawing and the serial port of the SAM part for CRT display.




Figure 1-1. General Idea of Multi-Port Video RAM

Figure 1-2 shows the block diagram of the 256-kbit multiport video RAM HM53461, and Table 1-1 shows the operation modes of the HM53461.




Figure 1-2. Block Diagram of HM53461

The operation modes shown in Table 1-1 are described as follows.

#### • Table 1-1. Operation Modes of HM53461

	At the Falling E	dge of RAS		RAM Modes	SAM Modes			
CAS	DT/OE	WE	SOE	KAM Modes	SI/O Direction	Notes		
Н	Н	Н	X	Read/Write	S <sub>in</sub> /S <sub>out</sub>	1, 2, 3		
Н	Н	L	X	Temporary Write Mask Data Program	S <sub>in</sub> /S <sub>out</sub>	1, 2, 3		
H	L	Н	X	Read Transfer	Sout	2		
Н	L	L	L	Write Transfer	S <sub>in</sub>			
Н	L	L	Н	Pseudo Transfer	S <sub>in</sub>			
L	X	X	X	CBR Refresh	S <sub>in</sub> /S <sub>out</sub>	1, 2		

H: High L: Low X: Don't Care

Notes: 1. Transfer cycle executed previously defines SI/O direction.

2. SI/O is in high impedance state with SOE high, even if the direction is Sout-

3. The HM53461 starts write operation if WE is low at the falling edge of CAS or become low between the falling edge of CAS and the rising edge of RAS.



**Read/Write Operation:** Read/write is performed on the random port in the same sequence as for a dynamic RAM (Figure 1-3). The HM53461 starts the read operation with WE high and the write operation at the falling edge of WE.




Figure 1-3. Read/Write Operation

Temporary Write Mask Set and Temporary Masked Write Operation: The HM53461 provides temporary masked write operation which inhibits to write data bit-by-bit (write mask) during one  $\overline{\rm RAS}$  cycle. Temporary write mask set function defines the bits to be inhibited (Figure 1-4). This operation puts the data on  $I/O_1-I/O_4$  into the internal temporary write mask register. When 0 is programmed to the register, writing to the corresponding bit is inhibited.

The temporary write mask register is reset at the rising edge of  $\overline{\text{RAS}}$ .




Figure 1-4. Temporary Masked Write Operation

**Read Transfer Operation:** In this cycle, the HM53461 transfers the data of one row in RAM (1024 bits), which address is specified at the falling edge of  $\overline{RAS}$ , to SAM (Figure 1-5). The start address in SAM can be programmed at the falling edge of  $\overline{CAS}$  in this cycle. After data transfer, the serial port turns to serial read mode at the rising edge of  $\overline{DT/OE}$ .




Figure 1-5. Read Transfer Operation

**Write Transfer Operation:** In this cycle, the HM53461 transfers the data in the SAM data register (1024-bits) to one row in RAM, which address is specified at the falling edge of  $\overline{RAS}$  (Figure 1-6). The start address in SAM can be programmed in this cycle. After data transfer, serial port turns to serial write mode.




Figure 1-6. Write Transfer Operation

**Pseudo Transfer Operation:** This operation switches the serial port to serial write mode (Figure 1-7). It does not perform data transfer between RAM and SAM. Sam start address can be programmed in this cycle.




Figure 1-7. Pseudo Transfer Operation

CAS Before RAS Refresh Operation: The HM53461 performs refresh by using the internal address counter in this operation (Figure 1-8).




Figure 1-8. CAS Before RAS Refresh

Serial Read/Write Operation: The HM53461 reads/writes the contents of the SAM data register in serial at the rising edge of SC (serial clock input) (Figure 1-9). The address for serial access is generated by the internal address pointer, independently of random port operation. It should be considered that serial access is restricted in transfer cycles. The SAM, employing static-type data registers, requires no refresh.




Figure 1-9. Serial Read/Write Operation

The HM53462 is a multiport video RAM, adding logic operation capability to the advantages of HM53461.

Figure 1-10 shows the block diagram. Table 1-2 describes the operation modes.




Figure 1-10. Block Diagram of HM53462



#### • Table 1-2. Operation Modes of HM53462

	At the Falling I	dge of RAS		RAM Modes	SAM Modes			
CAS	DT/OE	WE	SOE	KAM Modes	SI/O Direction	Notes		
Н	Н	Н	X	Read/Write	S <sub>in</sub> /S <sub>out</sub>	1, 2, 3		
H	Н	L	X	Temporary Masked Write	S <sub>in</sub> /S <sub>out</sub>	1, 2, 3		
Н	L	Н	X	Read Transfer	S <sub>out</sub>	2		
Н	L	L	L	Write Transfer	S <sub>in</sub>			
Н	L	L	Н	Pseudo Transfer	S <sub>in</sub>			
L	X	X	X	CAS Before RAS Refresh	S <sub>in</sub> /S <sub>out</sub>	1, 2		
L	X	L	x	Logic Operation Program (CBR Refresh)	S <sub>in</sub> /S <sub>out</sub>	1, 2		

H: High L: Low X: Don't Care

Notes: 1. Transfer cycle previously executed defines SI/O direction.

- 2. SI/O is in high impedance with SOE high, even if SI/O direction is Sout.
- 3. HM53462 writes if WE is low at the falling edge of CAS or becomes low between the falling edge of CAS and the rising edge of RAS.

Logic Operation Programming: This function programs a logic operation (Figure 1-11). The logic operation is available uintil re-programmed or reset. In logic operation mode, HM53462 performs read-modify-write internally when data is written into random port. The result of the logic operation between memory data and written data is put into the address from which the memory data is transferred.

In the logic operation programming cycle, the mask register, which differs from the temporary mask register, is also programmed. It is available until reprogrammed.




Figure 1-11. Logic Operation Programming

Notes: Notes on using HM53461/HM53462 are as follows:

- Dummy RAS Cycle. Devices should be initialized by 8 dummy RAS cycles (minimum) before access to random port. Refresh cycle can be inserted for initialization. It is recommended that the system be initialized by dummy RAS cycle in the automatic reset time of the processor.
- Bypass Capacitor. One bypass capacitor should be inserted between V<sub>CC</sub> and V<sub>SS</sub> to each device. The V<sub>CC</sub> pin should be connected to the capacitor by the shortest path. A capacitor of several µF is suitable.
- Negative Voltage Input. Negative polarity input level to input pin or I/O pin should be under -1V. In this range, it has no effect on device characteristics or RAM/SAM data retention.
- Initialization of logic operation mode (HM53462). The logic operation programming cycle should be executed before access to the random port to initialize logic operation mode after power on. At this point, the operation codes (0101) and all 1 write mask data are recommended.

#### 1.2 Line Memory

Hitachi has produced a line memory for line buffers with simple circuits, providing specific functions as described below.

The line buffer can improve picture quality by storing 1 horizontal line data. It has following features.

- · Capacity to store 1 horizontal line data
- High-speed operation matching the sampling speed of PAL TV signal (4 fsc/8 fsc) or NTSC TV signal (4 fsc/8 fsc).
- Separate data inputs/outputs and capability of serial data inputs and outputs.

The conventional line buffer composed of high speed static RAMs requires separate input/output for double buffer organization. It also requires interleaving for high speed operation, matching 4 fsc/8 fsc, where fsc is the subcarrier frequency. In addition, external circuits are needed for serial address scan.

#### **Application**

The line memory provides all of these functions. Figure 1-12 shows the standard ogranization of a conventional memory buffer and Figure 1-13 shows the block diagram of line memory.





Figure 1-12. Standard Organization of Conventional Line Buffer



Figurer 1-13. Block Diagram of Line Memory

The Hitachi HM63021 is a 2048-word x 8-bit line memory storing 2 horizontal lines of data.

It has five different modes for various video graphic system applications. It realizes high speed operations for PAL and NTSC TV signals, and dissipates little power employing 1.3  $\mu$ m CMOS technology and static-type memory cells.

The features of the HM63021 are described as follows:

- · Five modes for various video graphic system applications
  - -Delay line mode
  - -Alternate 1H/2H delay mode
  - -TBC (Time-Base Corrector) mode
  - -Double speed conversion mode
  - -Time-base compression/expansion mode
- · High speed cycle time
  - —HM63021-34: 34 ns min (corresponds to 8 fsc of NTSC TV signal)
  - —HM63021-28: 28 ns min (corresponds to 8 fsc of PAL TV signal).

Line memory in the system using digital signal processing technologies offers following applications:

- 1. comb filter
- 2. double-speed conversion (non-interface)
- 3. compression/expansion of graphics (picture-in-picture)
- 4. dropout canceller
- 5. time-base corrector
- 6. noise reducer

#### 2. DYNAMIC RAM

#### 2.1 Dynamic RAM Memory Call

The dynamic RAM memory cell consists of 1 MOS transistor and 1 capacitor, as shown in Figure 2-1. It detects the data in the cell (1 or 0) by the charge stored in capacitor. Dynamic RAM offers higher density than that of static RAM because of fewer components per chip.

However, Dynamic RAM must rewrite data, called refresh, in a defined cycle because the charge stored in the capacitor leaks.




Figure 2-1. Memory Cell of Dynamic RAM

#### 2.2 Power On Procedure

After turning on power, to set the internal memory circuitry, hold for more than 100  $\mu$ s, then apply eight or more dummy cycles before operation. The dummy cycle may be either a

normal read/write cycle or a refresh cycle. When using an internal refresh counter, eight or more  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles are required as dummy cycles.

#### 2.3 Address Multiplexing

Dynamic RAMs are used to increase capacity because of their smaller cell area. In using dynamic RAMs in systems, however, it is desirable to increase the memory density by using smaller packages. To reduce the number of pins and the package size, address multiplexing is used.

Using a 1-Mbit dynamic RAM, 20-address signals are necessary to select one of 1,048,576 memory cells. Address multiplexing allows address signals to be applied to each address pin. Thus only 10-address input pins are required to select one of 1,048,576 addresses. Multiplexed address inputs are latched as follows: RAS (Row Address Strobe) selects one of word lines according to the row address signal, and one of column decoders is selected by CAS (column address strobe) following column address signal. Although two extra signals, RAS and CAS, are required, the number of address pins is reduced to half. Figure 2-2 shows the pin arrangement, address latch waveform, and the block diagram of address-multiplexed 1-Mbit dynamic RAM. Systems need an address multiplexer in order to latch the multiplexed address signals into the device.




Figure 2-2. Address Multiplexing of Dynamic RAMs

#### 2.4 Dynamic RAM Function




Figure 2-3. Normal Function of Dynamic RAM

**Read Cycle:** In the read cycle, a row address is latched at the falling edge of  $\overline{RAS}$ , and a column address is latched at the falling edge of  $\overline{CAS}$  after the  $\overline{RAS}$  falling edge. If  $\overline{WE}$  is high, the data is read out from  $D_{out}$  with the access time of  $\overline{CAS}$  (Access time from  $\overline{CAS}$ ) or  $t_{RAC}$  (Access time from  $\overline{RAS}$ ).

The  $t_{RCD}$  maximum (RAS to  $\overline{CAS}$  delay time) is specified only to guarantee the specified minimum values of other timings such as the cycle time,  $\overline{RAS}/\overline{CAS}$  pulse width. Therefore, when using these timings with more than the specified minimum value, there is no need to limit the  $t_{RCD}$  to the specified maximum value.

**Write Cycle:** Dynamic RAM provides two write cycle modes: early write cycle and delayed write cycle. In the early write cycle, when  $\overline{WE}$  is low, data is written into  $D_{in}$  at the falling edge of  $\overline{CAS}$ . In delayed write cycle, when  $\overline{WE}$  is high, data is written into  $D_{in}$  at the falling edge of  $\overline{WE}$  after  $\overline{CAS}$  falling.

**Read-Modify-Write Cycle:** The read-modify-write cycle is initiated by taking  $\overline{WE}$  high. Data is read out from  $D_{out}$  at the falling edge of  $\overline{CAS}$  with  $\overline{WE}$  high. Then, when  $\overline{WE}$  goes low, data is written into the same address from  $D_{in}$  in the same cycle.

The cycle time in the read-modify-write mode ( $t_{RWC}$ ) is longer than the cycle time in read/write mode ( $t_{RC}$ ).



#### 2.5 High Speed Access Mode

Dynamic RAM access time is typically longer than that of static RAMs. To realize higher speed operation, they have high speed access modes.

The read operation in dynamic RAM is performed as follows:

When a word line is selected by row address, all data in the memory cells connected to the selected word line is transferred to sense amplifiers. One of these sense amplifiers is selected by the column address, and its contents are output.

The output of data from other sense amplifiers is controlled only by the column address.

Access controlled only by column address with the row address fixed is called high speed access mode. Table 2-1 compares each mode.

Page Mode: This is the most typical access mode in dynamic RAM. The column address is switched synchronized with CAS falling.

**Nibble Mode:** In a nibble mode dynamic RAM, data from 4 sequential addresses is stored in the 4-bit output latch circuits. Output is provided by the  $\overline{\text{CAS}}$  signal, which controls the latch circuits.

When 4 addresses are accessed sequentially, the row addresses on and after second bit need not be selected. Therefore, it facilitates the timing design. In nibble mode, the operation is limited to 4 addresses, however, it enables faster access (tNAC) than that in page mode.

Static Column Mode: In static column mode, the column address is switched without the synchronized signal by high-speed static RAM technology in the peripheral circuits.

**High Speed Page Mode:** This mode is the advanced mode of static column mode, with  $\overline{\text{CAS}}$  providing the address latch function.

#### • Table 2-1. Comparison of Dynamic RAM High Speed Access Modes

Normal Mode	R: Row Address Address C: Column Address O140-38
Page Mode	RAS CAS Dout  1  0140-39
Nibble Mode	RAS CAS Address Dout  1 2 3 4 0140-40
Static Column Mode	RAS CS Address Dout  0140-41
High-Speed Page Mode	RAS CAS Address ZXRX CX

#### Application

#### 2.6 Refresh

Refresh operation is performed by accessing every word line within the specified time (refresh cycle). Table 2-2 compares the following refresh modes in dynamic RAM.


RAS Only Refresh: In RAS only refresh mode, refresh can be completed by selecting only row addresses synchronized with RAS.

CAS Before RAS Refresh: This mode refreshes by the CAS falling edge before RAS in the period defined by the internal refresh address generator. This mode simplifies the external address multiplexer.

**Hidden Refresh:** In hidden refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is performed while output data is valid.

0140-47

#### • Table 2-2. Comparison of Dynamic RAM Refresh Modes



(C) HITACHI

#### 3. INSTRUCTIONS FOR USING MEMORY DEVICES

#### 3.1 Prevention of Electrostatic Discharge

As semiconductor memory designs are based on a very fine pattern, they can be subject to malfunction or defects caused by static electricity. Though the built-in protection circuits assure unaffected reliability in normal use, devices should be handled according to the following instructions.

- In transporting and storing memory devices, put them in conductive magazine or put all pins of each device into a conductive mat so that they are kept at the same potential. Manufacturers should give enough consideration to packing when shipping their products.
- When devices touch a human body in mounting or inspection, the handler must be grounded. Do not forget to insert a resistor (1 MΩ approx. is desirable) in series to protect the handles from electrical shock.
- Keep the relative ambient humidity at about 50% in process
- For working clothes, cotton is preferrable to synthetic fabrics.
- Use a soldering iron operating at low voltage (12V or 24V, if possible) with its tip grounded.
- In transporting the board with memory devices mounted on it, cover it with conductive sheets.
- 7. Use conductive sheets of high resistance to protect devices from electrostatic discharge. For, if dropped onto conductive materials like a metal sheet, devices may deteriorate or even breakdown owing to sudden discharge of the charge stored on the surface.
- Never set the system to which memory devices are applied near anything that generates high voltage (e.g., CRT Anode electrode, etc.).

#### 3.2 Using CMOS Memories

As shown in Figure 3-1, the input of a CMOS memory is connected to the gate of an inverter consisting of PMOS




Figure 3-1. CMOS Inverter

and NMOS transistors. Figure 3-2 shows the relationship between the input voltage and current in this inverter. The top and bottom transistors turn ON and make current flown when the input voltage becomes intermediate level. Therefore, it is necessary to keep the input voltage below 0.2V or above  $V_{\rm CC}-0.2V$  in order to minimize power consumption. The data sheet specifies the stand-by current for both the cases of input level with minimum  $V_{\rm IH}$  and maximum  $V_{\rm IL}$ , and that with 0.2V or  $V_{\rm CC}-0.2V$ , and the difference in value is remarkably great. Some memory devices are designed to cut off such current flow in standby mode by the control of input signals, but it depends on device type. This should be confirmed in data sheets for each device type.




Figure 3-2. Relationship between Input Voltage and Current in CMOS Inverter

Another problem particular to CMOS devices is latch-up. Figure 3-3 shows the cross section of a CMOS inverter and the structure of a parasitic bipolar transistor. The equivalent circuit of the parasitic thyristor is shown in Figure 3-4. When positive DC current or pulse noise is applied (Figure 3-4 (a)), TR3 is turned on owing to the bias voltage generated between base and emitter. And trigger current flows into GND through Rp, the base resistance of TR2. As a result, TR2 becomes conductive and current flows from power supply (V<sub>CC</sub>) through the base resistance of TR1 (R<sub>N</sub>), which puts TR1 into conduction, too. Then, as the base of TR2 is rebiased by collector current from TR1, the closed loop consisting of TR1 and TR2 reacts. Thus current flows constantly between power supply (V<sub>CC</sub>) and GND even without trigger current caused by outside noise.

Latch-up can be caused by a negative pulse, too (Figure 3-4 (bb)). Most of semiconductor memory manufacturers are trying to improve latch-up immunity of their products. Hitachi provides enough guard band by applying diffusion layer around inputs and outputs, taking care not to connect input to p+ diffusion layer. Input voltage for 64K-bit static RAM HM6264A, for example, is specified as follows:

 $V_{IH}$  max 6.0V (not depending on  $V_{CC}$ )  $V_{IL}$  min 3.0V (pulse width = 50 ns) -0.3V (DC level)

Thus almost no consideration for latch-up is required in system design.






Figure 3-3. Cross Section Structure of CMOS Inverter




Figure 3-4. Equivalent Circuit of Parasitic Thyristor

#### 3.3 Noise Prevention

Noise in semiconductor memories is roughly classified into input signal noise and power supply noise.

#### 3.3.1 Input Signal Noise

Input signal noise is caused by overshoot and undershoot. If either of them is out of recommended DC operating conditions, normal operation is hindered, and voltage over absolute maximum rating will break the device. In operating high speed systems, special care is required to prevent input signal noise.

The noise can be prevented by inserting a serial resistance of less than  $50\Omega$  into each input or a terminating resistance into the input line. Actually, however, input signal noise can be simply reduced by a stable power supply line, because it is often caused by unstable reference voltage (GND level).

#### 3.3.2 Power Supply Noise

The power source noise can be classed as low-frequency noise and high-frequency noise as shown in Figure 3-5. To assure stable memory operation, the peak-to-peak power supply voltage in the presence of low-or high-frequency noise should be held below 10 percent of its standard level.

Devices like dynamic RAMs, which operate from clock signals, or high speed CMOS static RAMs, through which current flows during transition of signals, consume high peak




Figure 3-5. Power Source Noise

current. When a power supply does not have enough capacity for the peak current, voltage drops. And if the recovery rate of the power supply synchronizes with its time constant, it may start oscillating. To reduce the influence of the peak current, a bypass capacitor of 0.1 - 0.01  $\mu\text{F}$  should be inserted near the device. The following points must be considered in designing pattern of the board:

- For bypass capacitors, use titanium, ceramic, or tantalum capacitors which have better high-frequency characteristics
- Bypass capacitors must be applied as near to the power supply pin of memory devices as possible, and inductance in the path from V<sub>CC</sub> pin to V<sub>SS</sub> pin through the bypass capacitor must be as little as possible.



- The line connected to the power supply on the board should be as wide as possible.
- It is preferable for the power supply line to be at right angles to devices selected at the same time, lest too much peak current should flow through one power supply line at a time.




Figure 3-6. Examples of Power Supply Board Pattern

#### 3.4 Address Input Waveform of Hi-BiCMOS Memory

Data stored in memory might be destructed in case that Address Input of the HM6716, HM6719, HM6787, HM6788 and HM6789 series becomes floating and sticks at and around threshold voltage. (e.g., CPU does Address Bus to off state in Figure 1.) Consequently, the following three methods are recommended so as to preserve malfunction of memory device.

- A: Insert latch as shown in Figure 3-7 lest Address Input should become floating.
- B: Put  $\overline{CS}$  into High while Address Input becomes floating. (Dotted line in Figure 3-8)
- C: Insert Pull-up Resistor (R) to hold time constant of Rising Edge waveform of Address Input pin (t<sub>r</sub> = R x C) below 150 ns.

Stable operation can be assured if you have already adopted the above three methods (A, B, C), while if you have any problem, please contact our sales offices.




Figure 3-7




Figure 3-8

# Section 2 MOS Dynamic RAM



# HM514256A/AL Series

#### 262.144-Word x 4-Bit CMOS Dynamic RAM

#### **■ DESCRIPTION**

The Hitachi HM514256A/AL is a CMOS dynamic RAM organized 262,144-word x 4-bit. HM514256A/AL has realized higher density, higher performance and various functions by employing 1.3  $\mu$ m CMOS technology and some new CMOS circuit design technologies. The HM514256A/AL offers Fast Page Mode as a high speed access mode.


Multiplexed address input permits the HM514256A/AL to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)

- Fast Page Mode Capability
- 512 Refresh Cycles .......(8 ms), (64 ms) (L Version)
- 2 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh

#### PIN OUT






#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power Supply ( + 5V)
$V_{SS}$	Ground

#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package	Part No.	Access Time	Package
HM514256AP-6 HM514256AP-7 HM514256AP-8 HM514256AP-10 HM514256AP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300-mil 20-pin Plastic DIP (DP-20NA)	HM514256ALP-6 HM514256ALP-7 HM514256ALP-8 HM514256ALP-10 HM514256ALP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300-mil 20-pin Plastic DIP (DP-20NA)
HM514256AJP-6 HM514256AJP-7 HM514256AJP-8 HM514256AJP-10 HM514256AJP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300-mil 20-pin Plastic SOJ (CP-20D)	HM514256ALJP-6 HM514256ALJP-7 HM514256ALJP-8 HM514256ALJP-10 HM514256ALJP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300-mil 20-pin Plastic SOJ (CP-20D)
HM514256AZP-6 HM514256AZP-7 HM514256AZP-8 HM514256AZP-10 HM514256AZP-12	60 ns 70 ns 80 ns 100 ns 120 ns	400-mil 20-pın Plastic ZIP (ZP-20)	HM514256ALZP-6 HM514256ALZP-7 HM514256ALZP-8 HM514256ALZP-10 HM514256ALZP-12	60 ns 70 ns 80 ns 100 ns 120 ns	400-mil 20-pin Plastic ZIP (ZP-20)

#### **■ BLOCK DIAGRAM**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	v <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{\mathrm{T}}$	1.0	W
Operating Temerature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55° to + 125	°C

# ■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Item		Symbol	Min	Тур	Max	Unit	Note
Cumulu Voltano		V <sub>SS</sub>		0	0	V	
Supply voltage	Supply Voltage		4.5	5.0	5.5	v	1
Input High Voltage	Input High Voltage		2.4	_	6.5	v	1
T	I/O Pin	$v_{IL}$	- 1.0	_	0.8	v	1
Input Low Voltage	Others	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage reference to VSS.

• DC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

						HM5	14256					1		
Item	Symbol	A/A	A/AL-6		A/AL-7		L-8	A/A	L-10	A/AL-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		Conditions	
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	66	_	55	_	47	mA	RAS, CAS Cycling, t <sub>RC</sub> = Min	1, 2
G: 11		_	2	_	2		2		2		2	mA	$\overline{RAS}, \overline{CAS} = V_{IH}$ $D_{out} = High-Z$ $TTL Interface$	
Standby Current	I <sub>CC2</sub>	_	1	_	1		1		1	_	1		$\overline{RAS}$ , $\overline{CAS} \ge V_{CC} - 0.2V$ CMOS Interface	
		_	300	_	300		300		300	_	300	μΑ	D <sub>out</sub> = High-Z CMOS Interface L-Version	
RAS Only Refresh Current	I <sub>CC3</sub>	_	90	_	80	_	66	_	55	_	47	mA	t <sub>RC</sub> = Min	2
Battery Backup Current (Only for L-Version)	I <sub>CC4</sub>	_	300	_	300	_	300	_	300	_	300	μΑ	$t_{RC} = 125 \mu s$ $CAS Before$ $RAS Cycling$	4
Standby Current	I <sub>CC5</sub>	_	5		5		5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	80	_	70	_	66	_	55	_	47	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	80	_	70	_	55	_	55	_	47	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μА	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	

• DC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ) (continued)

Item Symbol		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		Conditions	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{CC}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> (max) is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4.  $t_{RAS} = t_{RAS}$  (min) to 1  $\mu$ s. Input Voltage: I/O Pins:  $V_{IH} \ge V_{CC} - 0.2V$ ,  $V_{IL} \le 0.2V$  or High-Z

  The Other Pins:  $V_{IH} \ge V_{CC} - 0.2V$ , or  $V_{IL} \le 0.2V$

#### • Capacitance ( $T_A = 25$ °C, $V_{CC} \pm 10$ %)

Ite	m	Symbol	Тур	Max	Unit	Note
Input Capacitance	Address	C <sub>I1</sub>	_	5	pF	1
Imput Cupucitanico	Clock	C <sub>I2</sub>	_	7	pF	1
Input/Output Capacitance	Data Input/Data Output	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V)^{14}$ 

#### **Test Conditions**

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

						HM:	514256						
Item	Symbol	A/	AL-6	A/	AL-7	A/	AL-8	A/A	AL-10	A/A	AL-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	1	160	1	190	1	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50	-	70	_	80	-	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	0	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0		0	_	0	_	0		0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	20	_	20	_	25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10		10	_	ns	

# Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters) (continued)

						HM5	14256						
Item	Symbol	A/A	AL-6	A/A	AL-7	A//	AL-8	A/A	L-10	A/A	L-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
OE to Din Delay Time	todd	20	_	20	_	20	_	25	_	30	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0		0		0	_	0		0	_	ns	
CAS Delay Time from D <sub>1n</sub>	t <sub>DZC</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	1, 7
Refresh Period	t <sub>REF</sub>	_	8	_	8	_	8	_	8	_	8	ms	
Refresh Period (Only for L-Version)	t <sub>REF</sub>	_	64	_	64	_	64	_	64	_	64	ms	

# Read Cycle

						HM5	14256						
Item	Symbol	A/A	AL-6	A/A	AL-7	A/.	AL-8	A/A	L-10	A/A	L-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Mın	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	20	_	20	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45		55	ns	3, 5
Access Time from OE	tOAC	_	20	_	20	_	25	_	25	_	30	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	0		ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30		35	_	40	_	45	_	55	-	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	_	20	_	20	_	20	_	25	_	30	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t <sub>OFF2</sub>	_	20	_	20	_	20	_	25		30	ns	6
CAS to D <sub>in</sub> Delay Time	t <sub>CDD</sub>	20	_	20	_	20	_	25	_	30	_	ns	

# **Write Cycle**

						HM5	14256						
Item	Symbol	A/A	AL-6	A//	AL-7	A/A	AL-8	A/A	L-10	A/A	L-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15		15	_	20	_	20		25	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	25	_	30	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	0	_	0	_	ns	11
Data-in Hold time	t <sub>DH</sub>	15	_	15	_	15		20		25		ns	11

#### Read-Modify-Write Cycle

						HM5	14256						
Item	Symbol	A/A	AL-6	A/A	AL-7	A/A	AL-8	A/A	L-10	A/A	L-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	tRWC	170	_	180	_	220		255	_	295	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	85		95		110	_	135	_	160	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	55	_	60	_	70	_	80	_	95	_	ns	10
OE Hold Time from WE	t <sub>OEH</sub>	20	_	20	_	25		25		30	_	ns	

#### **Refresh Cycle**

			HM514256										
Item	Symbol	A//	AL-6	A/1	AL-7	A//	AL-8	A/A	L-10	A/A	L-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	15	_	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10		10	_	10		10	_	10	_	ns	

#### **Fast Page Mode Cycle**

						HM	1514256						
Item	Symbol	Α/	AL-6	A/	AL-7	A/	AL-8	A/	'AL-10	A/.	AL-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45		50		55	_	55	_	65		ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10		10	_	10	_	10		15		ns	
Fast Page Mode RAS Pulse Width	tRASC		100000		100000	_	100000	_	1000000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	_	50	_	60	ns	13
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	40	_	45	_	50		50		60		ns	
Fast Page Mode Read-Write Cycle Time	t <sub>PCM</sub>	95	_	100	_	110	_	115	_	135	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.


- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 12. t<sub>RASC</sub> is determined by <del>RAS</del> pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub> or t<sub>ACP</sub>.
- 14. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If the internal refresh counter is used, eight or more CAS before RAS refresh cycles are required.

# **■ TIMING WAVEFORMS**


#### • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle





# • Fast Page Delayed Write Cycle





# • Fast Page Mode Read-Modify-Write Cycle





















0136-15

















0136-16



# HM514258A Series

# 262,144-Word X 4-Bit CMOS Dynamic RAM

#### **■ DESCRIPTION**

The Hitachi HM514258A is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514258A has realized higher density, higher performance and various functions by employing 1.3  $\mu m$  CMOS technology and some new CMOS circuit design technologies. The HM514258A offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM514258A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.


#### **■ FEATURES**


-	
•	Single 5V (±10%)
•	High Speed
	Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
•	Low Power
	Standby11 mW (max)
	Active
•	Static Column Mode Capability
•	512 Refresh Cycles(8 ms)
•	2 Variations of Refresh
	RAS Only Refresh
	CS Before RAS Refresh

# **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514258AP-6 HM514258AP-7 HM514258AP-8 HM514258AP-10 HM514258AP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300 mil 20-pin Plastic DIP (DP-20NA)
HM514258AJP-6 HM514258AJP-7 HM514258AJP-8 HM514258AJP-10 HM514258AJP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514258AZP-6 HM514258AZP-7 HM514258AZP-8 HM514258AZP-10 HM514258AZP-12	60 ns 70 ns 80 ns 100 ns 120 ns	400 mil 20-pin Plastic ZIP (ZP-20)

#### **■ PIN OUT**






#### **■ PIN DESCRIPTION**

520	
Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
I/O <sub>0</sub> -I/O <sub>4</sub>	Data Input/Data Output
RAS	Row Address Strobe
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power Supply ( + 5V)
$v_{ss}$	Ground

# **■ BLOCK DIAGRAM**



# **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	V
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	1.0	W
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

# ■ ELECTRICAL CHARACTERISTICS

# $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Param	neter	Symbol	Min	Тур	Max	Unit	Note
Complex Walters		V <sub>SS</sub>	0	0	0	v	
Supply Voltage		$v_{cc}$	4.5	5.0	5.5	v	1
Input High Volta	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	I/O Pin	$v_{IL}$	- 1.0	_	0.8	v	1
Voltage	Others	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

					-									
Parameter	Symbol		4258A 6		4258A 7	HM51-		HM514 -1			4258A 12	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	}		
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	75	_	65	_	55	mA	RAS, CS Cycling t <sub>RC</sub> = Min	1, 2
Standby Current	I	_	2	_	2	_	2		2	_	2	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	
Standoy Current	$I_{CC2}$	_	1	_	1		1		1	_	1	mA	CMOS Interface, $\overline{RAS}$ , $\overline{CS} \ge V_{CC} - 0.2V$ , $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	90	_	80	_	75	-	65	_	55	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	-	5	_	5	mA	$\begin{array}{l} \overline{RAS} = V_{IH}, \\ \overline{CS} = V_{IL}, \\ D_{out} = Enable \end{array}$	1
CS Before RAS Refresh Current	I <sub>CC6</sub>	_	80	_	70	_	65	_	55	_	45	mA	t <sub>RC</sub> = Min	
Static Column Mode Current	I <sub>CC9</sub>	_	80	_	70	_	65	_	55	_	45	mA	t <sub>SC</sub> = Min	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{\text{CS}} = V_{\text{IH}}$ .



#### HM514258A Series -

#### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Input/Output Capacitance (Data Input, Data Output)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )17, 18

#### **Test Conditions**

Input Rise and Fall Times:

5 ns

Input timing reference levels:

0.8V, 2.4V

Output load:

2 TTL Gate + C<sub>L</sub> (100 pF)

(Including scope and jig)

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		4258A 6		4258A 7	HM51-		HM51-			4258A 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	tRC	120	_	130	_	160	_	190	_	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50	_	70	-	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CS Pulse Width	t <sub>SP</sub>	20	10000	20	10000	25	10000	30	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15	_	15	_	ns	
Column Address Setup Time	t <sub>ASW</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>AHW</sub>	15	_	15	_	20	_	25	_	25	_	ns	
RAS to CS Delay Time	tRCD	20	40	20	50	22	55	25	70	25	90	ns	8
RAS Hold Time	t <sub>RSL</sub>	20	_	20		25	_	30	_	30	_	ns	
CS Hold Time	t <sub>CSH</sub>	60		70	_	80	_	100	_	120	_	ns	
CS to RAS Precharge Time	t <sub>SRS</sub>	10	_	10	_	10	_	10	_	10	_	ns	
OE to D <sub>1n</sub> Delay Time	todd	20	_	20	_	20	_	25	_	30	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	0	_	0		0	_	ns	
CS Delay Time from D <sub>in</sub>	t <sub>DZC</sub>	0	_	0	_	0		0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	1, 7
Refresh Period	t <sub>REF</sub>		8		8	_	8		8	_	8	ms	

#### **Read Cycle**

Parameter	Symbol		4258A 6		4258A 7	HM51-		HM514 -1			4258A 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	_	100	_	120	ns	2, 3
Access Time from CS	t <sub>ACS</sub>	_	20	_	20	_	25	_	30	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	-	50		55	ns	3, 5, 14
Access Time from $\overline{OE}$	toac	_	20	_	20	_	25	_	25		30	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CS	tRCH	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10		10		10		10		ns	

## Read Cycle (continued)

Parameter	Symbol	HM51	4258 <b>A</b> 6	HM51	4258 <b>A</b> 7	HM51		HM51-		HM51	4258A 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	1	
RAS to Column Address Hold Time	t <sub>AHR</sub>	15	_	15		15	_	15	_	15	_	ns	16
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	50	20	65	ns	9
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35	_	40	_	50	_	55	_	ns	
Column Address Hold Time from $\overline{RAS}$	tAR	60		70		80		100	_	120	_	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	_	20		20	_	20		25	_	30	ns	6
Output Buffer Turn-off to OE	t <sub>OFF2</sub>	_	20	_	20	_	20	_	25	_	30	ns	6
Output Hold Time from Address	t <sub>AOH</sub>	5	_	5		5	_	5	_	5	_	ns	
CS to Din Delay Time	t <sub>CDD</sub>	20	_	20	_	20	_	25	_	30	_	ns	
CS Hold Time from OE	t <sub>OCH</sub>	20	_	20		25		25		30		ns	
OE Hold Time from RAS	t <sub>ROH</sub>	60	_	70	_	80	_	100	_	120	_	ns	
OE Hold Time from CS	t <sub>COH</sub>	20	_	20	_	25		25	_	30	_	ns	
OE Pulse Width	t <sub>OEP</sub>	20	_	20		25	_	25	_	30	_	ns	

## **Write Cycle**

Parameter	Symbol			HM514258A HM514		HM51-		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	}	
Write Command Setup Time	t <sub>WCS</sub>	0	_	0	_	0		0	_	0		ns	10
Write Command Hold Time	twcH	15	_	15		20	_	25	_	25		ns	
Write Command Hold Time to $\overline{RAS}$	twcr	55	_	65		75		95		115	_	ns	
Write Command Pulse Width	twp	10		10	_	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	$t_{RWL}$	20	_	20	_	25		25	_	30		ns	
Write Command to CS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	25	_	30		ns	
D <sub>in</sub> Setup Time	$t_{DS}$	0	_	0		0	_	0	_	0	_	ns	11
D <sub>in</sub> Hold Time	t <sub>DH</sub>	15	_	15		20	_	25	_	25	_	ns	11
D <sub>in</sub> Hold Time to RAS	t <sub>DHR</sub>	55		65	_	75		95	_	115	_	ns	
Column Address Hold Time from RAS	t <sub>AWR</sub>	55		65		75	_	95	_	115		ns	

# Read-Modify-Write Cycle

Parameter	Symbol	HM51	4258A 6	HM51	4258A 7	HM51		HM51 -1			14258 <b>A</b> 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	]	
Read-Modify-Write Cycle Time	tRWC	170	_	180	_	220	_	255	_	295	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	85	_	93	_	110	_	135	_	160		ns	10
CS to WE Delay Time	t <sub>CWD</sub>	45	_	45		55	_	65	_	70	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	55		60	_	70	_	85	_	95	_	ns	10

#### Refresh Cycle

Parameter	Symbol	HM51	4258A 6	HM51	4258A 7	HM51-		HM514 -1			4258A 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CS Setup Time (CS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	ns	
CS Hold Time (CS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	15	_	20	_	20	_	25	_	ns	
RAS Precharge to CS Hold Time	t <sub>ZRH</sub>	10	_	10	_	10	_	10		10		ns	



#### Static Column Mode Cycle

Parameter	Symbol		4258A 6		4258 <b>A</b> 7	HM51	4258A 8	HM51	4258A 0		4258A 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Static Column Mode Cycle Time	$t_{SC}$	35	_	40	_	45	_	55	_	60	_	ns	
Static Column Mode RAS Pulse Width	$t_{RASC}$	_	100000		100000	_	100000	_	100000	_	100000	ns	
RAS to Second WE Delay Time	t <sub>RSWD</sub>	70		80	_	90	_	110	_	135		ns	
Static Column Mode CS Precharge Time	$t_{SI}$	10	_	10	_	10	_	10	_	15	_	ns	
Static Column Mode WE Precharge Time	twI	10	_	10		10	_	10	_	15	_	ns	

#### Static Column Mode Read-Modify-Write Cycle and Mixed Cycle


Parameter	Symbol		4258A 6	HM51	4258A 7	HM51		HM51 -1			.4258A 12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Static Column Mode Cycle Time on Read-Modify-Write	t <sub>SRW</sub>	90	_	100		120	_	140	_	160	_	ns	12
Access Time from First WE	t <sub>ALW</sub>		65	_	75	-	85	_	100	_	115	ns	3, 13
Last WE to Column Address Delay Time	t <sub>LWAD</sub>	20	35	20	40	25	45	25	50	30	60	ns	15
Last WE to Column Address Hold Time	tAHLW	65		75	_	85		100	_	115		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. Transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>ACS</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in delayed write or readmodify-write cycles.
  - 12.  $t_{SRW}$  (min) =  $t_{AWD}$  (min) +  $t_{LWAD}$  (max) +  $t_{T}$
  - 13. Assumes that t<sub>LWAD</sub> ≤ t<sub>LWAD</sub> (max). If t<sub>LWAD</sub> is greater than the maximum recommended value shown in this table, tal w exceeds the value shown.
  - 14. Assumes that  $t_{LWAD} \ge t_{LWAD}$  (max).
  - 15. Operation with the tLWAD (max) limit insures that tALW (max) can be met, tLWAD (max) is specified as a reference point only, if t<sub>LWAD</sub> is greater than the specified t<sub>LWAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 16. t<sub>AHR</sub> is defined as the time at which the column address hold is set.
  - 17. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing  $\overline{RAS}$  clock such as  $\overline{RAS}$  only refresh). If internal refresh counter is used, eight or more  $\overline{CS}$  before  $\overline{RAS}$ refresh cycles are required.
  - 18. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffers prior to applying data to the device.




#### **■ TIMING WAVEFORMS**


#### • Read Cycle




# • Early Write Cycle




#### • Delayed Write Cycle




## • Read-Modify-Write Cycle




## • RAS Only Refresh Cycle




## • CS Before RAS Refresh Cycle




## • Static Column Mode Read Cycle




## • Static Column Mode Write Cycle (1)





## • Static Column Mode Write Cycle (2)





## • Static Column Mode Read-Modify-Write Cycle





















0114-15

















0114-16

# HM514266 Series

#### 262,144-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514266A is a CMOS dynamic RAM organized 262,144-word x 4-bit. HM514266A has realized higher density, higher performance and various functions by employing 1.3  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514266A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514266A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

•	Sing	le	5V	(±	10	)%)	)
---	------	----	----	----	----	-----	---

High Speed

Access Time .................60 ns/70 ns/80 ns/100 ns/120 ns (max)

Low Power Dissipation

• Fast Page Mode Capability

• 512 Refresh Cycles ......(8 ms)


• 2 Variations of Refresh

RAS Only Refresh
CAS Before RAS Refresh

CAS Before RAS Refres
 Write per Bit Capability

#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514266AP-6	60 ns	
HM514266AP-7 HM514266AP-8	70 ns 80 ns	300 mil 20-pin Plastic DIP
HM514266AP-10	100 ns	(DP-20NA)
HM514266AP-12	120 ns	(D1-20111)
HM514266AJP-6	60 ns	
HM514266AJP-7	70 ns	300 mil 20-pin
HM514266AJP-8	80 ns	Plastic SOJ
HM514266AJP-10	100 ns	(CP-20D)
HM514266AJP-12	120 ns	
HM514266AZP-6	60 ns	
HM514266AZP-7	70 ns	400 mil 20-pin
HM514266AZP-8	80 ns	Plastic ZIP
HM514266AZP-10	100 ns	(ZP-20)
HM514266AZP-12	120 ns	





#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
$W_1/IO_1-W_1/IO_4$	Write Select/ Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write Per Bit/Write Enable
ŌĒ	Output Enable
V <sub>CC</sub>	Power Supply ( + 5.0V)
V <sub>SS</sub>	Ground


#### ■ PIN OUT







#### **■ BLOCK DIAGRAM**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Para	meter	Symbol	Min	Тур	Max	Unit	Note
Cumulu Valtaga		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Volt	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	(I/O Pin)	$v_{IL}$	<b>—</b> 1.0	_	0.8	v	1
Voltage	(Others) V <sub>IL</sub>		- 2.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)

Parameter	C1	51426	66A-6	51426	66A-7	51426	66A-8	51426	6A-10	51426	6A-12	Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>		90		80	_	66	_	55	_	47	mA	t <sub>RC</sub> = Min	1, 2
Standby Current	T	_	2	_	2		2	_	2	_	2	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standoy Current	$I_{CC2}$		1	1	1		1	_	1	_	1	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	90	_	80		66	-	55	_	47	mA	t <sub>RC</sub> = Min	2
Standby Current	$I_{CC5}$		5		5	_	5	_	5	_	5	mA	$\begin{array}{l} \overline{RAS} = V_{IH}, \\ \overline{CAS} = V_{IL} \\ D_{out} = Enable \end{array}$	1
CAS Before RAS Refresh Current	$I_{CC6}$	_	80	_	70	_	66	_	55	_	47	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	80	_	70	_	55	_	55	_	47	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{\rm CC}$	2.4	$v_{cc}$	2.4	$v_{\rm CC}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>12</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\widehat{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm10\%$ ,  $V_{SS}=0$ V)<sup>1, 14</sup> Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	C	51426	66A-6	51420	66A-7	5142	66A-8	51426	6A-10	51426	6A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160	_	190	_	220		ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50	_	70	_	80	-	90	_	ns	
RAS Pulse Width	tRAS	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	-	0		0		0	_	0		ns	
Row Address Hold Time	tRAH	10		10	_	12	_	15	-	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15	_	20	-	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	8
$\overline{RAS}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	trsh	20	_	20	-	25		25	_	30		ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	120		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		10	_	10		ns	
OE to Din Delay Time	toDD	20	_	20	_	20		25	_	30	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0		0		0	_	0	_	ns	
CAS Delay Time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	8	_	8	_	8		8	_	8	ms	

## **Read Cycle**

D	S1	51426	66A-6	51420	66A-7	51426	66A-8	51426	6A-10	51426	6A-12	Unit	Note
Parameter	Symbol	Min	Max	Unit	Note								
Access Time from RAS	tRAC	_	60	_	70	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40		45		55	ns	3, 5
Access Time from $\overline{OE}$	toac	_	20		20	_	25		25	_	30	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	-	0		0		0		ns	
Read Command Hold Time to CAS	tRCH	0		0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t <sub>RRH</sub>	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	20	_	35	_	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	_	20	_	20	_	20	_	25	_	30	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t <sub>OFF2</sub>	_	20	_	20	_	20	_	25	_	30	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	20	_	20	_	20	_	25	_	30	_	ns	

#### **Write Cycle**

Parameter	S1	51420	66A-6	5142	66A-7	51420	66A-8	51426	6A-10	51426	6A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0		0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	20	_	20	_	25	_	ns	
Write Command Pulse Width	twp	10	_	10	_	15	-	15	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	20	I –	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	tCWL	20		20	_	25	_	25	_	30		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20	_	20	_	25	_	ns	11

# Read-Modify-Write Cycle

Parameter	S1	51426	66A-6	5142	66A-7	51420	66A-8	51426	6A-10	51426	6A-12	T Y 14	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Write Cycle Time	tRWC	170		180		220	_	255	_	295	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	85		95	_	110	_	135	_	160		ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	55	_	60	_	70	_	80	_	95	_	ns	10
OE Hold Time from WE	tOEH	20	_	20		25	_	25	_	30		ns	

## **Refresh Cycle**

Parameter	Crombal	51420	66A-6	51420	66A-7	5142	66 <b>A-</b> 8	51426	6 <b>A-</b> 10	51426	6A-12	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	15	_	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10		10	_	10	_	10	_	10	_	ns	

## **Fast Page Mode Cycle**

Paramatan	S1	5142	66A-6	5142	66A-7	5142	66A-8	51426	6A-10	51426	6A-12	T Tools	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	_	50	_	60	ns	13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50	_	60	_	ns	
Fast Page Mode Read-Write Cycle Time	t <sub>PCM</sub>	95	_	100	_	110	_	115	_	135	_	ns	

#### Write Per Bit(15, 16)


Parameter	Complete 1	51420	66A-6	51420	66A-7	51420	66A-8	51426	6A-10	51426	6A-12	Unit	Note
Parameter	Symbol	Min	Max	Unit	Note								
Write per Bit Setup Time	t <sub>WBS</sub>	0	_	0	_	0	_	0		0	_	ns	
Write per Bit Hold Time	t <sub>WBH</sub>	10	_	10	_	12	_	15	_	15		ns	
Write per Bit Selection Setup time	twDs	0	_	0	_	0	_	0	_	0	_	ns	
Write per Bit Selection Hold Time	t <sub>WDH</sub>	10	_	10		12	_	15		15		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toper (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
  - 7. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to CAS leading edge in early write cycles and to WB/WE leading edge in delayed write or read-modify-write cycles.
  - 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$  clock such as  $\overline{RAS}$  only refresh). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$ before RAS refresh cycles are required.
  - 15. When using the write-per-bit capability, WB/WE must be low as RAS falls.
  - 16. The data bits to which the write operation is applied can be specified by keeping Wi/IOi high with setup and hold time referenced to the RAS negative transition.




#### **■ TIMING WAVEFORMS**


#### • Read Cycle




## • Early Write Cycle




## • Delayed Write Cycle




## • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




#### • Fast Page Mode Read Cycle



#### • Fast Page Mode Early Write Cycle



## • Fast Page Mode Read-Modify-Write Cycle



# HM511000A Series - HM511000AL Series

1048576-Word x 1-Bit CMOS Dynamic RAM

#### **■ DESCRIPTION**

The Hitachi HM511000A/AL series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511000A/AL has realized higher density, higher performance and various functions by employing 1.3  $\mu$ m CMOS process technology and some new CMOS circuit design technologies.

The HM511000A/AL offers Fast Page Mode as a high speed access mode.


Multiplexed address input permits the HM511000A/AL to be packaged in standard 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.


#### **■ FEATURES**

— · — · · · · · · · · · · · · · · · · ·
High Speed
Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
Low Power Dissipation
Active Mode495 mW/440 mW/385 mW/330 mW/275 mW (max)
Standby Mode11 mW (max)
Single 5V Supply (±10%)
Fast Page Mode Capability
• 512 Refresh Cycles(8 ms)
2 Variations of Refresh
RAS Only Refresh

#### **■ PIN OUT**

CAS Before RAS Refresh





#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Input
TF1	Test Function
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground


Note: 1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than  $V_{CC} + 0.5V$ .

#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM511000AP-6 HM511000AP-7 HM511000AP-8 HM511000AP-10 HM511000AP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511000AJP-6 HM511000AJP-7 HM511000AJP-8 HM511000AJP-10 HM511000AJP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM511000AZP-6 HM511000AZP-7 HM511000AZP-8 HM511000AZP-10 HM511000AZP-12	60 ns 70 ns 80 ns 100 ns 120 ns	400 mil 20-pin Plastic ZIP (ZP-20)

Part No.	Access Time	Package
HM511000ALP-6	60 ns	
HM511000ALP-7	70 ns	300 mil 18-pin
HM511000ALP-8	80 ns	Plastic DIP
HM511000ALP-10	100 ns	(DP-18C)
HM511000ALP-12	120 ns	, , ,
HM511000ALJP-6	60 ns	
HM511000ALJP-7	70 ns	300 mil 20-pin
HM511000ALJP-8	80 ns	Plastic SOJ
HM511000ALJP-10	100 ns	(CP-20D)
HM511000ALJP-12	120 ns	
HM511000ALZP-6	60 ns	
HM511000ALZP-7	70 ns	400 mil 20-pin
HM511000ALZP-8	80 ns	Plastic ZIP
HM511000ALZP-10	100 ns	(ZP-20)
HM511000ALZP-12	120 ns	' '

#### **■ BLOCK DIAGRAM**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0 to $+7.0$	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to $+7.0$	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V
Input Low Voltage	V <sub>IL</sub>	- 2.0		0.8	v

Note: All voltages referenced to  $V_{SS}$ .

# $\bullet$ DC Electrical Characteristics (VCC $=\,5V\,\pm10\%,\,V_{\mbox{SS}}\,=\,0\mbox{V},\,T_{\mbox{A}}\,=\,0$ to $\,+70^{o}\mbox{C})$

Parameter	Symbol		1000A L-6		1000A L-7	HM5	11000 A-8		11000 -10		11000 -12	Unit	Test Conditions	Note
		Min	Max											
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	_	60		50	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling, $t_{RC} = Min$	1, 2
			2	_	2		2		2	_	2	mA		
Standby Current	I <sub>CC2</sub>	_	1	_	1	_	1		1		1	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \\ \geq V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
			300	_	300		300	_	300	_	300	μА	CMOS Interface L-Version	
Refresh Current	$I_{CC3}$	_	90	_	80	_	60	_	50		45	mA	$\overline{RAS}$ Only Refresh, $t_{RC} = Min$	2
Battery Back Up Current (Only for L-Version)	I <sub>CC4</sub>	_	300		300	_	300		300		300	μΑ	$\frac{t_{RC}}{CAS} = 125  \mu s,$ $\frac{L}{CAS} = 12$	4
Standby Current	I <sub>CC5</sub>	_	5		5	_	5		5		5	mA	$\begin{array}{l} \overline{RAS} = V_{IH}, \\ \overline{CAS} = V_{IL}, \\ D_{out} = Enable \end{array}$	1
Refresh Current	I <sub>CC6</sub>	_	80		70	_	60		50		40	mA	$\overline{CAS} \text{ Before } \overline{RAS}$ $Refresh$ $t_{RC} = Min$	
Fast Page Mode Current	I <sub>CC7</sub>		80		70	_	50	_	50		40	mA		1, 3

## • DC Electrical Characteristics (V $_{CC}=5V~\pm10\%,~V_{SS}=0V,~T_{A}=0~to~+70^{\circ}C)$ (continued)

Parameter	Symbol		1000A L-6		HM511000A /AL-7		11000 L-8		11000 -10		11000 -12	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max					
Input Leakage	$I_{L1}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$V_{\rm in} = 0 \text{ to } + 7V$	
Output Leakage	I <sub>L0</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$V_{\text{out}} = 0 \text{ to } + 7V,$ $D_{\text{out}} = D \text{ isable}$	
Output	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$I_{out} = -5 \text{mA}$	
Levels	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \mathrm{mA}$	

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once while  $\overline{CAS} = V_{IH}$ .
- 4.  $t_{RAS} = t_{RAS}$  (min) to 1  $\mu s$ Input voltage: All pins:  $V_{IH} \ge V_{CC} - 0.2V$  or  $V_{IL} \le 0.2V$ .

## • Capacitance ( $V_{CC} = 5V \pm 10\%$ , $T_A = 25$ °C)

Para	ameter	Symbol	Тур	Max	Unit	Note
Innut Conscitones	Address, Data Input	C <sub>I1</sub>	_	5	pF	1
Input Capacitance	Clocks	C <sub>I2</sub>	_	7	pF	1
Output Capacitance	Data Output	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{SS} = 0$ V,  $V_{CC} = 5$ V  $\pm 10\%$ )

## **Test Conditions**

Input rise and fall times: 5 ns

Input timing reference levels: 0.8V, 2.4V (Including scope and jig)

Output load: 2 TTL Gate + C<sub>L</sub> (100 pF)

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		1000A L-6	HM51 /A	1000A L-7		1000A L-8		1000A L-10	HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160	_	190	_	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50		70	_	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15		15	_	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	20	_	20	_	25	_	25	_	30		ns	
CAS Hold Time	t <sub>CSH</sub>	60		70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		8	_	8	_	8		8	_	8	ms	
Refresh Period (Only for L-Version)	tREF	_	64	_	64		64		64	_	64	ms	

# **Read Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80		100		120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>		20	_	20	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30		35	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	10	_	10	_	ns	10
Column Address to RAS Lead Time	t <sub>RAL</sub>	30		35	_	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	toff		20	_	20	_	20	_	25		30	ns	6

## **Write Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0	_	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	15	_	15	_	20	_	20		25	_	ns	
Write Command Pulse Width	twp	10	_	10		15	_	15		20		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25	_	25	_	30		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	25	_	30		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0		0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15		20		20		25	_	ns	11

# Read-Modify-Write Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
	•	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	tRWC	145	_	155	_	190	_	220	_	255	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	60	_	70	_	80	_	100		120		ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	20	_	20		25	_	25		30	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	30	_	35		40	_	45	_	55		ns	10

## **Refresh Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10		10	_	10	_	10	_	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	15	_	15	_	20		20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10		10		0	_	0		ns	

#### **Fast Page Mode Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	]	
Fast Page Mode Cycle Time	t <sub>PC</sub>	45		50	_	55	_	55	_	65	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50	_	60	_	ns	

#### Fast Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read- Modify-Write Cycle Time	t <sub>PCM</sub>	70	_	75	_	85	_	85	_	100	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max), and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. Transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-write cycles.
  - 12. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If internal refresh counter is used, eight or more CAS before RAS refresh cycles are required.
  - 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycle.
  - 14. Access time is determined by the longer of tAA, tCAC or tACP.




## **■ TIMING WAVEFORMS**


## • Read Cycle




# • Early Write Cycle




#### • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Fast Page Mode Read Cycle





#### • Fast Page Mode Write Cycle





# • Fast Page Mode Read Modify Write Cycle





















0115-14

















0115-15



# HM511001A Series

### 1,048,576-Word x 1-Bit CMOS Dynamic RAM

### **■ DESCRIPTION**

The Hitachi HM511001A series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511001A has realized higher density, higher performance and various functions by employing 1.3  $\mu$ m CMOS process technology and some new CMOS circuit design technologies.


The HM511001A offers Nibble Mode as a high speed access mode.


Multiplexed address input permits the HM511001A to be packaged in standard, 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.


#### **■ FEATURES**


· · · · · · · · · · · · · · ·
High Speed
Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
Low Power
Active
Standby11 mW
• Single 5V Supply (±10%)
Nibble Mode Capability
• 512 Refresh Cycles(8 ms)
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
m bill all

## **■ PIN OUT**









## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
A9	Nibble Address Input
D <sub>in</sub>	Data Input
D <sub>out</sub>	Data Output
RAS	Row Address Strobe
CAS	Row Address Input
WE	Read/Write Input
TF*1	Test Function
$v_{cc}$	Power ( + 5V)
$v_{ss}$	Ground


Note: \*1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than  $V_{\rm CC}$  + 0.5V.

### **M** ORDERING INFORMATION

Part No.	Access Time	Package
HM511001AP-6 HM511001AP-7 HM511001AP-8 HM511001AP-10 HM511001AP-12	60 ns 70 ns 80 ns 100 ns 120 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511001AJP-6 HM511001AJP-7 HM511001AJP-8 HM511001AJP-10	60 ns 70 ns 80 ns 100 ns	300 mil 20-pin Plastic SOJ (CP-20D)

Part No.	Access Time	Package
HM511001AZP-6 HM511001AZP-7 HM511001AZP-8 HM511001AZP-10 HM511001AZP-12	60 ns 70 ns 80 ns 100 ns	400 mil 20-pin Plastic DIP (ZP-20)

### **■ BLOCK DIAGRAM**



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{T}$	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply	v <sub>cc</sub>	4.5	5.0	5.5	V
Input High Voltage	v <sub>IH</sub>	2.4		6.5	V
Input Low Voltage	$v_{IL}$	- 2.0	_	0.8	V

Note: 1. All voltages referenced to VSS.

• DC Characteristics ( $V_{CC}=5V\pm10\%,\,V_{SS}=0V,\,T_A=0$  to  $+70^{\circ}C$ )

						HM51	1001A							
Parameter	Symbol	-(	ó		7	-2	8	-1	0	-1	2	Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	_	60		50	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling, $t_{RC} = Min$	1, 2
Standby			2	_	2	_	2		2	_	2			
Current	I <sub>CC2</sub>	_	1	_	1	_	1	_	1	_	1	mA	$\begin{array}{ c c } \hline RAS, \overline{CAS} \geq & CMOS \\ V_{CC} - 0.2V & Interface \\ D_{out} = High-Z & \end{array}$	
Refresh Current	$I_{CC3}$	_	90	_	80	_	70	_	60	_	50	mA	$\overline{RAS}$ Only Refresh, $t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	_	5		5	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL},$ $D_{out} = Enable$	1
Refresh Current	I <sub>CC6</sub>	_	80	_	70	_	60	_	50	_	40	mA	$\overline{\text{CAS}}$ Before RAS Refresh, $t_{\text{RC}} = \text{Min}$	
Nibble Mode Current	I <sub>CC8</sub>	_	70		70	_	50	_	50	_	40	mA	$\overline{RAS} = V_{IL},$ $\overline{CAS} \text{ Cycling,}$ $t_{NC} = \text{Min}$	1, 3
Input Leakage	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	<b>– 10</b>	10	μΑ	$V_{IN} = 0 \text{ to } + 7V$	
Output Leakage	$I_{LO}$	- 10	10	- 10	10	- 10	10	<b>– 10</b>	10	- 10	10	μΑ	$V_{\text{in}} = 0 \text{ to } + 7V$ $D_{\text{out}} = \text{Disabled}$	
Output	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{\rm CC}$	V	$I_{out} = -5 \text{mA}$	
Levels	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

## $\bullet$ Capacitance (V<sub>CC</sub> = 5V $\pm$ 10%, T<sub>A</sub> = 25°C)

Para	meter	Symbol	Тур	Max	Unit	Note
Input Capacitance	Address, Data Input	C <sub>I1</sub>	_	5	pF	1
input Supusitance	Clocks	C <sub>I2</sub>	_	7	pF	1
Output Capacitance	Data Output	Co		7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method. 
2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%$ , V\_SS = 0V)1,  $^{10}$ 

### **Test Conditions**

## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

			HM511001A										
Parameter	Symbol		-6		-7		-8		-10		-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160		190	_	220		ns	
RAS Precharge Time	tRP	50		50	_	70	_	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0		0	_	0		0	_	ns	
Row Address Hold Time	tRAH	10	_	10		12	_	15	_	15		ns	
Column Address Setup Time	tASC	0		0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20		20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	7
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	11
RAS Hold Time	tRSH	20	_	20		25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60		70	_	80	T —	100	_	120		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	6
Refresh Period	tREF	_	8	_	8	_	8	_	8		8	ms	

## **Read Cycle**

						HM51	1001A						
Parameter	Symbol		-6		-7		-8		-10		-12		Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	)	
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45	_	55	ns	3, 4
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0		0	_	ns	
Read Command Hold Time Referenced to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to RAS	trrh	10		10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	30	_	35	_	40		45	_	55		ns	
Output Buffer Turn-off Delay	t <sub>OFF</sub>		20	_	20	_	20	_	25	_	30	ns	5

## **Write Cycle**

						HM51	1001A						
Parameter	Symbol	-6		-7		-8		-10		-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0	_	0		0	_	0		ns	8
Write Command Hold Time	twch	15	_	15	_	20	_	20	_	25	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10	_	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	20	_	25	_	25	_	30		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	25	_	30	_	ns	
Data-in Setup Time	$t_{DS}$	0	_	0		0	_	0	_	0	_	ns	9
Data-in Hold Time	t <sub>DH</sub>	15		15		20		20	_	25		ns	9

## Read-Modify-Write Cycle

	Symbol		HM511001A										
Parameter		-6		-7		-8		-10		-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	tRWC	145	_	155		190	_	210	_	245		ns	
RAS to WE Delay Time	tRWD	60	_	70		80	_	90	-	110	_	ns	8
CAS to WE Delay Time	tCWD	20	_	20	_	25	_	25	_	30	_	ns	8
Column Address to WE Delay Time	t <sub>AWD</sub>	30	_	35	_	40	_	45	_	55	_	ns	8

## Refresh Cycle

			HM511001A										
Parameter	Symbol	-6		-7			-8	-	10	-	12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	15	_	15		20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	10	_	ns	

# Nibble Mode Cycle

			HM511001A										
Parameter	Symbol	-6		-7		-8		-10		-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Nibble Mode Access Time	t <sub>NAC</sub>		20	_	20		25	_	25	_	30	ns	
Nibble Mode Cycle Time	t <sub>NC</sub>	40	_	40	_	45	_	45	_	50	_	ns	
Nibble Mode CAS Precharge Time	t <sub>NCP</sub>	10	_	10	_	10	_	10	_	10	_	ns	
Nibble Mode CAS Pulse Width	t <sub>NCA</sub>	20	_	20	_	25	_	25	_	30	_	ns	
Nibble Mode RAS Hold Time	t <sub>NRSH</sub>	20	_	20	_	25	_	25	_	30	_	ns	

#### Nibble Mode Read-Modify-Write Cycle


			HM511001A										
Parameter	Symbol	-6		-7		-8		-10		-	12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Nibble Mode Read-Modify- Write Cycle Time	t <sub>NRWC</sub>	65	_	65	_	65	_	65	_	75	_	ns	
Nibble Mode Write Command CAS Lead Time	t <sub>NCWL</sub>	20	_	20	_	20		20	_	25	_	ns	
Nibble Mode CAS to WE Delay Time	t <sub>NCWD</sub>	20	_	20	_	20	_	20	_	25	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. Transition times are measured between V<sub>IH</sub> and V<sub>II</sub>.
- 7. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 8.  $t_{WCS}$  and  $t_{CWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{AWD} \ge t_{AWD}$  (min), the cycle is a readwrite and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-write cycles.
- 10. An initial pause of 100 µs is required after power-up followed by eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If internal refresh counter is used, eight or more CAS before RAS refresh cycles are required.
- 11. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .

## **■ TIMING WAVEFORMS**


## • Read Cycle




## • Early Write Cycle




## • Delayed Write Cycle




## • Read-Modify-Write Cycle




## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




### • Nibble Mode Read Cycle





## • Nibble Mode Write Cycle





## • Nibble Mode Read-Modify-Write Cycle





















0116-14









0116-15

# HM511002A Series

### 1,048,576-word x 1-bit CMOS Dynamic RAM

### **■ DESCRIPTION**


The Hitachi HM511002A Series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511002A has realized higher density, higher performance and various functions by employing 1.3 µm CMOS process technology and some new CMOS circuit design technologies. The HM511002A offers Static Column Mode as a high speed access mode.


Multiplexed address input permits the HM511002A to be packaged in standard 18-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.


#### **■ FEATURES**


	.60 ns/70 ns/80 ns/100 ns/120 ns (max)
	11 mW mW/440 mW/385 mW/330 mW/275 mW
<ul> <li>Single 5V Supply (±10%)</li> <li>Static Column Mode Capability</li> </ul>	
512 Refresh Cycles	(8 ms)
CAS Delote HAS Hellesti	

### PIN OUT









### **PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
D <sub>in</sub>	Data Input
D <sub>out</sub>	Data Output
RAS	Row Address Strobe
CS	Chip Select
WE	Write Enable
v <sub>cc</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
TF*1	Test Function


Note: \*1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V<sub>CC</sub> + 0.5V.

### ORDERING INFORMATION

Part No.	Access Time	Package
HM511002AP-6	60 ns	
HM511002AP-7	70 ns	300 mil 18-pin
HM511002AP-8	80 ns	Plastic DIP
HM511002AP-10	100 ns	(DP-18C)
HM511002AP-12	120 ns	
HM511002AJP-6	60 ns	
HM511002AJP-7	70 ns	300 mil 20-pin
HM511002AJP-8	80 ns	Plastic SOJ
HM511002AJP-10	100 ns	(CP-20D)
HM511002AJP-12	120 ns	

Part No.	Access Time	Package
HM511002AZP-6	60 ns	
HM511002AZP-7	70 ns	400 mil 20-pin
HM511002AZP-8	80 ns	Plastic ZIP
HM511002AZP-10	100 ns	(ZP-20)
HM511002AZP-12	120 ns	

### **■ BLOCK DIAGRAM**



### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

## ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V	
Input Low Voltage	$v_{IL}$	- 2.0	_	0.8	v	

Note: 1. All voltages referenced to VSS.

## • DC Electrical Characteristics ( $V_{CC}=5V\pm10\%,\,V_{SS}=0V,\,T_A=0$ to $+70^{\circ}C$ )

Parameter	Symbol		1002A 6	HM51	1002A 7	HM51		HM51 -1		HM51	1002A 2	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	_	60	_	50	mA	$\overline{RAS}$ , $\overline{CS}$ Cycling $t_{RC} = Min$	1, 2
Standby	T	_	2	_	2	_	2	_	2	_	2	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CS}} = V_{\text{IH}} \\ D_{\text{out}} = \text{High-Z} \end{array}$	
Current	I <sub>CC2</sub>	_	1	_	1	_	1	_	1	_	1	inA.	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CS}} \geq V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
Refresh Current	$I_{CC3}$	_	90	_	80	_	60	_	50	_	45	mA	$\overline{RAS}$ Only Refresh $t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	_	5	_	5	mA	$\overline{RAS} = V_{IH}, \overline{CS} = V_{IL},$ $D_{out} = Enable$	1
Refresh Current	I <sub>CC6</sub>	_	80	_	70	_	60	_	50	_	40	mA	$\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh, $t_{\text{RC}} = \text{Min}$	
Static Column Mode Current	I <sub>CC9</sub>		80	_	70	_	60	_	50	_	40	mA	t <sub>SC</sub> = Min	3
Input Leakage	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$V_{IN} = 0 \text{ to } + 7V$	
Output Leakage	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μА	$V_{\text{out}} = 0 \text{ to } + 7V,$ $D_{\text{out}} = \text{Disable}$	
Output	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{out} = -5 \text{mA}$	
Levels	VOL	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CS} = V_{IH}$ .

### • Capacitance ( $V_{CC} = 5V \pm 10\% T_A = 25$ °C)

Para	meter	Symbol	Тур	Max	Unit	Note
It Cit	Address, Data Input	C <sub>I1</sub>	_	5	pF	1
Input Capacitance	Clocks	C <sub>I2</sub>	_	7	pF	1
Output Capacitance	Data Output	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T<sub>A</sub> = 0 to  $\pm$ 70°C, V<sub>CC</sub> = 5V  $\pm$ 10%, V<sub>SS</sub> = 0V)1, 17

### **Test Conditions**

Input Rise and Fall Times

5 ns

Input Timing Reference Levels

0.8V, 2.4V

Output Load

2 TTL Gates + C<sub>L</sub> (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycle (Common Parameters)

D	G1. 1	HM511	002A-6	HM511	002A-7	HM511	.002A-8	HM511	002A-10	HM511	002A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160	_	190		220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50	_	70	_	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CS Pulse Width	t <sub>SP</sub>	20	10000	20	10000	25	10000	30	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15	_	15	_	ns	
Column Address Setup Time	t <sub>ASW</sub>	0	_	0	_	0	_	0	_	0		ns	
Column Address Hold Time	t <sub>AHW</sub>	15	_	15	_	20	_	25	_	25	_	ns	
RAS to CS Delay Time	t <sub>RCD</sub>	20	40	20	50	22	55	25	70	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	50	20	65	ns	9
RAS Hold Time	t <sub>RSL</sub>	20	_	20	_	25	_	30	_	30	_	ns	
CS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	120	_	ns	
CS to RAS Pre-charge Time	t <sub>SRS</sub>	10	_	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>r</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		8	_	8	_	8		8		8	ms	

### **Read Cycle**

D (	6 1 1	HM511	002A-6	HM511	002A-7	HM511	1002A-8	HM511	002A-10	HM5110	002A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80		100	_	120	ns	2, 3
Access Time from CS	t <sub>ACS</sub>	_	20	_	20	_	25	_	30	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	-	40	_	50	_	55	ns	3, 5, 14
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0		0	_	ns	
Read Command Hold Time to CS	tRCH	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	30		35	_	40		50		55	_	ns	

## HM511002A Series

## Read Cycle (continued)

D	C11	HM511	002A-6	HM511	002A-7	HM51	1002A-8	HM511	002A-10	HM5110	002A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
RAS to Column Address Hold Time	t <sub>AHR</sub>	15	_	15	_	15	_	15	_	15	_	ns	16
Output Hold Time from Address	t <sub>AOH</sub>	5	_	5	_	5	_	5	_	5	_	ns	
Output Buffer Turn-off Time	toff		20	_	20	_	20	_	25	_	30	ns	6
Column Address Hold Time to RAS on Read	t <sub>AR</sub>	60	_	70		80		100	_	120	_	ns	

## Write Cycle

D .		HM511	.002A-6	HM511	002A-7	HM511	002A-8	HM511	002A-10	HM511	002A-12	TT '-	NT.
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	t <sub>WCS</sub>	0	_	0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	20		25		25		ns	
Write Command Hold Time to RS	twcr	55		65		75	_	95		115	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10	_	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25	_	25	_	30	_	ns	
Write Command to CS Lead Time	t <sub>CWL</sub>	20	_	20		25	_	25	_	30	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	. —	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20	_	25	_	25		ns	11
Data-in Hold Time to RAS	t <sub>DHR</sub>	55	_	65	_	75	_	95	_	115	_	ns	
Column Address Hold Time to RAS or Write	t <sub>AWR</sub>	55	_	65	_	75		95		115	_	ns	

## Read-Modify-Write Cycle

D	G11	HM511	002A-6	HM511	002A-7	HM511	002A-8	HM511	002 <b>A</b> -10	HM511	002A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ont	Note
Read-Write Cycle Time	t <sub>RWC</sub>	145	_	155	_	190		220	_	255	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	60	_	70	_	80	_	100	_	120		ns	10
CS to WE Delay Time	t <sub>CWD</sub>	20	_	20	_	25	_	30	_	30		ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	30	_	35	_	40		50		55		ns	10
Output Hold Time from WE	twoH	0	_	0	_	0		0		0		ns	

## Refresh Cycle

Parameter	Symbol HM51	HM511	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CS Setup Time (CS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	ns	
CS Hold Time (CS Before RAS Refresh)	t <sub>CHR</sub>	15	_	15	_	20	_	20	_	25	_	ns	
RAS Precharge to CS Hold Time	t <sub>ZRH</sub>	10	_	10	_	10	_	10	_	10	_	ns	

## **SC Mode Cycle**

Domomoton	Symbol	HM511002A-6		HM51	HM511002A-7		HM511002A-8		002A-10	HM511002A-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Omt	Note
SC Mode Cycle Time	t <sub>SC</sub>	35	_	40		45	_	55	_	60	_	ns	
SC Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	ns	
RAS to Second WE Delay Time	tRSWD	70	_	80		90	_	110	_	135		ns	
SC Mode CS Precharge Time	t <sub>SI</sub>	10	_	10	_	10	_	10	_	15	_	ns	
Write Invalid Time	twi	10		10	_	10	_	10	_	15	_	ns	

## SC Mode Read-Modify-Write and Mixed Cycle


D	Same had	HM511	1002A-6	HM511	1002A-7	HM511	002A-8	HM511	002A-10	HM511	002A-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Note
SC Mode Cycle Time on Read-Write	t <sub>SRW</sub>	70	_	80	_	90	_	105	_	120		ns	12
Access Time from Previous WE	t <sub>ALW</sub>	_	65	_	75	_	85	_	100		115	ns	3, 13
Previous WE to Column Address Delay Time	tLWAD	20	35	20	40	25	45	25	50	30	60	ns	15
Column Address Hold Time to Previous WE	tAHLW	65	_	75	_	85	_	100		115		ns	
Output Enable Time from WE	tow	_	25	_	25	_	30	_	30	_	35	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>ACS</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-write cycles.
- 12.  $t_{SRW}$  (min) =  $t_{AWD}$  (min) +  $t_{LWAD}$  (max) +  $t_{T}$ .
- Assumes that t<sub>LWAD</sub> ≤ t<sub>LWAD</sub> (max). If t<sub>LWAD</sub> is greater than the maximum recommended value shown in this table, t<sub>ALW</sub> exceeds the value shown.
- 14. Assumes that  $t_{LWAD} \ge t_{LWAD}$  (max).
- 15. Operation with the t<sub>LWAD</sub> (max) limit insures that t<sub>ALW</sub> (max) can be met, t<sub>LWAD</sub> (max) is specified as a reference point only; if t<sub>LWAD</sub> is greater than the specified t<sub>LWAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 16. t<sub>AHR</sub> is defined as the time at which the column address hold.
- 17. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If internal refresh counter is used, eight or more CAS before RAS refresh cycles are required.

### **TIMING WAVEFORMS**


#### Read Cycle




## • Early Write Cycle




## • Read-Modify-Write Cycle




## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Static Column Mode Read Cycle




## • Static Column Mode Write Cycle (1)




## • Static Column Mode Write Cycle (2)





### • Static Column Mode Read-Modify-Write Cycle





### • Static Column Mode Mixed Cycle





















0117-15

















0117-16

### 65,536-Word x 16-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM511664 are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511664 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM511664 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511664 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Access Time ................................80 ns/100 ns (max)

Low Power Dissipation

- Fast Page Mode Capability
- Byte Write Capability
- 256 Refresh Cycles ......(4 ms)
- 3 Variations of Refresh

RAS Only Refresh

CAS Before RAS Refresh


Hidden Refresh

### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM511664JP-8 HM511664JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511664ZP-8 HM511664ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)


### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Input Refresh Address Input
I/O <sub>1</sub> -I/O <sub>16</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
<del>UW</del>	Read/Upper Byte Write Enable
LW	Read/Lower Byte Write Enable
ŌĒ	Output Enable
$v_{CC}$	Power ( + 5V)
$V_{SS}$	Ground
NC	No Connection



#### ■ PIN OUT





### TRUTH TABLE

		Inputs			I	/0	Operation
RAS	CAS	ĪW	ŪW	ŌĒ	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Орогинон
Н	Н	Н	Н	Н	High-Z	High-Z	Standby
L	Н	H	н	н	High-Z	High-Z	Refresh
L	L	н	н	L	$D_{out}$	D <sub>out</sub>	Read
L	L	L	н	Н	D <sub>in</sub>	Don't Care	Lower Byte Write
L	L	Н	L	H	Don't Care	$D_{in}$	Upper Byte Write
L	L	L	L	н	$\mathbf{D_{in}}$	D <sub>in</sub>	Word Write
L	L	L	L	н	High-Z	High-Z	

### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	$V_{T}$	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

## ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parar	neter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	Unit V V V V V V	
Supply voltage		$v_{cc}$	4.5	5.0	5.5	V	1
Input High Volta	ige	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	(I/Oi Pin)	$v_{IL}$	- 0.5	_	0.8	v	1, 2
Voltage	(Others)	$v_{IL}$	- 1.0	_	0.8	v	1, 2

Notes: 1. All voltage referenced to V<sub>SS</sub>.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Cumbal	HM51	1664-8	HM511	664-10	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	TBD			mA	RAS, CAS Cycling  t <sub>RC</sub> = Min	1, 2	
Standby Current	I = ==		2	2		mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CAS}} = V_{\text{IH}}, \\ D_{\text{out}} = \text{High-Z} \end{array}$	
Standoy Current	Current I <sub>CC2</sub>			1		mA	$\frac{\text{CMOS Interface }\overline{\text{RAS}},}{\overline{\text{CAS}}} \ge V_{\text{CC}} - 0.2V,}\\ D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$	TBD				mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>		TI	BD		mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		TI	3D		mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	$I_{CC7}$		TI	BD.		mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	<b>—</b> 10	10	μΑ	$0V \le V_{\rm in} \le 6.5V$	
Output Leakage Current	I <sub>LO</sub>	- 10	-10     10     -10     10		μΑ	$0V \le V_{out} \le 5.5V,$ $D_{out} = Disable$		
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$V_{CC}$ V High $I_{out} = -2.5 \text{ mA}$		High $I_{out} = -2.5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0 0.4 0 0.4		v	$Low I_{out} = 2.1 mA$			

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

Address can be changed once or less while RAS = V<sub>IL</sub>.
 Address can be changed once or less while CAS = V<sub>IH</sub>.

## • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	CLO	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm10\%$ ,  $V_{SS}=0$ V)1, 14, 15, 16 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Count of	HM5	11664-8	HM51	1664-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	135	_	170	_	ns	
RAS Precharge Time	t <sub>RP</sub>	45		60	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	30	10000	40	10000	ns	
Row Address Setup Time	tASR	0		0	_	ns	
Row Address Hold Time	tRAH	10	_	10	_	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15		ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	45	ns	9
RAS Hold Time	trsh	30	_	40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	ns	
$\overline{\text{OE}}$ to $D_{\text{in}}$ Delay Time	todd	15		15	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	ns	
CAS Setup Time from Din	tDZC	0	_	0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	4		4	ms	

## **Read Cycle**

P	C11	HM51	1664-8	HM511664-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	80	_	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	tCAC	_	30	_	40	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>		45	_	55	ns	3, 5, 13
Access Time from $\overline{\mathrm{OE}}$	tOAC		30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	ns	
Read Command Hold Time to RAS	t <sub>RRH</sub>	0	_	0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	15	0	15	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	20	_	20	_	ns	
RAS Hold Time Referenced to OE	t <sub>ROH</sub>	10	_	10		ns	

## **Write Cycle**

Donomoton	Sumb al	HM51	11664-8	HM511664-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0		0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15		ns	
Write Command to RAS Lead Time	tRWL	20	_	20	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20		20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	ns	11

## **Read-Modify-Write Cycle**

Parameter	Ch1	HM511664-8		HM51	1664-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	] Unit	Note
Read-Modify-Write Cycle Time	tRWC	185	_	220	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	105	_	125		ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	55	_	65	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70	_	80	_	ns	10, 13
OE Hold Time from WE	toeh	15	_	15	_	ns	

## Refresh Cycle

Parameter	Symbol	HM511664-8		HM51	1664-10	Unit	Note
rajailietei	Symbol	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	<sup>t</sup> CHR	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10	_	ns	

## Fast Page Mode Cycle

Parameter	S11	HM5	511664-8	HM511664-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	-	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	45	_	55	ns	3, 13
$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	t <sub>RHCP</sub>	45	_	55	_	ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	70	_	80	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	100	_	110	_	ns	

### **Counter Test Cycle**


Parameter Symbol	Symbol	HM51	1664-8	HM51	1664-10	Unit	Note
	Min	Max	Min	Max	Oilit	Note	
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	40	_	ns	

## Byte Write Mode

Parameter	Sumbal	HM51	1664-8	HM511664-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Ullit	Note
Masked Write Setup Time	t <sub>MCS</sub>	0		0	_	ns	
Masked Write Hold Time Referenced to RAS	t <sub>MRH</sub>	0	_	0	_	ns	
Masked Write Hold Time Referenced to CAS	t <sub>MCH</sub>	0	_	0	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $(t_{RCD} t_{RAD}) \ge [t_{RCD}$  (max)  $t_{RAD}$  (max)].
- Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max) and (t<sub>RCD</sub> t<sub>RAD</sub>) ≤ [t<sub>RCD</sub> (max) t<sub>RAD</sub> (max)]. t<sub>RAC</sub>, t<sub>CAC</sub>, and t<sub>AA</sub> are determined as follows.




- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
- 16. When both \(\overline{LW}\) and \(\overline{UW}\) go low at the same time, all 16-bits data are written into the device. \(\overline{LW}\) and \(\overline{UW}\) cannot be staggered within the same write cycle.




### **■ TIMING WAVEFORMS**


## • Read Cycle




## • Early Write Cycle




## • Upper Byte Early Write Cycle




## • Lower Byte Early Write Cycle




# Delayed Write Cycle




# • Upper Byte Delayed Write Cycle




## • Lower Byte Delayed Write Cycle




# • Read-Modify-Write Cycle




## • Read Modify Upper Byte Write Cycle




# • Read Modify Lower Byte Write Cycle




# • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




## • Fast Page Mode Early Write Cycle




# • Fast Page Mode Upper Byte Early Write Cycle



## • Fast Page Mode Lower Byte Early Write Cycle




# • Fast Page Mode Delayed Write Cycle




147


## • Fast Page Mode Upper Byte Delayed Write Cycle




## • Fast Page Mode Lower Byte Delayed Write Cycle




## • Fast Page Mode Read-Modify-Write Cycle




# • Fast Page Mode Read-Modify-Upper-Byte-Write Cycle




## • Fast Page Mode Read-Modify-Lower-Byte-Write Cycle



# • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



#### 65,536-Word x 16-Bit Dynamic RAM

#### **■ DESCRIPTION**

The Hitachi HM511664/HM511664L are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511664/HM511664L have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM511664/HM511664L offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511664/ HM511664L to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

- Fast Page Mode Capability
- . Byte Write Capability
- 256 Refresh Cycles ......(4 ms)
- 3 Variations of Refresh
  RAS Only Refresh
  CAS Before RAS Refresh
- Hidden Refresh


  Battery Back-up Operation
  HM511664L Series (L-Version)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Input Refresh Address Input
I/O <sub>1</sub> -I/O <sub>16</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
ŪW	Read/Upper Byte Write Enable
LW	Read/Lower Byte Write Enable
ŌĒ	Output Enable
$V_{CC}^{1}$	Power ( + 5V)
$V_{SS}^2$	Ground
NC	No Connection


Notes: 1. This device has 3  $V_{CC}$  pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All  $V_{CC}$  pins must be connected with the same power-supply wiring on the memory board.

 This device has 3 V<sub>SS</sub> pins (SOJ: 21, 30, 40 pin/ ZIP: 10, 33, 40 pin). All V<sub>SS</sub> pins must be connected with the same ground wiring on the memory board.



#### PIN OUT


TT	5511//	ATD C	
HM	151166	4JP S	eries
V <sub>cc</sub> □	1	40	۷ <sub>ss</sub>
I/01	2	39	□I/016
I/02 [	3	38	□I/015
I/03 [	4	37	□I/014
I/04	5	36	DI/013
I/05 C	6	35	<b>□1/012</b>
I/06	7	34	□I/011
I/07	8	33	□I/O10
I/08	9	32	□I/09
NC C	10	31	⊐אכ
V <sub>cc</sub> □	11	30	□Vss
UWC	12	29	CAS
<u> </u>		28	DOE
RAS	14	27	□NC
A0 C	15	26	⊟ис
A1	16	25	□NC
A2 C	17	24	□A7
A3 □		23	□A6
A4 🗆		22	□A5
V <sub>cc</sub> □	20	21	□vss
			0145-1
	(Top	View)	



#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM511664JP-8 HM511664JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ
HM511664LJ-8 HM511664LJ-10	80 ns 100 ns	(CP-40D)
HM511664ZP-8 HM511664ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP
HM511664LZ-8 HM511664LZ-10	80 ns 100 ns	(ZP-40)

#### **■ BLOCK DIAGRAM**



#### TRUTH TABLE

Inputs					I	/0	Operation		
RAS	CAS	ĪW	ŪW	ŌĒ	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Орегинон		
Н	Н	Н	Н	Н	High-Z	High-Z	Standby		
L	Н	H	H	н	High-Z	High-Z	Refresh		
L	L	Н	Н	L	D <sub>out</sub>	D <sub>out</sub>	Read		
L	L	L	H	н	D <sub>in</sub>	Don't Care	Lower Byte Write		
L	L	Н	L	Н	Don't Care	D <sub>in</sub>	Upper Byte Write		
L	L	L	L	Н	$D_{in}$	Din	Word Write		
L	L	L	L	н	High-Z	High-Z	1		

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{\mathrm{T}}$	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Para	meter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	V	
		$v_{cc}$	4.5	5.0	5.5	V	1
Input High Volt	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	(I/Oi Pin)	$v_{IL}$	- 0.5	_	0.8	v	1, 2
Voltage	(Others)	$v_{IL}$	- 1.0	_	0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol		1664-8 1664L-8		1664-10 664L-10	Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	115	_	90	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Current	Ţ		,	2		mA	$\begin{array}{l} \underline{TTL} \; \underline{Interface} \\ \overline{RAS},  \overline{CAS} \; = \; V_{IH}, \\ D_{out} \; = \; High-Z \end{array}$	4
Standoy Current	I <sub>CC2</sub>			1		mA	CMOS Interface $\overline{RAS}$ , $\overline{CAS} \ge V_{CC} - 0.2V$ , $D_{out} = \text{High-Z}$	4
(L-Version) Standby Current	I <sub>CC2</sub>		200	_	200	μΑ	$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS}},\\ \underline{\overline{CAS}} &= V_{IH},\\ \overline{WE}, \overline{OE}, Address\ and\\ D_{in} &= V_{IH}\ or\ V_{IL}\\ D_{out} &= High-Z \end{array}$	5
RAS Only Refresh Current	I <sub>CC3</sub>	_	115	_	90	mA	$t_{RC} = Min$	2
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	115		90	mA	$t_{RC} = Min$	
Fast Page Mode Current	I <sub>CC7</sub>	_	100		85	mA	$t_{PC} = Min$	1, 3
(L-Version) Battery Back-up Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>	_	300	_	300	μΑ	$\begin{array}{l} t_{RC} = 125~\mu s \\ \frac{t_{RAS}}{VE} \leq 1~\mu s \\ \overline{VE} = V_{IH}, \overline{CAS} = V_{IL} \\ \overline{OE}, \ Address \ and D_{In} = V_{IH} \ or \ V_{IL} \\ D_{out} = \ High-Z \end{array}$	5
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 6.5V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 5.5V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -2.5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	v	$Low I_{out} = 2.1 mA$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- Address can be changed once or less while RAS = V<sub>IL</sub>.
   Address can be changed once or less while CAS = V<sub>IH</sub>.
- 4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.
- 5.  $V_{CC} 0.2V \le V_{IH} \le 6.5V$  and  $0V \le V_{IL} \le 0.2V$ .

# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C,  $V_{CC} = 5V \pm 10\%, \, V_{SS} = 0V)^{1, \ 14, \ 15, \ 16}$ 

#### **Test Conditions**

Input Rise and Fall Times:

Input Timing Reference Levels:

0.8V, 2.4V

1 TTL Gate + C<sub>L</sub> (50 pF)

Output Load:

(Including scope and jig)

## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		11664-8 1664L-8		1664-10 664L-10	Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	tRC	135	_	170	_	ns	
RAS Precharge Time	t <sub>RP</sub>	45	_	60	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	30	10000	40	10000	ns	
Row Address Setup Time	tASR	0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10		ns	
Column Address Setup Time	tASC	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	ns	8
RAS to Column Address Delay Time	tRAD	15	35	15	45	ns	9
RAS Hold Time	tRSH	30	_	40	_	ns	
CAS Hold Time	tCSH	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	ns	
OE to Din Delay Time	todd	15	_	15	_	ns	
OE Delay Time from Din	tDZO	0	_	0	_	ns	
CAS Setup Time from D <sub>in</sub>	tDZC	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	7
Refresh Period	tREF	_	4	_	4	ms	
Refresh Feriou	KEF		32		32	ms	L-Version

## **Read Cycle**

Parameter	Symbol		11664-8 1664L-8		1664-10 1664L-10	Unit	Note
		Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	_	80		100	ns	2, 3
Access Time from CAS	tCAC		30	_	40	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	45	_	55	ns	3, 5, 13
Access Time from $\overline{OE}$	t <sub>OAC</sub>	_	30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\rm OE}$	t <sub>OFF2</sub>	0	15	0	15	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	20	_	20	_	ns	
RAS Hold Time Referenced to OE	t <sub>ROH</sub>	10		10	_	ns	

## **Write Cycle**

Parameter	Symbol		11664-8 1664L-8		1664-10 664L-10	Unit	Note
	-	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0	_	ns	10
Write Command Hold Time	twcH	15		15		ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	20		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	ns	11

## **Read-Modify-Write Cycle**

Parameter	Symbol		11664-8 1664L-8		1664-10 664L-10	Unit	Note
	1	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	tRWC	185	_	220	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	105	_	125	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	55	_	65	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70		80	_	ns	10, 13
OE Hold Time from WE	toeh	15	_	15	_	ns	

# Refresh Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10		ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10	_	ns	

# Fast Page Mode Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		I
Fast Page Mode Cycle Time	t <sub>PC</sub>	55		65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50		60	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	45	_	55		ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	70	_	80	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	tPCM	100	_	110		ns	

# **Counter Test Cycle**


Parameter	Symbol		11664-8 1664L-8	HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	40	_	ns	

#### Byte Write Mode

Parameter	Symbol		11664-8 1664L-8	HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Masked Write Setup Time	t <sub>MCS</sub>	0	_	0	_	ns	
Masked Write Hold Time Referenced to RAS	t <sub>MRH</sub>	0	_	0	_	ns	
Masked Write Hold Time Referenced to CAS	t <sub>MCH</sub>	0	_	0	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $(t_{RCD} t_{RAD}) \ge [t_{RCD}$  (max)  $t_{RAD}$  (max)].
- 5. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max) and (t<sub>RCD</sub> t<sub>RAD</sub>) ≤ [t<sub>RCD</sub> (max) t<sub>RAD</sub> (max)]. t<sub>RAC</sub>, t<sub>CAC</sub>, and t<sub>AA</sub> are determined as follows.




- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min),  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CPW} \ge t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
- 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 14. An initial pause of 100  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
- 16. When both \(\overline{\text{LW}}\) and \(\overline{\text{UW}}\) go low at the same time, all 16-bits data are written into the device. \(\overline{\text{LW}}\) and \(\overline{\text{UW}}\) cannot be staggered within the same write cycle.

## **■ TIMING WAVEFORMS**


## • Read Cycle




# • Early Write Cycle




# • Upper Byte Early Write Cycle




## • Lower Byte Early Write Cycle




## • Delayed Write Cycle




## • Upper Byte Delayed Write Cycle




## • Lower Byte Delayed Write Cycle




## • Read-Modify-Write Cycle




# • Read Modify Upper Byte Write Cycle




# • Read Modify Lower Byte Write Cycle




#### • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




#### • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle




# • Fast Page Mode Upper Byte Early Write Cycle




# • Fast Page Mode Lower Byte Early Write Cycle




#### • Fast Page Mode Delayed Write Cycle




#### • Fast Page Mode Upper Byte Delayed Write Cycle




# • Fast Page Mode Lower Byte Delayed Write Cycle




# • Fast Page Mode Read-Modify-Write Cycle




#### • Fast Page Mode Read-Modify-Upper-Byte-Write Cycle




# • Fast Page Mode Read-Modify-Lower-Byte-Write Cycle



# • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



#### 65,536-Word x 16-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM511665 are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511665 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM511665 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511665 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Access Time .................80 ns/100 ns (max)

- Low Power Dissipation Active Mode .....TBD
  - Standby Mode......11 mW (max)
- Fast Page Mode Capability
- · Write per Bit Capability
- 256 Refresh Cycles ......(4 ms)
- 3 Variations of Refresh RAS Only Refresh CAS Before RAS Refresh


Hidden Refresh

# **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM511665JP-8 HM511665JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511665ZP-8 HM511665ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)


#### I PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Input Refresh Address Input
W1/I/O <sub>1</sub> -W16/I/O <sub>16</sub>	Write Select/Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write per Bit/Read/Write Enable
$\overline{\mathrm{WB}}/\overline{\mathrm{WE}}$	Write per Bit/Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
$V_{SS}$	Ground
NC	No Connection



#### ■ PIN OUT

HM	51166	5JP Series
Vcc C C W1/101 W2/102 W3/103 C W4/104 C W5/105 C W6/108 C C W6/108 C C W6/108 C A0 C C W6/108 C A0 C C W6/108 C A0 C C C W6/108 C A0 C C C C C C C C C C C C C C C C C	1 2 3 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	40 UVss 39 UW16/1016 38 W15/1015 37 W14/1014 36 UW13/1013 35 UW12/1012 34 UW11/1011 33 UW10/1010 32 UW9/109 31 UNC 30 UVss 29 UCAS 28 UOE 27 UNC 25 UNC 25 UNC 24 UA7 23 UA6 22 UA5 21 UVss
	(Top	View)



#### TRUTH TABLE

Inputs				I/O	Operation
RAS	CAS	WB/WE	ŌĒ	W1/I/O <sub>1</sub> -W16/I/O <sub>16</sub>	Operation
Н	Н	Н	Н	High-Z	Standby
L	H	Н	Н	High-Z	Refresh
L	L	Н	L	D <sub>out</sub>	Read
L	L	L	Н	D <sub>in</sub>	Write
L	L	Н	Н	High-Z	}

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	v <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

# **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Par	rameter	Symbol	Min	Тур	Max	Unit	Note
0 1 1/1		V <sub>SS</sub>	0	0	0	V	
Supply voltage	Supply Voltage		4.5	5.0	5.5	V	1
Input High Volt	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	(Wi/I/Oi Pin)	V <sub>IL</sub>	- 0.5	_	0.8	v	1, 2
Voltage	(Others)	$v_{IL}$	- 1.0		0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

D	Symbol	HM51	1665-8	HM511	665-10	TTuta	T C I'	Note
Parameter	Min Max Min Max		Max	Unit	Test Conditions	Note		
Operating Current	I <sub>CC1</sub>		TI	BD		mA	RAS, CAS Cycling  t <sub>RC</sub> = Min	1, 2
Standby Current	I a a a		:	2		mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = \text{High-Z} \end{array}$	
Standoy Current	I <sub>CC2</sub>			1		mA	$\frac{\text{CMOS Interface }\overline{\text{RAS}},}{\overline{\text{CAS}}} \ge V_{\text{CC}} - 0.2V,$ $D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$		Tl	3D		mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>		TI	BD		mA	$\begin{array}{l} \overline{RAS} = V_{IH}, \\ \overline{CAS} = V_{IL}, \\ D_{out} = Enable \end{array}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		Tì	BD		mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>		T	3D		mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 6.5V$	
Output Leakage Current	I <sub>LO</sub>	- 10	-10     10     -10     10		10	μΑ	$0V \le V_{out} \le 5.5V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4 V <sub>CC</sub> 2.4 V <sub>CC</sub>			v	High $I_{out} = -2.5 \text{ mA}$		
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	v	$Low I_{out} = 2.1 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed once or less while RAS = V<sub>IL</sub>.

3. Address can be changed once or less while CAS = V<sub>IH</sub>.

# $\bullet$ Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V $\pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

# • AC Characteristics ( $T_A=0$ to $+70^{\circ}C$ , $V_{CC}=5V$ $\pm10\%$ , $V_{SS}=0V$ )1, 14, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Sh -1	HM5	11665-8	5-8 HM51166		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	135	_	170	_	ns	
RAS Precharge Time	t <sub>RP</sub>	45	_	60	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	30	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0	_	ns	
Row Address Hold Time	tRAH	10	_	10	_	ns	
Column Address Setup Time	tASC	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	45	ns	9
RAS Hold Time	trsh	30		40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	ns	
$\overline{\text{OE}}$ to $\mathbf{D_{in}}$ Delay Time	t <sub>ODD</sub>	15	_	15	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	ns	
CAS Setup Time from D <sub>in</sub>	tDZC	0	_	0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	7
Refresh Period	tREF		4	_	4	ms	

# **Read Cycle**

Page 14 - 14 - 14 - 14 - 14 - 14 - 14 - 14	011	HM51	1665-8	HM51	1665-10	TT:4	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	30	_	40	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	45		55	ns	3, 5, 13
Access Time from $\overline{OE}$	tOAC	_	30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0		ns	
Read Command Hold Time to RAS	trrh	0	_	0	_	ns	
Column Address to RAS Lead Time	tRAL	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\rm OE}$	t <sub>OFF2</sub>	0	15	0	15	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	20	_	20	_	ns	
RAS Hold Time Referenced to OE	tROH	10	_	10	_	ns	

#### **Write Cycle**

Danamatan	Comples 1	HM511665-8		HM51	1665-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Ont	Note
Write Command Setup Time	twcs	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	ns	
Write Command Pulse Width	twp	15	<del>-</del>	15	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	20	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	-	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	ns	11



# **Read-Modify-Write Cycle**

Parameter	Sumbal	HM511665-8		HM51	1665-10	Unit	Note
	Symbol	Min	Max	Min	Max	Omi	Note
Read-Modify-Write Cycle Time	tRWC	185	_	220	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	105	_	125		ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	55	_	65	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70	_	80	_	ns	10, 13
OE Hold Time from WE	toeh	15		15	_	ns	

# Refresh Cycle

Parameter	Symbol	HM511665-8		HM51	HM511665-10 Unit Note		
rarameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10		ns	

# Fast Page Mode Cycle

Donomoton	Symbol	HM511665-8		HM511665-10		TT-:4	
Parameter		Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	$t_{CP}$	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	45	_	55	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	45	_	55	_	ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	70	_	80	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	100	_	110		ns	


# **Counter Test Cycle**

Parameter	Sb1	HM511665-8		HM51	1665-10	TT!4	NT
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	40	_	ns	

# Write per Bit Cycle<sup>16, 17</sup>

Parameter	Symphol	HM511665-8		HM511665-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write per Bit Setup Time	t <sub>WBS</sub>	0	_	0	_	ns	
Write per Bit Hold Time	t <sub>WBH</sub>	10	_	10	_	ns	
Write per Bit Selection Setup Time	t <sub>WDS</sub>	0	_	0	_	ns	
Write per Bit Selection Hold Time	t <sub>WDH</sub>	10		10	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $(t_{RCD} t_{RAD}) \ge [t_{RCD}$  (max)  $t_{RAD}$  (max)].
  - 5. Assumes that  $t_{RAD} \ge t_{RAD}$  (max) and  $(t_{RCD} t_{RAD}) \le [t_{RCD}$  (max)  $t_{RAD}$  (max)].  $t_{RAC}$ ,  $t_{CAC}$ , and  $t_{AA}$  are determined as follows.




- 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. twcs, trwp, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs \geq twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
- 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh
- 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
- 16. When using the write-per-bit capability,  $\overline{WB}/\overline{WE}$  must be low as  $\overline{RAS}$  falls.
- 17. The data bits to which the write operation is applied can be specified by keeping Wi/I/Oi high with setup and hold time referenced to the RAS negative transition.




191

#### **■ TIMING WAVEFORMS**


#### • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




#### • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




#### • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle




#### • Fast Page Mode Delayed Write Cycle




# • Fast Page Mode Read-Modify-Write Cycle



# • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Check Cycle (Write)



# HM511665/L Series

#### 65,536-Word x 16-Bit Dynamic RAM

#### **■ DESCRIPTION**

The Hitachi HM511665/HM511665L are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511665/11665L have realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM511665/HM511665L offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511665/ HM511665L to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Access Time .................80 ns/100 ns (max)

Low Power Dissipation

- · Fast Page Mode Capability
- · Write per Bit Capability
- 256 Refresh Cycles ......(4 ms) .....(32 ms) (L-Version)

3 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh

Hidden Refresh


Battery Back-up Operation

HM511665L Series (L-Version)


#### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Input Refresh Address Input
W1/I/O <sub>1</sub> -W16/I/O <sub>16</sub>	Write Select/Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write per Bit/Read/Write Enable
ŌĒ	Output Enable
V <sub>CC</sub> <sup>1</sup>	Power ( + 5V)
V <sub>SS</sub> <sup>2</sup>	Ground
NC	No Connection

- Notes: 1. This device has 3  $V_{CC}$  pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All  $V_{CC}$  pins must be connected with the same power-supply wiring on the memory board.
  - This device has 3 V<sub>SS</sub> pins (SOJ: 21, 30, 40 pin/ ZIP: 10, 33, 40 pin). All V<sub>SS</sub> pins must be connected with the same ground wiring on the memory board.



#### PIN OUT





#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package	
HM511665JP-8 HM511665JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ	
HM511665LJ-8 HM511665LJ-10	80 ns 100 ns	(CP-40D)	
HM511665ZP-8 HM511665ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP	
HM511665LZ-8 HM511665LZ-10	80 ns 100 ns	(ZP-40)	



#### ■ BLOCK DIAGRAM OE WB/WE RAS CAS Write Per WE Control RAS Control CAS Control OE Control Bit Control Circuit Circuit Circuit Circuit Circuit W12/1012 W11/1011 W10/1010 W9/109 W16/1016 W14/1014 W13/1013 W15/1015 1/OBuster I/OBuffer I/OBuffer I/OBuffer I/OBuffer I/OBuffer I/OBuffer I/OBuffer W8/108 W7/IO7 W6/106 W5/105 W4/IO4 W3/1O3 W2/1O2 W1/IO1 I/OBuffer I/OBuffer I/OBuster I/OBuffer I/OBuffer I/OBuffer I/OBuffer I/OBuffer Column 128k 128k Column 128k 128k 128k 128k 128k Column 128k Column Memory Decoder | Memory Memory Decoder Memory Memory Decoder Memory Memory Decoder Memory Cell Sense Cell Cell Sense Cell Cell Sense Cell Cell Sense Cell Λmp & Array Amp & Array Array Amp & Array Array Array Array Amp & Array I/O Bus I/O Bus I/O Bus 1/0 Bus Row Decoder & Driver Column Address Buffer Row Address Buffer Address A0-A7 0146-3

#### TRUTH TABLE

	Iı	puts	I/O	Operation	
RAS	CAS	WB/WE	ŌĒ	W1/I/O <sub>1</sub> -W16/I/O <sub>16</sub>	- Operation
Н	Н	Н	Н	High-Z	Standby
L	H	Н	H	High-Z	Refresh
L	L	H	L	D <sub>out</sub>	Read
L	L	L	H	D <sub>in</sub>	Write
L	L	. Н	Н	High-Z	

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	V	
		V <sub>CC</sub>	4.5	5.0	5.5	v	1
Input High Volt	age	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low	(Wi/I/Oi Pin)	V <sub>IL</sub>	- 0.5		0.8	V	1, 2
Voltage	(Others)	$v_{IL}$	- 1.0		0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol		1665-8 1665L-8	HM511665-10 HM511665L-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	115		90	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Current	T		:	2		mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	4
Standoy Current	I <sub>CC2</sub>		1 mA CA				$\begin{array}{l} \text{CMOS Interface } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	4
(L-Version) Standby Current	I <sub>CC2</sub>	_	200	_	200	μΑ	$\begin{array}{l} \underline{CMOS\ Interface} \\ \underline{RAS, CAS} = V_{IH} \\ \underline{WE, OE, Address\ and} \\ D_{in} = V_{IH}\ or\ V_{IL} \\ D_{out} = High-Z \end{array}$	5
RAS Only Refresh Current	I <sub>CC3</sub>	_	115	_	90	mA	$t_{RC} = Min$	2
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	115	_	90	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	100	_	85	mA	$t_{PC} = Min$	1, 3
(L-Version) Battery Back-up Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>	_	300	_	300	μΑ	$\begin{array}{l} t_{RC} = 125~\mu s \\ t_{RAS} \leq 1~\mu s \\ \overline{WE} = V_{IH}.\overline{CAS} = V_{IL} \\ \overline{OE}, \ Address \ and \\ D_{in} = V_{IH} \ or \ V_{IL} \\ D_{out} = High-Z \end{array}$	5
Input Leakage Current	I <sub>LI</sub>	<del>-</del> 10	10	- 10	10	μΑ	$0V \le V_{in} \le 6.5V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 5.5V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -2.5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	v	$Low I_{out} = 2.1 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.
- 5.  $V_{CC} 0.2V \le V_{IH} \le 6.5V$  and  $0V \le V_{IL} \le 0.2V$ .

### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	7	рF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 10%, V<sub>SS</sub> = 0V)1. 14, 15 Test Conditions

Input Rise and Fall Times:

5 ns

Input Timing Reference Levels:

0.8V, 2.4V

Output Load:

1 TTL Gate + C<sub>L</sub> (50 pF) (Including scope and jig)



# Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		11665-8 1665L-8		HM511665-10 HM511665L-10		Note
T di dilitotor	Symoon	Min	Max	Min	Max	Unit	11010
Random Read or Write Cycle Time	t <sub>RC</sub>	135	_	170		ns	
RAS Precharge Time	t <sub>RP</sub>	45	_	60	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	30	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	tRAH	10	T -	10	_	ns	
Column Address Setup Time	tASC	0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	ns	8
RAS to Column Address Delay Time	tRAD	15	35	15	45	ns	9
RAS Hold Time	trsh	30	_	40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80		100		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	ns	
OE to Din Delay Time	tODD	15	_	15	_	ns	
OE Delay Time from Din	tDZO	0		0	_	ns	
CAS Setup Time from Din	tDZC	0	_	0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	7
Refresh Period		_	4	_	4	ms	
ACOLOGII I OLIOG	tREF		32	_	32	ms	L-Versio

## **Read Cycle**

Parameter	Symbol		HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Note
	,	Min	Max	Min	Max	1	
Access Time from RAS	tRAC	_	80		100	ns	2, 3
Access Time from CAS	tCAC	_	30	_	40	ns	3, 4, 13
Actess Time from Address	t <sub>AA</sub>	_	45	_	55	ns	3, 5, 13
Access Time from OE	tOAC	_	30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0		0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	15	0	15	ns	6
CAS to Din Delay Time	tCDD	20		20	_	ns	
RAS Hold Time Referenced to OE	tROH	10	_	10		ns	

# **Write Cycle**

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
	•	Min	Max	Min	Max		
Write Command Setup Time	twcs	0		0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15		15	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15		ns	11

## Read-Modify-Write Cycle

Parameter	Symbol		HM511665-8 HM511665L-8		1665-10 665L-10	Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	tRWC	185	_	220	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	105	_	125		ns	10
CAS to WE Delay Time	tCWD	55	_	65	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70	_	80		ns	10, 13
OE Hold Time from WE	tOEH	15	_	15		ns	

## **Refresh Cycle**

Parameter	Symbol	HM511665-8 HM511665L-8			1665-10 1665L-10	Unit	Note
		Min	Max	Min	Max	]	
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10		ns	

## Fast Page Mode Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
	,	Min	Max	Min	Max	]	
Fast Page Mode Cycle Time	tPC	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	<del></del>	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50		60	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	45	_	55		ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	70	_	80	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	100	_	110	_	ns	

## **Counter Test Cycle**


Parameter	Symbol		1665-8 1665L-8		1665-10 665L-10	Unit	Note
		Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40		40	_	ns	

# Write Per Bit Cycle 16, 17

Parameter	Symbol	HM511665-8 Symbol HM511665L-8			1665-10 665L-10	Unit	Note
		Min	Max	Min	Max		
Write per Bit Setup Time	twbs	0	_	0		ns	
Write per Bit Hold Time	twBH	10		10		ns	
Write per Bit Selection Setup Time	t <sub>WDS</sub>	0	_	0	_	ns	
Write per Bit Selection Hold Time	t <sub>WDH</sub>	10		10		ns	



- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $(t_{RCD} t_{RAD}) \ge [t_{RCD}$  (max)  $t_{RAD}$  (max)].
  - 5. Assumes that  $t_{RAD} \ge t_{RAD}$  (max) and  $(t_{RCD} t_{RAD}) \le [t_{RCD}$  (max)  $t_{RAD}$  (max)].  $t_{RAC}$ ,  $t_{CAC}$ , and  $t_{AA}$  are determined as follows:




- 6. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. V<sub>IH</sub> (min) and V<sub>II</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
- t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh
- 15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
- 16. When using the write-per-bit capability,  $\overline{WB}/\overline{WE}$  must be low as  $\overline{RAS}$  falls.
- 17. The data bits to which the write operation is applied can be specified by keeping Wi/IOi high with setup and hold time referenced to the RAS negative transition.




## **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




### • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




## • Fast Page Mode Early Write Cycle




#### • Fast Page Mode Delayed Write Cycle




## • Fast Page Mode Read-Modify-Write Cycle



## • CAS Before RAS Refresh Counter Check Cycle (Read)



## • CAS Before RAS Refresh Counter Check Cycle (Write)



#### 65,536-Word x 16-Bit Dynamic RAM

#### **■ DESCRIPTION**

The Hitachi HM511666 are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511666 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM511666 offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM511666 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Access Time ......80 ns/100 ns (max)

Low Power Dissipation

- Static Column Mode Capability
- Byte Write Capability
- 256 Refresh Cycles ......(4 ms)
- 2 Variations of Refresh

RAS Only Refresh

CS Before RAS Refresh

#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM511666JP-8 HM511666JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511666ZP-8 HM511666ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Input Refresh Address Input
I/O <sub>1</sub> -I/O <sub>16</sub>	Data-in/Data-out
RAS	Row Address Strobe
<del>CS</del>	Chip Select
<del>uw</del>	Read/Upper Byte Write Enable
Ū₩	Read/Lower Byte Write Enable
ŌĒ	Output Enable
V <sub>CC</sub> *1	Power ( + 5V)
V <sub>SS</sub> *2	Ground
NC	No Connection


Notes: 1. This device has 3 V<sub>CC</sub> pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All V<sub>CC</sub> pins must be connected with the same power-supply wiring on the memory board.

This device has 3 V<sub>SS</sub> pins (SOJ: 21, 30, 40 pin/ ZIP: 10, 33, 40 pin). All V<sub>SS</sub> pins must be connected with the same ground wiring on the memory board.




#### **■ PIN OUT**

HM51	1666JP Series
V <sub>cc</sub> \( \begin{align*} 1 \\ 1/01 \( \begin{align*} 2 \\ 1/02 \( \begin{align*} 3 \\ 1/03 \( \begin{align*} 4 \\ 1/04 \( \begin{align*} 5 \\ 1/05 \( \begin{align*} 6 \\ \end{align*} \end{align*} \]	40   V <sub>ss</sub> 39   I/016 38   I/015 37   I/014 36   I/013 35   I/012
I/06   7	34   1/011
I/07   8	33   1/010
I/08   9	32   109
NC   10	31   NC
V <sub>cc</sub>   11	30   V <sub>55</sub>
UW   12	29 CS
LW   13	28 OE
RAS   14	27 NC
A0   15	26 NC
A1   16	25 NC
A2   17	24   A7
A3   18	23   A6
A4   19	22   A5
Vcc   20	21   V <sub>SS</sub>
(T	op View) 0147-1



### **■ BLOCK DIAGRAM**



### TRUTH TABLE

		Inputs			I	Operation			
RAS	CS	ĪW	ŪW	ŌĒ	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Орегинон		
Н	Н	Н	Н	Н	High-Z	High-Z	Standby		
L	Н	H	H	н	High-Z	High-Z	Refresh		
L	L	H	н	L	$D_{out}$	D <sub>out</sub>	Read		
L	L	L	Н	н	D <sub>in</sub>	Don't Care	Lower Byte Write		
L	L	H	L	н	Don't Care	$D_{in}$	Upper Byte Write		
L	L	L	L	H	D <sub>in</sub>	D <sub>in</sub>	Word Write		
L	L	L	L	н	High-Z	High-Z	1		

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	V
Supply Voltage Relative to VSS	$v_{cc}$	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parai	neter	Symbol	Min	Тур	Max	Unit	Note
0 1 1 1		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		V <sub>CC</sub>	4.5	5.0	5.0 5.5		1
Input High Volta	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Dow	(I/Oi Pin)	$v_{IL}$	- 0.5	_	0.8	V	1, 2
	(Others)	$v_{IL}$	<b>—</b> 1.0	_	0.8	V	1, 2

Notes: 1. All voltage referenced to  $V_{SS}$ .

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

## $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm 10\%$ , V<sub>SS</sub> = 0V)

D	0 1.1	HM51	1666-8	HM51	1666-10	T7	T C 1141	N
Parameter	Symbol	Min	Max	Min	Max	Unit		Note
Operating Current	I <sub>CC1</sub>	_	115	_	90	mA		1, 2
Standby Cymrat	T		:	2		mA	$\overline{RAS}$ , $\overline{CS} = V_{IH}$ ,	4
Standby Current	I <sub>CC2</sub>			1		mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$	4
RAS Only Refresh Current	I <sub>CC3</sub>	_	115	_	90	mA	$t_{RC} = Min$	2
CS Before RAS Refresh Current	I <sub>CC6</sub>	_	115		90	mA	$t_{RC} = Min$	
Static Column Current	I <sub>CC9</sub>	_	110		100	mA	$t_{SC} = Min$	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	<b>- 10</b>	10	μΑ	$0V \le V_{in} \le 6.5V$	
Output Leakage Current	I <sub>LO</sub>	10	10	- 10	10	μΑ	$0V \le V_{out} \le 5.5V$ , $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	v <sub>cc</sub>	2.4	$v_{cc}$	v	High $I_{out} = -2.5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	v	$Low I_{out} = 2.1 mA$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . 3. Address can be changed once or less while  $\overline{CS} = V_{IH}$ .
- 4. Clock voltages (RAS and CS) must be applied simultaneously with or prior to applying supply voltage.

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C,  $V_{CC}=5V~\pm10\%,~V_{SS}=0V)$  1, 14, 15, 16 Test Conditions

Input Rise and Fall Times

5 ns

Input Timing Reference Levels

0.8V, 2.4V

Output Load

1 TTL Gate + C<sub>L</sub> (50 pF) (Including scope and jig)

### Read, Write, and Refresh Cycles (Common Parameters)

Parameter	Cumbal	HM5	11666-8	HM51	1666-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Oint	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	135		170	_	ns	
RAS Precharge Time	t <sub>RP</sub>	45		60	_	ns	
RAS Pulse Width	tRAS	80	10000	100	10000	ns	
CS Pulse Width	t <sub>SP</sub>	30	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	tRAH	10	_	10	_	ns	
Column Address Setup Time	t <sub>ASW</sub>	0	_	0	_	ns	
Column Address Hold Time	t <sub>AHW</sub>	15	_	15		ns	
RAS to CS Delay Time	tRCD	20	50	20	60	ns	8
RAS to Column Address Delay Time	tRAD	15	35	15	45	ns	9
RAS Hold Time	t <sub>RSH</sub>	30	_	40		ns	
CS Hold Time	t <sub>CSH</sub>	80	_	100	_	ns	
CS to RAS Precharge Time	t <sub>CRP</sub>	10	_	10	_	ns	
OE to Din Delay Time	todd	15	_	15	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0		ns	
CS Setup Time from Din	tDZC	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		4	_	4	ms	

### **Read Cycle**

P	6 1 1	HM5	11666-8	HM51	1666-10	TTuda	NI-4-
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	ns	2, 3
Access Time from CS	t <sub>ACS</sub>	_	30	_	40	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>		45	_	55	ns	3, 5, 13
Access Time from $\overline{\rm OE}$	tOAC	_	30		40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time to CS	tRCH	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0		ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	45		55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	20	ns	6
Output Buffer Turn-off to OE	t <sub>OFF2</sub>	0	15	0	15	ns	6
CS to Din Delay Time	tCDD	20		20	_	ns	
RAS Hold Time Referenced to OE	t <sub>ROH</sub>	10	_	10	_	ns	
RAS to Column Address Hold Time	t <sub>AHR</sub>	15	_	15	_	ns	17
Output Hold Time from Address	tAOH	5	_	5		ns	
Column Address Hold Time to RAS on Read	t <sub>AR</sub>	80	_	100	_	ns	

# **Write Cycle**

Parameter	Complete 1	HM5	11666-8	HM51	1666-10	TT-:4	Niete
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0		0		ns	10
Write Command Hold Time	twch	15	_	15	_	ns	
Write Command Pulse Width	twp	15	_	15		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20		ns	
Write Command to CS Lead Time	t <sub>CWL</sub>	20	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	ns	11
Data-in Hold time to RAS	t <sub>DHR</sub>	65	_	75	_	ns	
Column Address Hold Time to RAS on Write	t <sub>AWR</sub>	65		75		ns	
OE Hold Time from WE	t <sub>OEH</sub>	15	_	15		ns	

## **Refresh Cycle**

Parameter	Symbol	HM511666-8		HM511666-10		Timia	Note
	Symbol	Min	Max	Min	Max	Unit	Note
CS Setup Time (CS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	ns	
CS Hold Time (CS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	ns	
RAS Precharge to CS Hold Time	t <sub>ZRH</sub>	10	_	10		ns	
CS Precharge Time in Normal Mode	t <sub>SIN</sub>	10	_	10	_	ns	

## Static Column Mode Cycle

Parameter	Symbol	HM511666-8		HM511666-10		TTuda	Note
raiameter	Symbol	Min	Max	Min	Max	Unit	Note
Static Column Mode Cycle Time	t <sub>SC</sub>	50	_	60	_	ns	
Static Column Mode CS Precharge Time	$t_{SI}$	10	_	10	_	ns	
Static Column Mode RAS Pulse Width	tRASC	80	100000	100	100000	ns	12
RAS to Second WE Delay Time	t <sub>RSWD</sub>	80	_	100		ns	
Write Invalid Time	t <sub>WI</sub>	10	_	10	_	ns	


# **Counter Test Cycle**

Parameter Syr	Symbol	HM51	1666-8	HM511666-10		Unit	Note
	Symbol	Min	Max	Min	Max	Omi	Note
CS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	40		ns	

## **Byte Write Mode**

Parameter	Symbol	HM511666-8		HM511666-10		TT ta	Note
		Min	Max	Min	Max	Unit	Note
Masked Write Setup Time	t <sub>MCS</sub>	0	_	0	_	ns	
Masked Write Hold Time Referenced to RAS	tMRH	0	_	0	_	ns	
Masked Write Hold Time Referenced to CS	t <sub>MCH</sub>	0	_	0	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 1TTL load and 50 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $(t_{RCD} t_{RAD}) \ge [t_{RCD}$  (max)  $t_{RAD}$  (max)].
  - 5. Assumes that  $t_{RAD} \ge t_{RAD}$  (max) and  $(t_{RCD} t_{RAD}) \le [t_{RCD}$  (max)  $t_{RAD}$  (max)].  $t_{RAC}$ ,  $t_{ACS}$ , and  $t_{AA}$  are determined as follows.




- 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
- 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>ACS</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub> is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire
- 11. These parameters are referenced to  $\overline{CS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write cycle.
- 12. t<sub>RASC</sub> defines RAS pulse width in static column mode cycles.
- 13. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub>.
- 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CS}$  before  $\overline{RAS}$  refresh cycles is required.
- 15. In delayed write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
- 16. When both  $\overline{LW}$  and  $\overline{UW}$  go low at the same time, all 16 bits data are written into the device.  $\overline{LW}$  and  $\overline{UW}$  cannot be staggered within the same write cycle.
- 17. tAHR defines the time at which the column addresses hold.




### **■ TIMING WAVEFORMS**


### • Read Cycle




# • Early Write Cycle



### • Upper Byte Early Write Cycle




## • Lower Byte Early Write Cycle




233


## • Delayed Write Cycle




## • Upper Byte Delayed Write Cycle




## • Lower Byte Delayed Write Cycle




## • RAS Only Refresh Cycle




# • CS Before RAS Cycle




## • Static Column Mode Read Cycle




## • Static Column Mode Early Write Cycle (1)




### • Static Column Mode Write Cycle (2)




## • Static Column Mode Upper Byte Early Write Cycle (1)




# • Static Column Mode Upper Byte Write Cycle (2)




#### • Static Column Mode Lower Byte Early Write Cycle (1)




#### • Static Column Mode Lower Byte Write Cycle (2)



# • CS Before RAS Refresh Counter Check Cycle (Read)



# • CS Before RAS Refresh Counter Check Cycle (Write)



# HM514100A Series HM514100AL Series Low Power Version HM514100ASL Series Super Low Power Version

4,194,304-Word x 1-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514100A is a CMOS dynamic RAM organized 4,194,304 word x 1-bit HM514100A has realized higher density, higher performance and various functions by employing 0.8  $\mu\text{m}$  CMOS process technology and some new CMOS circuit design technologies. The HM514100A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100A to be packaged in standard 350 mil 20-pin plastic SOJ, standard 300 mil 20-pin plastic SOJ, standard 400 mil 20-pin plastic ZIP, 20-pin plastic TSOP I, 20-pin plastic TSOP I reverse type, 20-pin plastic TSOP II, and 20-pin plastic TSOP II reverse type.

#### **FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation

- Fast Page Mode Capability
- 3 Variations of Refresh

RAS Only Refresh

CAS Before RAS Refresh

Hidden Refresh

- Test Function
- · Battery Back Up Operation


HM514100AL Series (L-Version)

• Data Retention Operation


HM514100ASL Series (SL-Version)

#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514100AJ/ALJ/ASLJ-6 HM514100AJ/ALJ/ASLJ-7 HM514100AJ/ALJ/ASLJ-8 HM514100AJ/ALJ/ASLJ-10	60 ns 70 ns 80 ns 100 ns	350 mil 20-pin Plastic SOJ (CP-20DA)
HM514100AS/ALS/ASLS-6 HM514100AS/ALS/ASLS-7 HM514100AS/ALS/ASLS-8 HM514100AS/ALS/ASLS-10	60 ns 70 ns 80 ns 100 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514100AZ/ALZ/ASLZ-6 HM514100AZ/ALZ/ASLZ-7 HM514100AZ/ALZ/ASLZ-8 HM514100AZ/ALZ/ASLZ-10	60 ns 70 ns 80 ns 100 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM514100AT/ALT/ASLT-6 HM514100AT/ALT/ASLT-7 HM514100AT/ALT/ASLT-8 HM514100AT/ALT/ASLT-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP I (TFP-20DA)
HM514100AR/ALR/ASLR-6 HM514100AR/ALR/ASLR-7 HM514100AR/ALR/ASLR-8 HM514100AR/ALR/ASLR-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP I Reverse Type (TFP-20DAR)
HM514100ATT/ALTT/ASLTT-6 HM514100ATT/ALTT/ASLTT-7 HM514100ATT/ALTT/ASLTT-8 HM514100ATT/ALTT/ASLTT-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP II (TTP-20D)
HM514100ARR/ALRR/ASLRR-6 HM514100ARR/ALRR/ASLRR-7 HM514100ARR/ALRR/ASLRR-8 HM514100ARR/ALRR/ASLRR-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP II Reverse Type (TTP-20DR)



#### PIN OUT



#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

• Recommended DC Operating Conditions ( $T_A = 0$  to  $+70^{\circ}$ C) ( $T_A = 0$  to  $+60^{\circ}$ C (SL-Version))

Parameter	Symbol	Min	Тур	Max	Unit	Note
	$ m v_{SS}$		0	0	v	
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
	, , , ,	4.0	_	5.5	v	1, 2 (SL-Version)
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 2.0	_	0.8	v	1

Notes: 1. All voltage referenced to  $V_{SS}$ .

2. Data retention operation only.

 $\bullet$  DC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%,$  V\_{SS} = 0V) (T\_A = 0 to +60°C, V\_{CC} = 5V  $\pm 10\%,$  V\_{SS} = 0V (SL-Version))

Parameter	S1	HM514	100A-6	HM514	100A-7	HM514	100A-8	HM5141	100A-10	Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>		110		100	_	90	_	80	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Current		_	2		2	_	2	_	2	mA	TTL Interface RAS, CAS = $V_{IH}$ $D_{out}$ = High-Z	
Sumasy Current		_	1	_	1	_	1	-	1	mA	CMOS Interface RAS, CAS > $V_{CC}$ - 0.2V $D_{out}$ = High-Z	
[L-Version] Standby Current	I <sub>CC2</sub>	_	200	_	200	_	200	_	200	μА	CMOS Interface RAS, CAS = $V_{IH}$ WE, Address and $D_{in} = V_{IH}$ or $V_{IL}$ $D_{out} = High-Z$	4
[SL-Version] Standby Current		-	100	_	100	_	100	_	100	μΑ	CMOS Interface RAS, CAS = $V_{IH}$ WE, Address and $D_{in} = V_{IH}$ or $V_{IL}$ $D_{out} = High-Z$	4
RAS Only Refresh Current	$I_{CC3}$	_	110		100	_	90	_	80	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	_	5	mA	$\begin{aligned} \text{RAS} &= \text{V}_{\text{IH}} \\ \text{CAS} &= \text{V}_{\text{IL}} \\ \text{D}_{\text{out}} &= \text{Enable} \end{aligned}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	110		100		90	_	80	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	110	_	100	_	90		80	mA	t <sub>PC</sub> = Min	1, 3

#### HM514100A Series

• DC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm10\%$ ,  $V_{SS}=0$ V) ( $T_A=0$  to  $+60^{\circ}$ C,  $V_{CC}=5$ V  $\pm10\%$ ,  $V_{SS}=0$ V (SL-Version)) (continued)

Parameter	Symbol	HM514	100A-6	HM514	100A-7	HM514	100A-8	HM5141	00A-10	Unit	Took Conditions	Niete
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
[L-Version] Battery Back Up Operating Current (Standby with CBR Refresh)		_	300	-	300	_	300	_	300	μΑ	$\begin{array}{l} t_{RC} = 125~\mu s \\ t_{RAS} \leq 1~\mu s \\ WE = V_{IH}, \\ CAS = V_{IL}~Address, \\ D_{in} = V_{IH}~or~V_{IL} \\ D_{out} = High-Z \end{array}$	4
[SL-Version] Data Retention Current (Equivalent Refresh Time is 256 ms)	I <sub>CC10</sub>	_	150		150	_	150	_	150	μΑ	$\begin{array}{l} t_{RC} = 250 \ \mu s \\ t_{RAS} \leq 200 \ ns \\ WE = V_{IH}, \\ CAS = V_{IL} \ Address, \\ D_{in} = V_{IH} \ or \ V_{IL} \\ D_{out} = High-Z \\ 4.0V \leq V_{CC} \leq 5.5V \end{array}$	4
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm IN} \le 7V$	
Output Leakage Current	$I_{LO}$	<b>–</b> 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{IN} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	v <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4.  $V_{CC}$  0.2V  $\leq$   $V_{IH}$   $\leq$  6.5V and 0V  $\leq$   $V_{IL}$   $\leq$  0.2V.

#### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	$C_{I2}$	_	7	pF	1
Output Capacitance (Data-out)	CO	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm 10\%$ ,  $V_{SS}=0$ V)1, 12, 15 ( $T_A=0$  to  $+60^{\circ}$ C,  $V_{CC}=5$ V  $\pm 10\%$ ,  $V_{SS}=0$ V (SL-Version))

Test Conditions: Input rise and fall times: 5 ns

Input timing reference levels: 0.8V, 2.4V

Output load: 2 TTL Gate + CL (100 pF) (Including scope and jig)

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	ns	
RAS Pulse Width	tRAS	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	15	_	ns	

# Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters) (continued)

P	G 1 . 1	HM514	100A-6	HM514	100A-7	HM514	100A-8	HM5141	00A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oint	Note
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15	_	15		20	_	ns	
RAS to CAS Delay Time	tRCD	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	tRSH	15	_	20	_	20		25		ns	
CAS Hold Time	t <sub>CSH</sub>	60		70		80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	_	16	ms	
Refresh Period (L-Version)	t <sub>REF</sub>		128		128		128		128	ms	
Refresh Period (SL-Version)	tREF	_	16	_	16	_	16	_	16	ms	

# **Read Cycle**

Description	C11	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note	
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	_	100	ns	2, 3, 16	
Access Time from CAS	tCAC	_	15	_	20	_	20	_	25	ns	3, 4, 14, 16	
Access Time from Address	t <sub>AA</sub>		30	_	35	_	40	_	45	ns	3, 5, 14, 16	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		0	_	ns		
Read Command Hold Time to CAS	tRCH	0	_	0		0	_	0		ns		
Read Command Hold Time to RAS	tRRH	0	_	0	_	0	_	0	_	ns		
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45	_	ns		
Output Buffer Turn-off Time	toff	0	15	0	20	0	20	0	25	ns	6	

# **Write Cycle**

D	0 1 1	HM514	1100A-6	HM514	HM514100A-7		100A-8	HM514100A-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0		0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	15	_	20		ns	
Write Command Pulse Width	twp	10	_	10	_	10	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	15	_	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	tCWL	15	_	20	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15	_	20	_	ns	11



# Read-Modify-Write Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ont	Note
Read-Modify-Write Cycle Time	tRWC	130	_	155	_	175		210	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	60	_	70	_	80	_	100	_	ns	10
CAS to WE Delay Time	tCWD	15	_	20	_	20	_	25	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	30	_	35	_	40	_	45	_	ns	10

# **Refresh Cycle**

Parameter	Symbol	HM514100A-6 HM		HM514	HM514100A-7		HM514100A-8		HM514100A-10		Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10		10		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10		10	_	10	_	10		ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10		10	_	10	_	10		ns	

# **Fast Page Mode Cycle**

D	C1	HM514100A-6		HM514	M514100A-7 HM514		100A-8	HM514	100A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omt	14010
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45	_	50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000		100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	tACP		35	_	40	_	45	_	50	ns	3, 14, 16
RAS Hold Time from CAS Precharge	tRHCP	35	_	40		45	_	50	_	ns	

#### Fast Page Mode Read-Modify-Write Cycle

Description	S1	HM514100A-6		HM514100A-7		HM514	100A-8 HM514		00A-10		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	60	_	70	_	75	_	85	_	ns	
CAS Precharge to WE Delay Time	tCPW	35	_	40	-	45	_	50	_	ns	10

#### **Test Mode Cycle**

Parameter	C11	HM514	100A-6	HM514	100A-7	HM514	100A-8	HM5141	00A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oint	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	twH	10		10	_	10	_	10	_	ns	

#### **Counter Test Cycle**


Parameter	Campbal	HM514	100A-6	HM514	HM514100A-7 HM514			HM5141	100A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ullit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	40		40	_	40	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, trwp, town, town and topy are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min),  $t_{AWD} \ge t_{AWD}$  (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 13. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
  - 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits-RA10, CA10 and CAO. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 16. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




#### **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




#### • Fast Page Mode Early Write Cycle




#### • Fast Page Mode Delayed Write Cycle




# • Fast Page Mode Read-Modify-Write Cycle




# • Test Mode Cycle




# • Test Mode Set Cycle WE And CAS Before RAS Refresh




# • Test Mode Reset Cycle CAS Before RAS Refresh Cycle




# **RAS** Only Refresh Cycle



# • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



# HM514400A Series HM514400AL Series Low Power Version HM514400ASL Series Super Low Power Version

1,048,576-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514400A is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514400A has realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514400A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400A to be packaged in standard 350 mil 20-pin plastic SOJ, standard 300 mil 20-pin plastic SOJ, standard 400 mil 20-pin plastic ZIP, 20-pin plastic TSOP I, 20-pin plastic TSOP I reverse type, 20-pin plastic TSOP II, and 20-pin plastic TSOP II reverse type.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation

• Fast Page Mode Capability

• 1,024 Refresh Cycles ......(16 ms, 128 ms, 256 ms)

3 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh
Hidden Refresh

Test Function

Battery Backup Operation
 HM514400AL Series (L-Ver


HM514400AL Series (L-Version)

• Data Retention Operation


HM514400ASL Series (SL-Version)


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514400AJ/ALJ/ASLJ-6 HM514400AJ/ALJ/ASLJ-7 HM514400AJ/ALJ/ASLJ-8 HM514400AJ/ALJ/ASLJ-10	60 ns 70 ns 80 ns 100 ns	350 mil 20-pin Plastic SOJ (CP-20DA)
HM514400AS/ALS/ASLS-6 HM514400AS/ALS/ASLS-7 HM514400AS/ALS/ASLS-8 HM514400AS/ALS/ASLS-10	60 ns 70 ns 80 ns 100 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514400AZ/ALZ/ASLZ-6 HM514400AZ/ALZ/ASLZ-7 HM514400AZ/ALZ/ASLZ-8 HM514400AZ/ALZ/ASLZ-10	60 ns 70 ns 80 ns 100 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM514400AT/ALT/ASLT-6 HM514400AT/ALT/ASLT-7 HM514400AT/ALT/ASLT-8 HM514400AT/ALT/ASLT-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP I (TFP-20DA)
HM514400AR/ALR/ASLR-6 HM514400AR/ALR/ASLR-7 HM514400AR/ALR/ASLR-8 HM514400AR/ALR/ASLR-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP I Reverse Type (TFP-20DAR)
HM514400ATT/ALTT/ASLTT-6 HM514400ATT/ALTT/ASLTT-7 HM514400ATT/ALTT/ASLTT-8 HM514400ATT/ALTT/ASLTT-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP II (TTP-20D)
HM514400ARR/ALRR/ASLRR-6 HM514400ARR/ALRR/ASLRR-7 HM514400ARR/ALRR/ASLRR-8 HM514400ARR/ALRR/ASLRR-10	60 ns 70 ns 80 ns 100 ns	20-pin Plastic TSOP II Reverse Type (TTP-20DR)



#### PIN OUT





#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
v <sub>cc</sub>	Power ( + 5V)
V <sub>SS</sub>	Ground

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

• Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

 $(T_A = 0 \text{ to } +60^{\circ}\text{C (SL-Version)})$ 

Parar	neter	Symbol	Min	Тур	Max	Unit	Note
		V <sub>SS</sub>	0	0	0	v	
Supply Voltage	supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	v	1
		,	4.0	_	5.5	v	Note  1 1, 2 (SL-Version) 1 1
Input High Vol	tage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low (I/O Pin)		V <sub>IL</sub>	- 1.0		0.8	v	1
Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	V	1

Notes: 1. All voltage referenced to VSS.

2. Data retention operation only.

 $\bullet$  DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 10%, V<sub>SS</sub> = 0V)

(T<sub>A</sub> = 0 to +60°C,  $V_{CC}$  = 5V ±10%,  $V_{SS}$  = 0V (SL-Version)

	a		400A-6	HM514	400A-7	HM514	400A-8	HM514	400A-10		T . C . 11/2	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	110	_	100	_	90	_	80	mA	RAS, CAS Cycling t <sub>RC</sub> = Min	1, 2
Standby Current		_	2	_	2	_	2		2	mA	$\begin{array}{l} \label{eq:TTL Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	
Standoy Current		_	1	_	1		1	_	1	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2V, \\ D_{\text{out}} = \text{High-Z} \end{array}$	
[L-Version] Standby Current	I <sub>CC2</sub>		200	_	200	_	200	_	200	μA	$\begin{array}{l} \hline \text{CMOS Interface} \\ \hline \text{RAS, } \hline \text{CAS} &= V_{IH}, \\ \hline \text{WE, } \hline \text{OE, } \text{Address and} \\ D_{in} &= V_{IH} \text{ or } V_{IL}, \\ D_{out} &= \text{High-Z} \end{array}$	4
[SL-Version] Standby Current			100		100	_	100		100	μΑ	$\begin{array}{l} \underline{CMOS\ Interface} \\ \underline{RAS, CAS} = V_{IH}, \\ \underline{WE, OE, Address\ and} \\ D_{in} = V_{IH}\ or\ V_{IL}, \\ D_{out} = High-Z \end{array}$	4
RAS Only Refresh Current	I <sub>CC3</sub>	_	110	_	100	_	90	_	80	mA	$t_{RC} = Min$	2

• DC Electrical Characteristics (continued)	) (T <sub>A</sub> = 0 to +70°C, $V_{CC}$ = 5V ±10%, $V_{SS}$ = 0V)	
	$(T_A = 0 \text{ to } +60^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V} \text{ (SL-Ve)}$	ersion)

D	G 1 1	HM514	400A-6	HM514	400A-7	HM514	400A-8	HM514	400A-10	Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	l est Conditions	Note
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$	_	110	_	100	_	90	_	80	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	110	_	100	_	90		80	mA	t <sub>PC</sub> = Min	1, 3
[L-Version] Battery Backup Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>		300		300		300	_	300	μΑ	$\begin{array}{l} t_{RC} = 125~\mu s, \\ t_{RAS} \leq 1~\mu s, \\ \overline{WE} = V_{IH}, \overline{CAS} = V_{IL}, \\ \overline{OE}, Address and \\ D_{in} = V_{IH} \text{ or } V_{IL}, \\ D_{out} = \text{High-Z} \end{array}$	4
[SL-Version] Data Retention Current (Equivalent Refresh Time is 256 ms)	I <sub>CC10</sub>	_	150	_	150	_	150	_	150	μΑ	$\begin{array}{l} t_{RC} = 250~\mu s, \\ t_{RAS} \leq 200~n s, \\ \overline{WE} = V_{IH}, \overline{CAS} = V_{IL}, \\ \overline{OE}, Address ~and \\ D_{in} = V_{IH}~or~V_{IL}, \\ D_{out} = High-Z, \\ 4.0V \leq V_{CC} \leq 5.5V \end{array}$	4
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	VOL	0	0.4	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ . 4.  $V_{CC} 0.2V \le V_{IH} \le 6.5V$  and  $0V \le V_{IL} \le 0.2V$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	рF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%,$  V\_SS = 0V)1, 14, 15, 16

(T<sub>A</sub> = 0 to 60°C,  $V_{CC}$  = 5V  $\pm$ 10%,  $V_{SS}$  = 0V (SL-Version))

# Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	C1	HM514	400A-6	HM514	400A-7	HM514	400A-8	HM514	400A-10	T Init	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150		180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	tASC	0		0	_	0	_	0		ns	
Column Address Hold Time	tCAH	15	_	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	15	_	20	_	20		25		ns	
CAS Hold Time	t <sub>CSH</sub>	60		70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10		10	_	10		ns	
OE to Din Delay Time	todd	15	_	20	_	20	_	25		ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	0	_	0	_	ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	_	16	ms	
Refresh Period (L-Version)	t <sub>REF</sub>		128		128	_	128	_	128	ms	
Refresh Period (SL-Version)	t <sub>REF</sub>		16		16		16		16	ms	

#### **Read Cycle**

P	C 1 1		400A-6	HM514	1400A-7	HM514	400A-8	HM514	400A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umi	Note
Access Time from RAS	tRAC	_	60		70	_	80	_	100	ns	2, 3, 17
Access Time from CAS	t <sub>CAC</sub>	_	15	_	20		20		25	ns	3, 4, 13, 17
Access Time from Address	$t_{AA}$	_	30	_	35	_	40	_	45	ns	3, 5, 13, 17
Access Time from $\overline{OE}$	toac	_	15		20		20	_	25	ns	3, 17
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	0		ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0		0	_	0	_	ns	18
Read Command Hold Time to RAS	tRRH	0	_	0		0		0		ns	18
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	20	0	20	0	25	ns	6
Output Buffer Turn-off to OE	t <sub>OFF2</sub>	0	15	0	20	0	20	0	25	ns	6
CAS to D <sub>in</sub> Delay Time	$t_{CDD}$	15		20		20		25		ns	

# Write Cycle

D	C1-1	HM514	1400A-6	HM514	400A-7	HM514	1400A-8	HM514	400A-10	TT!4	NI-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	15	_	20	_	ns	
Write Command Pulse Width	twp	10	_	10	_	10	_	20		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15	_	20		20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15		20		ns	11

# Read-Modify-Write Cycle

Parameter	S1	HM514400A-6		HM514	400A-7	HM514	400A-8	HM514	400A-10	T T : 4	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRWC	150	_	180	_	200		245	_	ns	
RAS to WE Delay Time	tRWD	80	_	95	_	105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	35	_	45	_	45		60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	50		60		65	_	80	_	ns	10
OE Hold Time from WE	t <sub>OEH</sub>	15	_	20	_	20	_	25	_	ns	

# Refresh Cycle

Demonstra	C1	HM514	1400A-6	HM514	1400A-7	HM514	1400A-8	HM514	400A-10	T I i 4	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	tCPN	10	_	10	_	10	_	10	_	ns	

# Fast Page Mode Cycle

D			1400A-6	HM514	1400A-7	HM514	1400A-8	HM514	400A-10	TT-:4	NT-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	$t_{CP}$	10	_	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC		100000	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>		35	_	40		45		50	ns	3, 13, 17
RAS Hold Time from CAS Precharge	tRHCP	35	_	40	_	45	_	50	_	ns	
Fast Page Mode Read- Modify-Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	55	_	65		70	_	85	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	80	_	95	_	100		110	_	ns	

273

#### **Test Mode Cycle**

Parameter	C1-1	HM514400A-6		HM514	1400A-7	HM514	400A-8	HM514	Unit	Mata	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup time	tws	0		0	_	0		0	_	ns	
Test Mode WE Hold Time	twH	10	_	10	_	10	_	10	_	ns	


#### **Counter Test Cycle**

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514	400A-8	HM514	400A-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40		40		40	_	50		ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 6. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
  - 7. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
  - 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits ... CA0. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

#### **TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




# • Fast Page Mode Delayed Write Cycle




# • Fast Page Mode Read-Modify-Write Cycle




### • TEST MODE CYCLE




# • Test Mode Set Cycle WE And CAS Before RAS Refresh




# • Test Mode Reset Cycle CAS Before RAS Refresh Cycle




# RAS Only Refresh Cycle



# CAS Before RAS Refresh Counter Check Cycle (Read)



# **CAS** Before **RAS** Refresh Counter Check Cycle (Write)



# HM514100 Series

### 4,194,304-Word x 1-Bit Dynamic Random Access Memory

#### **BESCRIPTION**

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514100 has realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Access Time .......80 ns/100 ns/120 ns (max)

• Low Power Dissipation

Fast Page Mode Capability

• 3 Variations of Refresh

RAS Only Refresh
CAS Before RAS Refresh

Hidden Refresh


Test Function

#### **■ ORDERING INFORMATION**


Part No.	Access	Package
HM514100JP-8	80 ns	350 mil 20-pin
HM514100JP-10	100 ns	Plastic SOJ
HM514100JP-12	120 ns	(CP-20DA)
HM514100ZP-8	80 ns	400 mil 20-pin
HM514100ZP-10	100 ns	Plastic ZIP
HM514100ZP-12	120 ns	(ZP-20)

### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground



### **■ PIN OUT**



289

### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Disspation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **ELECTRICAL CHARACTERISTICS**

# $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	$v_{iH}$	2.4		6.5	v	1
Input Low Voltage	$v_{IL}$	- 2.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

Donomostor	Cumb al	HM51	4100-8	HM514	100-10	HM514	100-12	Unit	Test Condition	Nata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Condition	Note
Operating Current	I <sub>CC1</sub>		90	_	80	_	70	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Current	Ī	_	2		2	_	2	mA	$\begin{array}{l} \underline{TTL} \; \underline{Interface} \\ \overline{RAS}, \overline{CAS} \; = \; V_{IH} \\ D_{out} \; = \; High-Z \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	1	_	1	_	1	mA	$\begin{array}{l} {\rm CMOS\ Interface\ \overline{RAS},} \\ {\rm \overline{CAS}} \geq {\rm V_{CC}} - {\rm 0.2V} \\ {\rm D_{out}} = {\rm High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	90		80	_	70	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5		5		5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		90	_	80	_	70	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	$I_{CC7}$	_	90	_	80	_	70	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-out)	Co		7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

# • AC Characteristics ( $T_A=0$ to $+70^{\circ}$ C, $V_{CC}=5V\pm10\%$ , $V_{SS}=0$ V)1, 12, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Daniel	6 1 1	HM5	14100-8	HM51	14100-10	HM51	14100-12		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150	_	180	_	210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	70	_	80	_	ns	
RAS Pulse Width	tRAS	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	12	_	15	_	15		ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15		20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	tRAD	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	5		10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	ms	

# **Read Cycle**

Parameter	Cumbal	HM51	4100-8	HM51	4100-10	HM51	4100-12	Unit	Note	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit		
Access Time from RAS	tRAC	_	80		100	_	120	ns	2, 3, 16	
Access Time from CAS	tCAC	_	25	_	25	_	30	ns	3, 4, 14	
Access Time from Address	t <sub>AA</sub>		40		45	_	55	ns	3, 5, 14, 16	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns		
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns		
Read Command Hold Time to RAS	tRRH	10		10	_	10	_	ns		
Column Address to RAS Lead Time	tRAL	40	_	45	_	55	_	ns		
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	20	0	25	0	30	ns	6	

# Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Ullit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	20	_	25	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	25	_	25	_	30		ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15		20	_	25	_	ns	11

# Read-Modify-Write Cycle

Parameter Symbol	Cumbal	HM514100-8		HM514100-10		HM514100-12		Unit	Note
Farameter	Syllidoi	Min	Max	Min	Max	Min	Max	Om	Note
Read-Modify-Write Cycle Time	tRWC	180	_	210	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	80	_	100	_	120		ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	25	_	25	_	30	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	40	_	45	_	55		ns	10

### Refresh Cycle

Parameter Symbo	Count of	HM514100-8		HM514100-10		HM514100-12		TT-:4	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	14016
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20		25		ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10		ns	

### Fast Page Mode Cycle

Parameter	Cumb at	HM:	514100-8	HM514100-10		HM514100-12		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Mın	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	tACP	_	50	_	50	_	60	ns	14, 16
RAS Hold Time from CAS Precharge	tRHCP	50	_	50	_	60	_	ns	

### Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM51	HM514100-8		HM514100-10 H		4100-12	I Imit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	85	_	85		100	_	ns	

### **Test Mode Cycle**

Parameter	Complean	HM51	4100-8	HM51	4100-10	HM514100-12		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	twH	20	_	20	_	20	_	ns	

### **Counter Test Cycle**

Parameter	Symbol	HM51	4100-8	HM51	4100-10	HM51	4100-12	Unit	Note
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Cint	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	50		60		ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ T<sub>RCD</sub> (max) and t<sub>RAD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.


- 12. An initial pause of 100  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 13. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
- 16. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

#### **■ TIMING WAVEFORMS**


# Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • Hidden Refresh Cycle




# CAS Before RAS Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle




# • Fast Page Delayed Write Cycle




# • Fast Page Mode Read-Modify-Write Cycle



# • Test Mode Cycle




# • Test Mode Set Cycle




### **■ TEST MODE RESET CYCLE**


# • CAS Before RAS Refresh Cycle




# • RAS Only Refresh Cycle



# • CAS Before RAS Refresh Counter Check Cycle (READ)



# • CAS Before RAS Refresh Counter Check Cycle (WRITE)



### ■ 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 Megabit DRAM with the exception of the following parameters.

Item	Conditions	Spec.
Type No.	4M x 1	HM514100LJP/LZP
Type No.	1M x 4	IIMS14100ES17EES1
Temperature		0-55°C
I <sub>CC2</sub> (Standby CMOS Interface)	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE} \ge V_{CC} - 0.2V$ Other Pin $\ge V_{CC} - 0.2V$ or $\le 0.2V$ (Address and $D_{in}$ is Stable) $D_{out}$ : High-Z	200 μ <b>Α Μ</b> αχ
I <sub>CC10</sub> (Standby with CBR Refresh)	$t_{RC} = 125 \mu s, t_{RAS} \le 1 \mu s$ $V_{IL1} \ge V_{CC} - 0.2V, V_{IL} \le 0.2V$ $\overline{WE}$ and $\overline{OE} = V_{IH}$ , Address and $D_{in}$ is Stable $D_{out}$ : High-Z	300 μ <b>Α Μ</b> ax
Refresh t <sub>REF</sub>		128 ms

<sup>\*</sup>only for 1M x 4.

# HM514100JP/ZP-7

### 4,194,304-Word x 1-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514100 has realized higher density, higher performance and various functions by employing 0.8 µm CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed ac-

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%, -5%)
- High Speed

Low Power Dissipation

• Fast Page Mode Capability

· 3 Variations of Refresh

RAS Only Refresh

CAS Before RAS Refresh Hidden Refresh


Test Function

#### **■ ORDERING INFORMATION**


Part No.	Access	Package
НМ514100ЈР-7	70 ns	350 mil 20-pin Plastic SOJ (CP-20DA)
HM514100ZP-7	70 ns	400 mil 20-pin Plastic ZIP (ZP-20)

### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power (+5V)
$v_{ss}$	Ground



### PIN OUT



### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Disspation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

# $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.75	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 2.0	_	0.8	V	1

Note: 1. All voltage referenced to VSS.

# DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , -5%, $V_{SS} = 0V$ )

Parameter	County of	HM51	4100-7	Unit	Test Condition	Note
Parameter	Symbol	Min	Max	Unit	Test Condition	Note
Operating Current	I <sub>CC1</sub>	_	100	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Cymant	1	_	2	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>	_	1	mA	$\begin{array}{c} \text{CMOS Interface } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	100	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	100	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	100	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	μΑ	$0V \le V_{out} \le 7V$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	v	$High I_{out} = -5  mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition. 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

- 3. Address can be changed once or less  $\overline{CAS} = V_{IH}$ .

### • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ , -5%)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-out)	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{CAS} = V_{IH}$  to disable  $D_{OUT}$ .

# AC Characteristics ( $T_A=0$ to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm10\%$ , -5%, $V_{SS}=0$ V)1. 12, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

P	6 1 1	HM:	514100-7	TT 14	Note
Parameter	Symbol	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	140	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	ns	
Column Address Setup Time	tASC	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	40	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	ns	7
Refresh Period	tREF	_	16	ms	

# **Read Cycle**

Powerton	Sumb al	HM51	14100-7	Unit	Note
Parameter	Symbol	Min	Max	Omt	Note
Access Time from RAS	tRAC	_	70	ns	2, 3, 16
Access Time from CAS	t <sub>CAC</sub>		25	ns	3, 4, 14
Access Time from Address	t <sub>AA</sub>	_	40	ns	3, 5, 14, 16
Read Command Setup Time	t <sub>RCS</sub>	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0		ns	
Read Command Hold Time to RAS	trrh	0	_	ns	
Column Address to RAS Lead Time	tRAL	40	_	ns	
Output Buffer Turn-off Time	toff	0	20	ns	6

### Write Cycle

Description	Symbol	HM514100-7		Unit	Note
Parameter		Min	Max	Ont	Note
Write Command Setup Time	t <sub>WCS</sub>	0	_	ns	10
Write Command Hold Time	twcH	15	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	\	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	ns	11

# Read-Modify-Write Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max	Oint	14016
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	170	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	70	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	25		ns	10
Column Address to WE Delay Time	tAWD	40		ns	10

### Refresh Cycle

Parameter	9.1.1	HM51	14100-7	Unit	Note
	Symbol	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	15	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	ns	

### Fast Page Mode Cycle

Parameter	Symbol	HM514100-7		TT '	NT.
		Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50	ns	14, 16
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	50	_	ns	

### Fast Page Mode Read-Modify-Write Cycle

Dominion	Symbol	HM51	4100-7	Unit	Note
Parameter		Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	85		ns	

### **Test Mode Cycle**

Parameter Symbol	C11	HM51	4100-7	Unit	Note
	Symbol	Min	Max		
Test Mode WE Setup Time	tws	0	_	ns	
Test Mode WE Hold Time	t <sub>WH</sub>	20		ns	

### Counter Test Cycle

Parameter	Symbol	HM51	4100-7	Unit	Note
		Min	Max		
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.




- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 13.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
- 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
- 16. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

#### **TIMING WAVEFORMS**


### Read Cycle



# • Early Write Cycle




# • Delayed Write Cycle




307


# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • Hidden Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle




# • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



### **■ TEST MODE CYCLE**




# • Test Mode Set Cycle




### **■ TEST MODE RESET CYCLE**


# • CAS Before RAS Refresh Cycle



# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Counter Check Cycle (READ)



313

### • CAS Before RAS Refresh Counter Check Cycle (WRITE)



#### ■ 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 megabit DRAM with the exception of the following parameters.

Item	Conditions	Spec.
Type No.	4M x 1	HM514100LJP/LZP
Type Ivo.	1M x 4	TIMIST TROOLST / LEST
Temperature	_	0-55°C
I <sub>CC2</sub> (Standby CMOS Interface)	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE} \ge V_{CC} - 0.2V$ Other Pin $\ge V_{CC} - 0.2V$ or $\le 0.2V$ (Address and $D_{in}$ is Stable) $D_{out}$ : High-Z	200 μ <b>Α Μ</b> ax
I <sub>CC10</sub> (Standby with CBR Refresh)	$t_{RC} = 125 \mu s, t_{RAS} \le 1 \mu s$ $V_{IL1} \ge V_{CC} - 0.2V, V_{IL} \le 0.2V$ $\overline{WE}$ and $\overline{OE} = V_{IH}$ , Address and $D_{in}$ is Stable $D_{out}$ : High-Z	300 μ <b>Α Μ</b> ax
Refresh		128 ms
$t_{REF}$		120 ms

<sup>\*</sup>only for 1M x 4.

# HM514100L Series Low Power Version

4,194,304-Word x 1-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514100 has realized high density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed ac-

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation

- Fast Page Mode Capability
- 1,024 Refresh Cycles......(128 ms)
- · 3 Variations of Refresh

RAS Only Refresh CAS Before RAS Refresh


- Hidden Refresh
- Test Function
- Battery Back Up Operation

#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514100LJP-8	80 ns	350 mil 20-pin
HM514100LJP-10	100 ns	Plastic SOJ
HM514100LJP-12	120 ns	(CP-20DA)
HM514100LZP-8	80 ns	400 mil 20-pin
HM514100LZP-10	100 ns	Plastic ZIP
HM514100LZP-12	120 ns	(ZP-20)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground



### **■ PIN OUT**





#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4		6.5	V	1
Input Low Voltage	$v_{IL}$	- 2.0	_	0.8	V	1

Note: 1. All voltage referenced to VSS.

### $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

D	6 1 1	HM5	14100-8	HM51	4100-10	HM51	4100-12	TT	Total Com diditions	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
		_	2	_	2	_	2	mA	TTL Interface $\overline{RAS}$ , $\overline{CAS} = V_{IH}$ , $D_{out} = High-Z$	
Standby Current	$I_{CC2}$	_	200		200	_	200	μΑ	$\begin{array}{l} \underline{CMOS\ Interface\ \overline{RAS},\ \overline{CAS}\ and} \\ \overline{WE} \geq V_{CC} - 0.2V\ or \leq 0.2V, \\ \underline{Address\ and\ D_{in}:\ Stable,} \\ \underline{D_{out}\ =\ High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	90	_	80	_	70	mA	t <sub>RC</sub> = Min	2
Standby Current	$I_{CC5}$		5	_	5	_	5	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{out} = Enable$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	90	_	80	_	70	mA	$t_{RC} = Min$	
Fast Page Mode Current	$I_{CC7}$		90	_	80		70	mA	$t_{PC} = Min$	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>	_	300	_	300	_	300	μΑ	$\begin{array}{l} t_{RC} = 125~\mu s, t_{RAS} \leq 1~\mu s \\ V_{CC} - 0.2V \leq V_{IH} \leq 6.5V, \\ 0V \leq V_{IL} \leq 0.2V \\ \overline{WE} = V_{IH}, \text{Address and} \\ D_{in}; \text{Stable, } D_{out} = \text{High-Z} \end{array}$	
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>oh</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	VOL	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- Address can be changed once or less while CAS = V<sub>IL</sub>.
   Address can be changed once or less CAS = V<sub>IH</sub>.

### • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>		7	pF	1
Output Capacitance (Data-out)	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .



# • AC Characteristics ( $T_A=0$ to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm$ 10%, $V_{SS}=0$ V)1. 12, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

P	C11	HM5	14100-8	HM51	4100-10	HM514	100-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	tRC	150	_	180	_	210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60		70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	12	_	15		15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0		ns	
Column Address Hold Time	tCAH	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	tRAD	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	10	_	10		ns	
Transition Time (Rise and Fall)	$t_{\mathrm{T}}$	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	128	_	128	_	128	ns	

### **Read Cycle**

Parameter	Symbol	HM514100-8		HM51	4100-10	HM514100-12		Unit	Note	
T ditamosts	Dymoor	Min	Max	Min	Max	Min	Max		11000	
Access Time from RAS	tRAC	_	80	-	100		120	ns	2, 3, 16	
Access Time from CAS	tCAC	_	25	_	25		30	ns	3, 4, 14	
Access Time from Address	t <sub>AA</sub>	_	40	_	45		55	ns	3, 5, 14, 16	
Read Command to Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns		
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns		
Read Command Hold Time to RAS	t <sub>RRH</sub>	10	_	10	_	10	_	ns		
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45	_	55	_	ns		
Output Buffer Turn-off Time	toff	0	20	0	25	0	30	ns	6	

### Write Cycle

Domomotor	Sumb al	HM514100-8		HM514	100-10	HM514	100-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0		0	_	0		ns	10
Write Command Hold Time	twcH	15	_	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	tRWL	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	tCWL	25	_	25	_	30	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	25	_	ns	11

### Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514	100-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Cint	14016
Read-Modify-Write Cycle Time	tRWC	180	_	210	_	245	_	ns	
RAS to WE Delay Time	tRWD	80	_	100	_	120	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	25	_	25		30	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	40	_	45	_	55	_	ns	10

### Refresh Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514	100-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Ont	14010
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10		10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20		20	_	25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10		10		10	_	ns	

### Fast Page Mode Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514	100-12	Unit	Note
rarameter		Min	Max	Min	Max	Min	Max	Omi	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50	_	50		60	ns	14, 16
RAS Hold Time from CAS Precharge	tRHCP	50	_	50		60	_	ns	

### Fast Page Mode Read-Modify-Write Cycle

Da	C11	HM514100-8		HM514100-10		HM514	100-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	85	_	85		100	_	ns	

# **Test Mode Cycle**

D	Cromb of	HM514100-8		HM514100-10		HM514	100-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	tws	0	_	0	_	0		ns	
Test Mode WE Hold Time	t <sub>WH</sub>	20	_	20	_	20	_	ns	

### **Counter Test Cycle**


Parameter	Symbol	HM514100-8		HM514100-10		HM514	100-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Omi	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40		50		60		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRwD, tcwD and tAwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 13. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of tAA or tCAC or tACP.
  - 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA<sub>10</sub>, CA<sub>10</sub> and CA<sub>0</sub>. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is  $D_{out}$  and data input pin is  $D_{in}$ . In order to end this test mode operation, perform a  $\overline{RAS}$  only refresh cycle or a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle.
  - 16. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




### **■ TIMING WAVEFORMS**


# • Read Cycle (1)




### • Early Write Cycle (2)




### • Delayed Write Cycle (3)




### • Read-Modify-Write Cycle (4)




### • RAS Only Refresh Cycle (5)




### • Hidden Refresh Cycle (6)




### • CAS Before RAS Refresh Cycle (7)




### • Fast Page Mode Read Cycle (8)




### • Fast Page Mode Early Write Cycle (9)




# • Fast Page Delayed Write Cycle (10)




### • Fast Page Mode Read-Modify-Write Cycle (11)




### • Test Mode Cycle




### • Test Mode Set Cycle (1)




### • Test Mode Reset Cycle (2)




### • RAS Only Refresh Cycle



### • CAS Before RAS Refresh Counter Check Cycle (READ)



### • CAS Before RAS Refresh Counter Check Cycle (WRITE)



# **HM514101 Series**

#### 4,194,304-Word x 1-Bit Dynamic Random Access Memory

#### **DESCRIPTION**

The Hitachi HM514101 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514101 has realized higher density, higher performance and various functions by employing 0.8 µm CMOS process technology and some new CMOS circuit design technologies. The HM514101 offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM514101 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**


- Single 5V (±10%)
- · High Speed Access Time .......80 ns/100 ns/120 ns (max) Low Power Dissipation
- Nibble Mode Capability
- · 3 Variations of Refresh
  - RAS Only Refresh CAS Before RAS Refresh
  - Hidden Refresh
- Test Function

#### **ORDERING INFORMATION**


Part No.	Access Time	Package
HM514101JP-8	80 ns	350 mil 20-pin
HM514101JP-10	100 ns	Plastic SOJ
HM514101JP-12	120 ns	(CP-20DA)
HM514101ZP-8	80 ns	400 mil 20-pin
HM514101ZP-10	100 ns	Plastic ZIP
HM514101ZP-12	120 ns	(ZP-20)

#### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
$D_{in}$	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power ( + 5V)
$V_{SS}$	Ground



#### **■ PIN OUT**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

### Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	$v_{IH}$	2.4		6.5	V	1
Input Low Voltage	V <sub>IL</sub>	- 2.0		0.8	V	1

Note: 1. All voltage referenced to VSS.

### $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

Parameter	Symbol	HM51	4101-8	HM514	101-10	HM514	101-12	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Current	T		2	_	2	-	2	mA	$\begin{array}{l} {\text{TTL Interface}} \\ {\text{RAS}, \overline{\text{CAS}}} = {\text{V}_{\text{IH}}}, \\ {\text{D}_{\text{out}}} = {\text{High-Z}} \end{array}$	
Standoy Current	I <sub>CC2</sub>		1	_	1	_	1	mA	$\begin{array}{l} \text{CMOS Interface } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		90		80	_	70	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	mA	$\begin{array}{l} \overline{RAS} = V_{IH}, \\ \overline{CAS} = V_{IL}, \\ D_{out} = Enable \end{array}$	1
CAS Before RAS Refresh Current	$I_{CC6}$		90		80	_	70	mA	t <sub>RC</sub> = Min	
Nibble Mode Current	$I_{CC8}$	_	90	_	80	_	70	mA	$t_{NC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

### • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7:	pF	1
Output Capacitance (Data-out)	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C,  $V_{CC} = 5V~\pm10\%,\,V_{SS} = 0V)^{1,~12,~13}$ 

### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

P	9 1 1	HM5	14101-8	HM51	14101-10	HM51	4101-12	TT 1.	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150	_	180	_	210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	70	_	80		ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0		ns	
Row Address Hold Time	tRAH	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0		0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS Hold Time	tRSH	25		25		30	_	ns	
RAS to Column Address Delay Time	tRAD	17	40	20	55	20	65	ns	9
CAS Hold Time	t <sub>CSH</sub>	80		100		120	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	tREF	-	16	_	16		16	ms	

### **Read Cycle**

Parameter	Complete 1	HM51	4101-8	HM51	4101-10	HM51	4101-12	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Access Time from RAS	tRAC		80	_	100	_	120	ns	2, 3, 14
Access Time from CAS	t <sub>CAC</sub>	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	40	_	45	_	55	ns	3, 5, 14
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to $\overline{RAS}$	t <sub>RRH</sub>	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	40	-	45	_	55	_	ns	
Output Buffer Turn-off Time	toff	0	20	0	25	0	30	ns	6

### **Write Cycle**

Parameter	S1	HM514101-8		HM514101-10		HM51	4101-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	tcwL	25	l –	25	_	30	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	25	_	ns	11

### Read-Modify-Write Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM51	4101-12	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Ont	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	180	_	210	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	80	_	100	_	120	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	25	_	25	_	30	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	40	_	45	<del>-</del>	55	_	ns	10

#### Refresh Cycle

Parameter	Symbol	HM51	HM514101-8		HM514101-10		4101-12	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	11010
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20		25		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10		10		ns	

### Nibble Mode Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM51	4101-12	Unit	Note
rarameter		Min	Max	Min	Max	Min	Max	Ulit	Note
Nibble Mode Access Time	t <sub>NAC</sub>	_	25	_	25		30	ns	
Nibble Mode Cycle Time	t <sub>NC</sub>	45		45		55	_	ns	
Nibble Mode CAS Precharge Time	tNCP	10	_	10	_	15	_	ns	
Nibble Mode CAS Pulse Width	t <sub>NCA</sub>	25		25	_	30	_	ns	
Nibble Mode RAS Hold Time	t <sub>NRSH</sub>	25	_	25	_	30		ns	

#### Nibble Mode Read-Modify-Write Cycle

Parameter	Ch al	HM514101-8		HM514101-10		HM514101-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Nibble Mode Read-Modify-Write Cycle Time	tNRWC	75	_	75		90		ns	
Nibble Mode Write Command to CAS Lead Time	t <sub>NCWL</sub>	25	_	25		30	_	ns	
Nibble Mode CAS to WE Delay Time	t <sub>NCWD</sub>	- 25	_	25		30		ns	

#### **Test Mode Cycle**

Parameter	C11	HM514101-8		HM514101-10		HM514	4101-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Oilit	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	t <sub>WH</sub>	20		20	_	20	_	ns	

#### **Counter Test Cycle**


Parameter	Chal	HM514101-8		HM514101-10		HM514	4101-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	50	_	60		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RCD</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.


- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 13. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CAO. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
- 14. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>NAC</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

#### **■ TIMING WAVEFORMS**


#### • Read Cycle (1)




### • Early Write Cycle (2)




### • Delayed Write Cycle (3)




### • Read-Modify-Write Cycle (4)




# • RAS Only Refresh Cycle (5)




### • Hidden Refresh Cycle (6)




# • CAS Before RAS Refresh Cycle (7)




### • Nibble Mode Read Cycle (8)




### • Nibble Mode Early Write Cycle (9)




### • Nibble Mode Delayed Write Cycle (10)




### • Nibble Mode Read-Modify-Write Cycle (11)



### • Test Mode Cycle




### **Test Mode Set Cycle (1)**




### • Test Mode Reset Cycle (2)


### **CAS** Before **RAS** Refresh Cycle




### **RAS** Only Refresh Cycle



### • CAS Before RAS Refresh Counter Check Cycle (READ)



# • CAS Before RAS Refresh Counter Check Cycle (WRITE)



### 4,194,304-Word x 1-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514101A is a CMOS dynamic RAM organized as 4,194,304-word x 1-bit. HM514101A has realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514101A offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM514101A to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.


#### **■ FEATURES**

- Single 5V (±10%)
- High Speed


Access Time .......70 ns/80 ns/100 ns (max)

• Low Power Dissipation

- Nibble Mode Capability
- 3 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
  Hidden Refresh
- Test Function








#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514101AJ-7	70 ns	350 mil 20-pin
HM514101AJ-8	80 ns	Plastic SOJ
HM514101AJ-10	100 ns	(CP-20DA)
HM514101AS-7	70 ns	300 mil 20-pin
HM514101AS-8	80 ns	Plastic SPJ
HM514101AS-10	100 ns	(CP-20D)
HM514101AZ-7	70 ns	400 mil 20-pin
HM514101AZ-8	80 ns	Plastic ZIP
HM514101AZ-10	100 ns	(ZP-20)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power ( + 5V)
$v_{SS}$	Ground

#### **■ PIN OUT**





### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

### $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm 10\%$ , V<sub>SS</sub> = 0V)

Parameter	S1	HM514	101A-7	HM514	101A-8	HM5141	101A-10	TT	T4 C 1'4'	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	$\begin{aligned} & \text{Test Conditions} \\ & & \text{RAS, CAS Cycling} \\ & & \text{tr}_{RC} = \text{Min} \\ & & \text{TTL Interface} \\ & & \text{RAS, CAS} = \text{V}_{\text{IH}}, \\ & & \text{D}_{\text{out}} = \text{High-Z} \\ & & \text{CMOS Interface, RAS, CAS} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ & & \text{D}_{\text{out}} = \text{High-Z} \\ & & \text{tr}_{RC} = \text{Min} \\ & & & \text{RAS} = \text{V}_{\text{IH}}, \\ & & \text{CAS} = \text{V}_{\text{IL}}, \\ & & \text{D}_{\text{out}} = \text{Enable} \\ \\ & & \text{tr}_{RC} = \text{Min} \end{aligned}$	Note
Operating Current	I <sub>CC1</sub>		100	_	90		80	mA		1, 2
Standby Current	T	_	2	_	2		2	mA	$\overline{RAS}$ , $\overline{CAS} = V_{IH}$ ,	
Standoy Current	I <sub>CC2</sub>	-	- 1 - 1		1	mA				
RAS Only Refresh Current	$I_{CC3}$	_	100	_	90	_	80	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	mA	$\overline{\text{CAS}} = V_{\text{IL}}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	100		90		80	mA	t <sub>RC</sub> = Min	
Nibble Mode Current	I <sub>CC8</sub>		100	_	90	_	80	mA	t <sub>NC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	<b>— 10</b>	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	<b>– 10</b>	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

- Address can be changed ≤ 1 time while RAS = V<sub>IL</sub>.
   Address can be changed ≤ 1 time while CAS = V<sub>IH</sub>.

### • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-out)	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

# • AC Characteristics ( $T_A=0$ to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm10\%$ , $V_{SS}=0$ V)1, 12, 13 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	C11	HM514	101A-7	HM514	101A-8	HM5141	01A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	60	_	70	_	ns	
RAS Pulse Width	tRAS	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	10	_	10	_	15		ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	8
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25		ns	
RAS to Column Address Delay Time	tRAD	15	35	15	40	20	55	ns	9
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16		16	ms	

### **Read Cycle**

Parameter	Symbol	HM514	101A-7	HM514	\$101 <b>A</b> -8	HM5141	01A-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70	_	80	_	100	ns	2, 3, 14
Access Time from CAS	t <sub>CAC</sub>		20		20		25	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5, 14
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	trrh	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	35	_	40	_	45		ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	20	0	20	0	25	ns	6

### **Write Cycle**

Parameter	Countral	HM514101A-7		HM514101A-8		HM5141	101A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Write Command Setup Time	twcs	0		0	_	0	_	ns	10
Write Command Hold Time	twcH	15		15	_	20		ns	
Write Command Pulse Width	twp	10	_	10	_	20		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20		20	_	25	_	ns	
Write Command to CAS Lead Time	tCWL	20	_	20	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15	_	20	_	ns	11

### **Read-Modify-Write Cycle**

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	14010
Read-Modify-Write Cycle Time	tRWC	155		175	_	210	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	70		80	_	100	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	20	_	20		25	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	35	_	40	_	45		ns	10

### **Refresh Cycle**

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Om	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10		10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10		10	_	10	_	ns	

### **Nibble Mode Cycle**

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Omt	Note
Nibble Mode Access Time	t <sub>NAC</sub>		20	_	25	_	25	ns	
Nibble Mode Cycle Time	t <sub>NC</sub>	40	_	45	_	45	_	ns	
Nibble Mode CAS Precharge Time	tNCP	10	_	10	_	10	_	ns	
Nibble Mode CAS Pulse Width	tNCA	20	_	25	_	25	-	ns	
Nibble Mode RAS Hold Time	tNRSH	20	_	25	_	25		ns	

### Nibble Mode Read-Modify-Write Cycle

Parameter	C11	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Nibble Mode Read-Modify-Write Cycle Time	t <sub>NRWC</sub>	55		75		75	_	ns	
Nibble Mode Write Command to CAS Lead Time	t <sub>NCWL</sub>	20		25		25	_	ns	
Nibble Mode CAS to WE Delay Time	t <sub>NCWD</sub>	20		25		25	_	ns	

#### **Test Mode Cycle**

D	Ch1	HM514101A-7		HM514101A-8		HM5141	101A-10	Unit	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	tws	10	_	10	_	10		ns	

#### **Counter Test Cycle**


Parameter Symbol	Cromata at	HM514101A-7		HM514101A-8		HM5141	101A-10	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	40	_	50	_	ns	i

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, trwp, tcwp and tawp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. An initial pause of 100 µs is required after power-up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 13. Test mode operation specified in this data sheet is 8-bit test function with control address bits—RA10, CA10 and CA0 being don't care. This test mode operation can be performed by  $\overline{WE}$  and  $\overline{CAS}$  before  $\overline{RAS}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits match each other, the condition of the output data is high level. When the state of test bits do not match, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 14. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>NAC</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




### **TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




#### • Delayed Write Cycle




## • Read-Modify-Write Cycle




## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Hidden Refresh Cycle




#### • Nibble Mode Read Cycle




## • Nibble Mode Early Write Cycle




## • Nibble Mode Delayed Write Cycle




#### • Nibble Mode Read-Modify-Write Cycle



## • Test Mode Cycle




# • Test Mode Set Cycle WE and CAS Before RAS Refresh Cycle




## Test Mode Reset Cycle


## CAS Before RAS Refresh Cycle




## **RAS** Only Refresh Cycle



## • CAS Before RAS Refresh Counter Check Cycle (Read)



## • CAS Before RAS Refresh Counter Check Cycle (Write)



## HM514400 Series

1,048,576-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514400 is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514400 has realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514400 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Access Time .......80 ns/100 ns/120 ns (max)

Low Power Dissipation
 Astice Made

• Fast Page Mode Capability

• 3 Variations of Refresh

RAS Only Refresh

CAS Before RAS Refresh

Hidden Refresh


Test Function

#### **■ ORDERING INFORMATION**


Part No.	Access	Package
HM514400JP-8	80 ns	350 mil 20-pin
HM514400JP-10	100 ns	Plastic SOJ
HM514400JP-12	120 ns	(CP-20DA)
HM514400ZP-8	80 ns	400 mil 20-pin
HM514400ZP-10	100 ns	Plastic ZIP
HM514400ZP-12	120 ns	(ZP-20)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
v <sub>cc</sub>	Power ( + 5V)
V <sub>SS</sub>	Ground



#### **■ PIN OUT**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	$v_{\mathrm{T}}$	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Paramete	r	Symbol	Min	Тур	Max	Unit	Note
C		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		$v_{\rm CC}$	4.5	5.0	5.5	v	1
Input High Voltage		$v_{IH}$	2.4	_	6.5	v	1
Input Low Voltage	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	v	1
Input Low Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	V	1

Note: 1. All voltage referenced to VSS.

## $\bullet$ DC Electrical Characteristics (T\_A = 0 to $+70^{\circ}$ C, V\_{CC} = 5V $\pm 10\%$ , V\_{SS} = 0V)

Parameter	Cumbal	HM51	4400-8	HM514	400-10	HM514	1400-12	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Oilit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>		90	_	80	_	70	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Standby Current	T	_	2		2	_	2	mA	$\begin{array}{l} {\text{TTL Interface}} \\ {\text{RAS}, \overline{\text{CAS}}} = V_{\text{IH}} \\ {D_{out}} = {\text{High-Z}} \end{array}$	
Standby Current	I <sub>CC2</sub>		1		1	_	1	mA	$\begin{array}{l} \text{CMOS Interface } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$		90	_	80		70	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5		5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		90	_	80	_	70	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>		90	_	80	_	70	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	<b>– 10</b>	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

## • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	$C_{I2}$	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .



## $\bullet$ AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)1, 14, 15, 16

## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Sumah al	HM5	14400-8	HM51	4400-10	HM51	4400-12	Tinia	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150	_	180	_	210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	12	_	15	_	15		ns	
Column Address Setup Time	tASC	0	_	0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	40	20	55	20	65	ns	9
RAS Hold Time	t <sub>RSH</sub>	25	_	25	_	30		ns	
CAS Hold Time	t <sub>CSH</sub>	80		100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	10	_	10	_	ns	
OE to Din Delay Time	todd	20	_	25	_	30	_	ns	
OE Delay Time from D <sub>in</sub>	t <sub>DZO</sub>	0	_	0		0		ns	
CAS Setup Time from Din	tDZC	0	_	0	_	0		ns	
Transition Time (Rise and Fall)	$t_{ m T}$	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	ms	

## **Read Cycle**

D	G11	HM51	4400-8	HM51	4400-10	HM51	4400-12	Unit	NI
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	80	_	100	_	120	ns	2, 3, 17
Access Time from CAS	tCAC	_	25	_	25	_	30	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>		40	_	45	_	55	ns	3, 5, 13, 16
Access Time from $\overline{OE}$	toac	_	25	_	25	_	30	ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	0	_	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	tRCH	0	_	0		0	_	ns	
Read Command Hold Time to RAS	trrh	10	_	10	_	10	_	ns	-
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	25	0	30	ns	6
Output Buffer Turn-off to $\overline{OE}$	t <sub>OFF2</sub>	0	20	0	25	0	30	ns	6
CAS to Din Delay Time	tCDD	20	_	25	_	30	_	ns	

## Write Cycle

Parameter	Camaba 1	HM514400-8		HM514400-10		HM514400-12		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0		0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20		25		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	25		25	_	30	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	25	_	25		30	_	ns	
Data-in Setup Time	$t_{DS}$	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	20		25		ns	11

#### Read-Modify-Write Cycle

Parameter	Completed	HM514400-8		HM514400-10		HM514400-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRWC	210	_	245	_	285	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	110	_	135	_	160	_	ns	10
CAS to WE Delay Time	tCWD	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70		80		95		ns	10
OE Hold Time from WE	tOEH	25	_	25	_	30	_	ns	

#### Refresh Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ulli	11010
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10		10	_	10		ns	

#### Fast Page Mode Cycle

P	C11	HM5	14400-8	HM514400-10		HM514400-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	tACP	_	50		50	_	60	ns	13, 17
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	50		50	_	60	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	105		110	_	130	_	ns	

#### **Test Mode Cycle**

Parameter	C11	HM514400-8		HM51-	4400-10	HM51	1400-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	tws	0		0		0	_	ns	
Test Mode WE Hold Time	twH	20	_	20	_	20		ns	

#### **Counter Test Cycle**

Parameter	Symbol	HM51	4400-8	HM51	4400-10	HM514	4400-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	50	_	60		ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.



- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
- 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
- 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CAO. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O3 and data input pin is I/O2. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
- 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.


#### ■ TIMING WAVEFORMS

#### Read Cycle







## • Early Write Cycle




## • Delayed Write Cycle




## • Read-Modify-Write Cycle




## • RAS Only Refresh Cycle




## • Hidden Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Fast Page Mode Read Cycle




## • Fast Page Mode Early Write Cycle




## • Fast Page Delayed Cycle




## • Fast Page Mode Read-Modify-Write Cycle



## • Test Mode Cycle




#### • Test Mode Set Cycle




#### • Test Mode Reset Cycle


## **CAS** Before **RAS** Refresh Cycle




## • RAS Only Refresh Cycle



## • CAS Before RAS Refresh Counter Check Cycle (READ)



## • CAS Before RAS Refresh Counter Check Cycle (WRITE)



#### **■ 4M DRAM LOW POWER VERSION**

The specification on the low power version is the same as the standard 4 megabit DRAM with the exception of the following parameters.

Item	Conditions	Specifications	
Type No.	4M x 1	HM514100LJP/LZP	
Type Ivo.	1M x 4	IIIII IIII IIII IIII IIII IIII IIII IIII	
Temperature	_	0-55°C	
I <sub>CC2</sub> (Standby CMOS Interface)	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE} \ge V_{CC} - 0.2V$ Other Pin $\ge V_{CC} - 0.2V$ or $\le 0.2V$ (Address and $D_{in}$ is Stable) $D_{out}$ : High-Z	200 μA max	
I <sub>CC10</sub> (Standby with CBR Refresh)	$t_{RC} = 125 \mu s, t_{RAS} \le 1 \mu s$ $V_{IL1} \ge V_{CC} - 0.2V, V_{IL} \le 0.2V$ $\overline{WE}$ and $\overline{OE} = V_{IH}$ , Address and $D_{in}$ is Stable $D_{out}$ : High-Z	300 μA max	
Refresh t <sub>REF</sub>	_	128 ms	

## HM514400L Series Low Power Version

1,048,576-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514400 is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514400 has realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514400 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Access Time ......80 ns/100 ns/120 ns (max)

Low Power Dissipation

Fast Page Mode Capability

• 1,024 Refresh Cycles.....(128 ms)

· 3 Variations of Refresh

RAS Only Refresh
CAS Before RAS Refresh
Hidden Refresh


- Test Function
- Battery Back Up Operation

#### **■ ORDERING INFORMATION**


Part No.	Access	Package
HM514400LJP-8	80 ns	350 mil 20-pin
HM514400LJP-10	100 ns	Plastic SOJ
HM514400LJP-12	120 ns	(CP-20DA)
HM514400LZP-8	80 ns	400 mil 20-pin
HM514400LZP-10	100 ns	Plastic ZIP
HM514400LZP-12	120 ns	(ZP-20)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
$V_{SS}$	Ground



#### ■ PIN OUT





#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{\rm T}$	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Paramete	r	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	V	
		$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage		$v_{IH}$	2.4	_	6.5	v	1
Input Low Voltage (I/O)	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	v	1
input bon voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

## $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)

D		HM51	4400-8	HM514	400-10	HM514	400-12	TT ':	True Control	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	90		80	_	70	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
		_	2	_	2	_	2	mA	$\begin{array}{l} \underline{TTL \ Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	100
Standby Current	I <sub>CC2</sub>	_	200		200	_	200	μΑ	CMOS Interface $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE} \ge V_{CC} - 0.2V$ or $\le 0.2V$ , Address and $D_{in}$ : Stable, $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	90	_	80	_	70	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>		5	_	5	_	5	mA	$\begin{aligned} \overline{RAS} &= V_{IH}, \\ \overline{CAS} &= V_{IL}, \\ D_{out} &= Enable \end{aligned}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	90		80	_	70	mA	$t_{RC} = Min$	
Fast Page Mode Current	I <sub>CC7</sub>	_	90	_	80	_	70	mA	$t_{PC} = Min$	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>	_	300	_	300	_	300	μΑ	$\begin{array}{l} t_{RC} = 125~\mu s, \\ t_{RAS} \leq 1~\mu s \\ V_{CC} - 0.2V \leq \\ V_{IH} \leq 6.5V, \\ 0V \leq V_{IL} \leq 0.2V, \\ \overline{WE} \ and \ O\overline{E} = V_{IH}, \\ Address \ and \ D_{in}: \ Stable, \\ D_{out} = High-Z \end{array}$	
Input Leakage Current	$I_{LI}$	<b>— 10</b>	10	- 10	10	<b>-</b> 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{out} \le 7V$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )1, 14, 15, 16

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM5	14400-8	HM514400-10		HM514400-12		Unit	Note
Faranietei	Symbol	Min	Max	Min	Max	Min	Max	Oilt	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150		180	_	210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0		0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0		0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15		20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25		30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80	_	100	_	120		ns	
CAS to RAS Precharge Time	tCRP	5	_	10		10	_	ns	
OE to Din Delay Time	todd	20	_	25		30	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0		0	_	ns	
CAS Setup Time from Din	tDZC	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	128	_	128		128	ms	

## **Read Cycle**

P	C11	HM51	4400-8	HM51	4400-10	HM514400-12		Unit	Note	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note	
Access Time from RAS	tRAC	_	80		100	_	120	ns	2, 3, 17	
Access Time from CAS	tCAC	_	25		25	_	30	ns	3, 4, 13, 17	
Access Time from Address	t <sub>AA</sub>	_	40		45	_	55	ns	3, 5, 13, 16, 17	
Access Time from $\overline{OE}$	tOAC	_	25	_	25	_	30	ns		
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns		
Read Command Hold Time to CAS	tRCH	0	_	0	_	0		ns	18	
Read Command Hold Time to RAS	tRRH	10	_	10		10	_	ns	18	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45		55	_	ns		
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	25	0	30	ns	6	
Output Buffer Turn-off to $\overline{\rm OE}$	t <sub>OFF2</sub>	0	20	0	25	0	30	ns	6	
CAS to Din Delay Time	tCDD	20	_	25	_	30	_	ns		

#### Write Cycle

Parameter	Comples 1	HM514400-8		HM514400-10		HM514400-12		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	25		25	_	30	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	25	_	ns	11

## Read-Modify-Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Omt	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	210	_	245	_	285	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	110	_	135		160	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70	_	80	_	95	_	ns	10
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	tOEH	25	_	25	_	30	_	ns	

## Refresh Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20		25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	l –	ns	

## Fast Page Mode Cycle

Parameter	Ch1	HM514400-8		HM514400-10		HM514400-12		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55		65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15		ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	tACP	_	50	_	50	_	60	ns	13, 17
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	50		50	_	60	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	<sup>t</sup> PCM	105	_	110	_	130		ns	

## **Test Mode Cycle**

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		T Ti4	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	tws	0		0	_	0	_	ns	
Test Mode WE Hold Time	t <sub>WH</sub>	20	_	20	_	20	_	ns	

## **Counter Test Cycle**


Parameter	Symbol	HM51	HM514400-8		4400-10	HM514	4400-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	_	50	_	60		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CAO. This test mode operation can be performed by  $\overline{WE}$  and  $\overline{CAS}$  before  $\overline{RAS}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O3 and data input pin is I/O2. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




#### **■ TIMING WAVEFORMS**


## • Read Cycle (1)




## • Early Write Cycle (2)




## • Delayed Write Cycle (3)




## • Read-Modify-Write Cycle (4)




## • RAS Only Refresh Cycle (5)




## • Hidden Refresh Cycle (6)




## • CAS Before RAS Refresh Cycle (7)




## • Fast Page Mode Read Cycle (8)




## • Fast Page Mode Early Write Cycle (9)




## • Fast Page Delayed Write Cycle (10)




#### • Fast Page Mode Read-Modify-Write Cycle (11)




## • Test Mode Cycle




## • Test Mode Set Cycle (1)




## • Test Mode Reset Cycle (2)




## • RAS Only Refresh Cycle



## • CAS Before RAS Refresh Counter Check Cycle, (READ)



# ullet $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle, (WRITE)



#### 1,048,576-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514410 is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514410 has realized higher density, higher performance and various functions by employing 0.8 µm CMOS process technology and some new CMOS circuit design technologies. The HM514410 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514410 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)

• Hig	gh Speed	
	Access Time	80 ns/100 ns/120 ns (max)
• Lo	w Power Dissipation	
	Active Mode	495 mW/440 mW/385 mW (max)
	Standby Mode	11 mW (max)

- Fast Page Mode Capability
- · 3 Variations of Refresh RAS Only Refresh

CAS Before RAS Refresh


- Hidden Refresh Test Function
- · Write per Bit Capability


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514410JP-8	80 ns	350 mil 20-pin
HM514410JP-10	100 ns	Plastic SOJ
HM514410JP-12	120 ns	(CP-20DA)
HM514410ZP-8	80 ns	400 mil 20-pin
HM514410ZP-10	100 ns	Plastic ZIP
HM514410ZP-12	120 ns	(ZP-20)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
$W_1/IO_1-W_4/IO_4$	Write Select/Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write per Bit/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
$v_{ss}$	Ground







#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	V
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Paramete	r	Symbol	Min	Тур	Max	Unit	Note
Cumulu Valtaga		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage		v <sub>IH</sub>	2.4	_	6.5	v	1
I I V-14	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	v	1
Input Low Voltage	(Others)	$v_{IL}$	- 2.0		0.8	V	1

Note: 1. All voltage referenced to VSS.

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Demonstra	G1 -1	HM51	4410-8	HM514	410-10	HM514	1410-12	**	Total Constitutions	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	mA	RAS, CAS Cycling  t <sub>RC</sub> = Min	1, 2
Ston dhy Cymant	<b>T</b>		2	_	2	_	2	mA	$\begin{array}{l} {\text{TTL Interface}} \\ {\text{RAS}, \overline{\text{CAS}}} = \text{V}_{\text{IH}}, \\ {\text{D}_{\text{out}}} = \text{High-Z} \end{array}$	
Standby Current	I <sub>CC2</sub>	_	1		1	_	1	mA	$\begin{array}{l} {\rm CMOS\ Interface\ \overline{RAS},} \\ {\rm \overline{CAS}} \geq {\rm V_{CC}} - {\rm 0.2V,} \\ {\rm D_{out}} = {\rm High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	90		80	_	70	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5		5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	90	_	80	_	70	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	90	_	80	_	70	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	<b>- 10</b>	10	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{c} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

## • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	рF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .



 $\bullet$  AC Characteristics (T\_A = 0 to 70°C, V\_{CC} = 5V  $\pm 10\%,$  V\_SS = 0V)1, 14, 15, 16

## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Develope	C11	HM5	14410-8	HM51	4410-10	HM51	4410-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150		180		210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0		ns	
Row Address Hold Time	tRAH	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	tRAD	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80	_	100		120	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	10	_	10	_	ns	
OE to Din Delay Time	todd	20	_	25		30	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
CAS Setup Time from Din	tDZC	0	_	0		0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		16	_	16		16	ms	

## **Read Cycle**

D	C11	HM51	4410-8	HM51	4410-10	HM51	4410-12	TTi4	NI-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	_	120	ns	2, 3, 17
Access Time from CAS	tCAC	_	25		25		30	ns	3, 4, 13, 17
Access Time from Address	t <sub>AA</sub>	_	40	_	45	_	55	ns	3, 5, 13, 16, 17
Access Time from OE	tOAC	_	25		25		30	ns	17
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0		0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	25	0	30	ns	6
Output Buffer Turn-off Time to $\overline{OE}$	t <sub>OFF2</sub>	0	20	0	25	0	30	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	20	_	25	_	30		ns	

## Write Cycle

<b>D</b>	Symbol	HM51	14410-8	HM514410-10		HM514410-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	20		25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	25	_	25	_	30	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	25	_	ns	11

## Read-Modify-Write Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
Farameter		Min	Max	Min	Max	Min	Max	Oint	Note
Read-Modify-Write Cycle Time	tRWC	210	_	245	_	285		ns	
RAS to WE Delay Time	tRWD	110	_	135		160	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	55	_	60	_	70	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	70	_	80	_	95	_	ns	10
OE Hold Time from WE	tOEH	25	_	25	_	30	_	ns	

## Refresh Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Cint	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20		20	_	25	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	ns	
CAS Precharge Time (Normal Mode)	t <sub>CPN</sub>	10	_	10	_	15	_	ns	

## Fast Page Mode Cycle

Demonstra	S1	HM5	14410-8	HM5	14410-10	HM5	14410-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10		10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000		100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50	_	50	_	60	ns	13, 17
RAS Hold Time from CAS Precharge	tRHCP	50	_	50	_	60	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	tPCM	105		110	_	130	_	ns	
CAS Precharge to WE Delay Time	t <sub>CPW</sub>	80	_	85	_	100	_	ns	

#### **Test Mode Cycle**

Parameter	Symbol	HM514410-8		HM514410-10		HM51	4410-12	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Ollit	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	twH	20	_	20		20	_	ns	

## **Counter Test Cycle**

Parameter	Symbol	HM514410-8		HM514410-10		HM51-	4410-12	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	<sup>t</sup> CPT	40		50	_	60	_	ns	

# Write per Bit 18, 19

Parameter	Cumb of	HM514410-8		HM514410-10		HM51	4410-12	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	11010
Write per Bit Setup Time	t <sub>WBS</sub>	0		0	_	0	_	ns	
Write per Bit Hold Time	t <sub>WBH</sub>	12	_	15		15	_	ns	
Write per Bit Selection Setup Time	t <sub>WDS</sub>	0		0	_	0	_	ns	
Write per Bit Selection Hold Time	t <sub>WDH</sub>	12		15	_	15		ns	


#### HM514410 Series

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRwD, tcwD and tAwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle of  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CAO. This test mode operation can be performed by  $\overline{WE}$  and  $\overline{CAS}$  before  $\overline{RAS}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is  $I/O_3$  and data input pin is  $I/O_2$ . In order to end this test mode operation, perform a  $\overline{RAS}$  only refresh cycle or a CAS before RAS refresh cycle.
  - 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  - 18. When using the write-per-bit capability, WB/WE must be low as RAS falls.
  - 19. The data bits to which the write operation is applied can be specified by keeping W1/IO1, W2/IO2, W3/IO3 and W4/IO4 high with setup and hold time referenced to the RAS negative transition.




#### **■ TIMING WAVEFORMS**


## • Read Cycle (1)




## • Early Write Cycle (2)




## • Delayed Write Cycle (3)




# • Read-Modify-Write Cycle (4)




## • RAS Only Refresh Cycle (5)




## • Hidden Refresh Cycle (6)




# • CAS Before RAS Refresh Cycle (7)




#### • Fast Page Mode Read Cycle (8)




#### • Fast Page Mode Early Write Cycle (9)




# • Fast Page Delayed Write Cycle (10)




## • Fast Page Mode Read-Modify-Write Cycle (11)




#### • Test Mode Cycle




## • Test Mode Set Cycle (1)




## • Test Mode Reset Cycle (2)




#### • RAS Only Refresh Cycle



# • TAS Before RAS Refresh Counter Check Cycle, (READ)



# • TAS Before RAS Refresh Counter Check Cycle, (WRITE)



## 1,048,576-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514410A is a CMOS dynamic RAM organized 1,048,576-word x 4-bit. HM514400A has realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514410A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514410A to be packaged in standard 350 mil 20-pin plastic SOJ, standard 300 mil 20-pin plastic SOJ, standard 400 mil 20-pin plastic ZIP, 20-pin plastic TSOP I, 20-pin plastic TSOP I reverse type, 20-pin plastic TSOP II, and 20-pin plastic TSOP II reverse type.

#### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Low Power Dissipation

- Fast Page Mode Capability
- 3 Variations of Refresh RAS Only Refresh


CAS Before RAS Refresh

Hidden Refresh


- Test Function
- Write per Bit Capability


#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514410AJ-6	60 ns	350 mil 20-pin
HM514410AJ-7	70 ns	Plastic SOJ
HM514410AJ-8	80 ns	(CP-20DA)
HM514410AJ-10	100 ns	
HM514410AS-6	60 ns	300 mil 20-pin
HM514410AS-7	70 ns	Plastic SOJ
HM514410AS-8	80 ns	(CP-20D)
HM514410AS-10	100 ns	
HM514410AZ-6	60 ns	400 mil 20-pin
HM514410AZ-7	70 ns	Plastic ZIP
HM514410AZ-8	80 ns	(ZP-20)
HM514410AZ-10	100 ns	
HM514410AT-6	60 ns	20-pin
HM514410AT-7	70 ns	Plastic TSOP I
HM514410AT-8	80 ns	(TFP-20DA)
HM514410AT-10	100 ns	
HM514410AR-6	60 ns	20-pin
HM514410AR-7	70 ns	Plastic TSOP I
HM514410AR-8	80 ns	Reverse Type
HM514410AR-10	100 ns	(TFP-20DAR)
HM514410ATT-6	60 ns	20-pin
HM514410ATT-7	70 ns	Plastic TSOP II
HM514410ATT-8	80 ns	(TTP-20D)
HM514410ATT-10	100 ns	
HM514410ARR-6	60 ns	20-pin
HM514410ARR-7	70 ns	Plastic TSOP II
HM514410ARR-8	80 ns	Reverse Type
HM514410ARR-10	100 ns	(TTP-20DR)




#### **■ PIN OUT**











■ PIN DESCRIPTION





#### Pin Name **Function** $A_0 - A_{10}$ Address Input A<sub>0</sub>-A<sub>9</sub> Refresh Address Input $W1/IO_1-W4/IO_4$ Data-in/Data-out RAS Row Address Strobe CAS Column Address Strobe WB/WE Read/Write Enable $\overline{OE}$ Output Enable $v_{cc}$ Power (+5V) $v_{ss}$ Ground

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parar	neter	Symbol	Min	Тур	Max	Unit	Note
Committee Valence		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Volta	Input High Voltage		2.4	_	6.5	v	1
Input Low	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	v	1
Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

	HM514410		410A 6	HM514	410 A 7	HM514	410A-8	UM514/	HM514410A-10			
Parameter	Symbol									Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	110	_	100	_	90	_	80	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Ston dhy Cymont	T	_	2	-	2	_	2		2	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CAS}} = \text{V}_{\text{IH}}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
Standby Current	ICC2	_	1	_	1		1		1	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V},} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		110		100	_	90		80	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>		5	_	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	110	_	100		90	_	80	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	$I_{CC7}$	_	110	_	100	_	90	_	80	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	$I_{LI}$	<b>– 10</b>	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 7V$	
Output Leakage Current	$I_{LO}$	<b>—</b> 10	10	- 10	10	<b>—</b> 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	v <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

Address can be changed ≤1 time while RAS = V<sub>IL</sub>.
 Address can be changed ≤1 time while CAS = V<sub>IH</sub>.

• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm 10\%$ ,  $V_{SS}=0$ V)1. 14, 15, 16 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	0 1 1	HM514	1410A-6	HM514	1410A-7	HM514	1410A-8	HM5144	10A-10	TT :	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150	_	180		ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	ns	
RAS Pulse Width	tRAS	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	15		20		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	15		20	_	20		25	_	ns	
CAS Hold Time	tCSH	60	_	70	_	80	_	100	_	ns	
CAS to RAS Pre- charge Time	tCRP	10	_	10	_	10	_	10	_	ns	
OE to D <sub>in</sub> Delay Time	t <sub>ODD</sub>	15	_	20	_	20	_	25	_	ns	
OE Delay Time from D <sub>in</sub>	t <sub>DZO</sub>	0	_	0	_	0	_	0		ns	
CAS Setup Time from D <sub>in</sub>	t <sub>DZC</sub>	0	_	0	_	0		0	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	16		16		16	_	16	ms	

#### **Read Cycle**

<b>D</b> .	6 1 1	HM514	4410A-6	HM514	1410A-7	HM514	410A-8	HM5144	10A-10	77.1	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC		60	_	70		80		100	ns	2, 3, 17
Access Time from CAS	tCAC		15	_	20		20		25	ns	3, 4, 13, 17
Access Time from Address	t <sub>AA</sub>	_	30	_	35		40		45	ns	3, 5, 13, 17
Access Time from OE	tOAC	_	15	_	20		20		25	ns	3, 17
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0		0	_	ns	20
Read Command Hold Time to RAS	tRRH	0	_	0	_	0	_	0	_	ns	20
Column Address to RAS Lead Time	t <sub>RAL</sub>	30		35		40		55		ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	20	0	20	0	25	ns	6
Output Buffer Turn-off to $\overline{OE}$	t <sub>OFF2</sub>	0	15	0	20	0	20	0	25	ns	6
CAS to D <sub>in</sub> Delay Time	t <sub>CDD</sub>	15	_	20	_	20	_	25	_	ns	

# Write Cycle

D	C11	HM514	4410A-6	HM514	1410A-7	HM514	410A-8 HM5144		10A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oill	Note
Write Command Setup Time	twcs	0		0		0		0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10		10		20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	20		20		25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15	_	20	_	20		25		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15		20	_	ns	11

## Read-Modify-Write Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Onn	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	150	_	180	_	200	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	80		95		105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	35	_	45		45		60		ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	50	_	60	_	65		80		ns	10
OE Hold Time from WE	t <sub>OEH</sub>	15		20		20		25		ns	

## **Refresh Cycle**

Parameter		HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		TT-:4	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh) Cycle	t <sub>CSR</sub>	10	_	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh) Cycle	t <sub>CHR</sub>	10	_	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10	_	ns	
CAS Precharge to Time in Normal Mode	t <sub>CPN</sub>	10		10	_	10	_	10		ns	

## **Fast Page Mode Cycle**

Parameter	G 1 1	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC		100000	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	35	_	40	_	45	_	50	ns	3, 13, 17
RAS Hold Time from CAS Precharge	tRHCP	35	_	40	_	45	_	50		ns	
Fast Page Mode Read- Modify-Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	55	_	65	_	70		85	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	<sup>t</sup> PCM	80		95	_	100	_	110		ns	

# **Test Mode Cycle**

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	tws	0	_	0	_	0	_	0		ns	
Test Mode WE Hold Time	twH	10		10	_	10	_	10	_	ns	

## **Counter Test Cycle**

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Iluit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	tCPT	40	_	40	_	40	_	50		ns	



#### Write Per Bit 18, 19


Parameter	Cumb at	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write per Bit Setup Time	t <sub>WBS</sub>	0	_	0		0	_	0		ns	
Write per Bit Hold Time	twBH	10	_	10	_	10	_	15		ns	
Write per Bit Selection Setup Time	t <sub>WDS</sub>	0	_	0	_	0		0	_	ns	
Write per Bit Selection Hold Time	t <sub>WDS</sub>	10	_	10	_	10		15	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
- 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits—CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
- 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 18. When using the write per bit capability,  $\overline{WB}/\overline{WE}$  must be low as  $\overline{RAS}$  falls.
- 19. The data bits to which the write operation is applied can be specified by keeping W1/IO<sub>1</sub>, W2/IO<sub>2</sub>, W3/IO<sub>3</sub>, and W4/IO<sub>4</sub> high with setup and hold time referenced to the RAS negative transition.
- 20. Either t<sub>RCH</sub> or t<sub>RRH</sub> shall be satisfied.

#### **■ TIMING WAVEFORMS**


#### • Read Cycle




## • Early Write Cycle




## • Delayed Write Cycle




#### • Read-Modify-Write Cycle




#### • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




#### • Hidden Refresh Cycle




#### • Fast Page Mode Read Cycle




## • Fast Page Mode Early Write Cycle




#### • Fast Page Delayed Cycle




### • Fast Page Mode Read-Modify Write Cycle



### • Test Mode Cycle




### • Test Mode Set Cycle




423


### • CAS Before RAS Refresh Cycle




### • RAS Only Refresh Cycle



### • CAS Before RAS Refresh Counter Check Cycle (Read)



### • CAS Before RAS Refresh Counter Check Cycle (Write)



### 524,288-Word x 8-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM514800 are CMOS dynamic RAM organized as 524,288-word x 8-bit. HM514800 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514800 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514800 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

### **■ FEATURES**

- Single 5V (±10%)
- High Speed
- Access Time .......70 ns/80 ns/100 ns (max)
- Low Power Dissipation
- Fast Page Mode Capability
- · 3 Variations of Refresh

RAS Only Refresh
CAS Before RAS Refresh

Hidden Refresh

### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514800JP-7	70 ns	400 mil 28-pin
HM514800JP-8	80 ns	Plastic SOJ
HM514800JP-10	100 ns	(CP-28D)
HM514800ZP-7	70 ns	400 mil 28-pin
HM514800ZP-8	80 ns	Plastic ZIP
HM514800ZP-10	100 ns	(ZP-28)


### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input —Row Address A <sub>0</sub> -A <sub>9</sub> —Column Address A <sub>0</sub> -A <sub>8</sub> —Refresh Address A <sub>0</sub> -A <sub>9</sub>
I/O <sub>0</sub> -I/O <sub>7</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
v <sub>cc</sub>	Power ( + 5V)
$v_{ss}$	Ground

# HM514800JP Series (CP-28D) HM514800ZP Series (ZP-28)

### **■ PIN OUT**





Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Paran	neter	Symbol	Min	Тур	Max	Unit	Note
Cumulu Valtana		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		$v_{cc}$	4.5	5.0	5.5	v	1
Input High Volta	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	(I/O Pin)	$v_{IL}$	- 1.0		0.8	v	1
Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	v	1

Notes: 1. All voltage referenced to VSS.

### • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

D		HM51	4800-7	HM51	4800-8	HM514	800-10	TT 12	Tr 4 Co 1141	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	110	_	100	_	90	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Secretary Comment		_	2		2	_	2	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = \text{High-Z} \end{array}$	
Standby Current	I <sub>CC2</sub>		1		1		1	mA	$\begin{array}{c} \text{CMOS Interface, } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	110	_	100	_	90	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	110		100	_	90	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>		110	_	100	_	90	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 mA$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

<sup>2.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

<sup>3.</sup> Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	$C_{I2}$	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	рF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm 10\%$ , V<sub>SS</sub> = 0V)1, 14, 15

### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM5	14800-7	HM5	14800-8	HM514800-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50		60	_	70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10		15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
$\overline{OE}$ to $D_{in}$ Delay Time	todd	20	_	20	_	25	_	ns	
$\overline{OE}$ Delay Time from $D_{in}$	t <sub>DZO</sub>	0	_	0		0		ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0	_	0	_	0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		16	_	16		16	ms	

### **Read Cycle**

Demonstra	S1	HM51	4800-7	HM51	4800-8	HM51	4800-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5, 13
Access Time from $\overline{OE}$	t <sub>OAC</sub>	_	20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0		0		0	_	ns	
Column Address to RAS Lead Time	tRAL	35	_	40		55		ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{OE}$	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15		15	_	20		ns	

### HM514800 Series

### **Write Cycle**

Daman at a	C11	HM51	HM514800-7		HM514800-8		HM514800-10		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	15	_	15	_	20	_	ns	
Write Command Pulse Width	twp	10	_	10		20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20		20		25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20		ns	11

## Read-Modify-Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
rarameter		Min	Max	Min	Max	Min	Max	Omt	Note
Read-Modify-Write Cycle Time	tRWC	180	_	200	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	95		105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45		45	_	60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	60	_	65		80	-	ns	10, 13
OE to Hold Time from WE	tOEH	20	_	20		25		ns	

### Refresh Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Oint	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	tCPN	10	-	10	_	10	_	ns	

### **Fast Page Mode Cycle**

Domonoston	Sb.al	HM5	14800-7	HM5	14800-8	HM5	14800-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	14010
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45		50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65		70	_	85	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	95		100		110		ns	

### **Counter Test Cycle**


Parameter Symbol	Camaba1	HM514800-7		HM51	4800-8	HM51	4800-10	Unit	Note
	Min	Max	Min	Max	Min	Max	Omi	Note	
CAS Precharge Time in Counter Test Cycle	<sup>t</sup> CPT	50	_	50	_	50		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRwD, tcwD and tAwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. trasc defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.




### **TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




### • RAS Only Refresh Cycle




### • CAS Before RAS Refresh Cycle




### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



### • CAS Before RAS Refresh Counter Check Cycle (Read)



### • TAS Before RAS Refresh Counter Check Cycle (Write)



3DCP28D

HM514800LJP Series

### 524,288-Word x 8-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM514800 are CMOS dynamic RAM organized as 524,288-word x 8-bit. HM514800 have realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514800 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514800 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation

- Fast Page Mode Capability
- 1,024 Refresh Cycles......(128 ms)
- 3 Variations of Refresh

RAS Only Refresh
CAS Before RAS Refresh
Hidden Refresh

Battery Back-up Operation

### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514800LJP-7	70 ns	400 mil 28-pin
HM514800LJP-8	80 ns	Plastic SOJ
HM514800LJP-10	100 ns	(CP-28D)
HM514800LZP-7	70 ns	400 mil 28-pin
HM514800LZP-8	80 ns	Plastic ZIP
HM514800LZP-10	100 ns	(ZP-28)


### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input  —Row Address $A_0$ — $A_9$ —Column Address $A_0$ — $A_8$ —Refresh Address $A_0$ — $A_9$
I/O <sub>0</sub> -I/O <sub>7</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground

## (CP-28D) HM514800LZP Series 7100 ns (max) 95 mW (max) 11 mW (max) ....(128 ms)

### **■ PIN OUT**





### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	V
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1.0 to + 7.0	V
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

Parai	meter	Symbol	Min	Тур	Max	Unit	Note
Cumply Valtage		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Volt	age	V <sub>IH</sub>	2.4		6.5	v	1
Input Low	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	v	1
Voltage	(Others)	$v_{\rm IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to V<sub>SS</sub>.

### $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%$ , V\_SS = 0V)

Parameter	Symbol	HM514	800-7	HM514	800-8	HM514	800-10	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	110	-	100	_	90	mA	RAS, CAS Cycling  t <sub>RC</sub> = Min	1, 2
Standby Current	T		2		2	-	2	mA	$\begin{array}{l} \overline{TTL} \text{ Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = \text{ High-Z} \end{array}$	
Standby Current	I <sub>CC2</sub>	_	200	_	200	-	200	μΑ	$\frac{\text{CMOS Interface }\overline{\text{RAS}},}{\text{CAS}} \ge V_{\text{CC}} - 0.2V,}\\ D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	110		100	_	90	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>		5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	110		100	_	90	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	110	_	100	_	90	mA	t <sub>PC</sub> = Min	1, 3
Battery Back-up Current (Standby with CBR Refresh)	I <sub>CC10</sub>	_	300	_	300	_	300	μΑ	$\begin{array}{l} \text{Standby: CMOS Interface} \\ D_{out} = \text{High-Z} \\ \text{CBR Refresh: } t_{RC} = 125 \ \mu\text{s} \\ t_{RAS} \leq 1 \ \mu\text{s, CAS} = V_{IL} \\ \overline{\text{WE}} = V_{IH} \end{array}$	4
Input Leakage Current	I <sub>LI</sub>	- 10	10	<b>- 10</b>	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.
2. Address can be changed once or less while RAS = V<sub>II</sub>.
3. Address can be changed once or less while CAS = V<sub>IH</sub>.
4. V<sub>IH</sub> ≥ V<sub>CC</sub> - 0.2V, V<sub>IL</sub> ≤ 0.2V.



• Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>		10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\widehat{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm 10\%$ ,  $V_{SS}=0$ V)1. 14. 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	C11	HM5	14800-7	HM514800-8		HM514800-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	60	_	70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15		15		20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	tRAD	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25	_	ns	
CAS Hold Time	tcsh	70		80		100		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
OE to Din Delay Time	todd	20	_	20	_	25	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	0		ns	
CAS Setup Time from Din	tDZC	0	_	0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	128	_	128		125	ms	

### **Read Cycle**

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	70	_	80		100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20		25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	tOAC	_	20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to $\overline{RAS}$	t <sub>RRH</sub>	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	35	_	40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15		15		20		ns	

### **Write Cycle**

Parameter	Count of	HM514800-7		HM514800-8		HM514800-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	11010
Write Command Setup Time	twcs	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	15	_	15		20	_	ns	1
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25	-	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15		20	_	ns	11

### Read-Modify-Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note	
Farameter		Min	Max	Min	Max	Min	Max	Unit	14010	
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	180	_	200	_	245	_	ns		
RAS to WE Delay Time	t <sub>RWD</sub>	95		105	_	135	_	ns	10	
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45		60	_	ns	10	
Column Address to WE Delay Time	t <sub>AWD</sub>	60	_	65	_	80	_	ns	10, 13	
OE Hold Time from WE	tOEH	20	_	20	_	25	_	ns		

### Refresh Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omt	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10	_	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10		ns	
RAS Precharge to CAS Hold Time	tRPC	10		10	_	10		ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10	_	10	_	ns	

### **Fast Page Mode Cycle**

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55		ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50		ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65	_	70	_	85	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	95		100	_	110	_	ns	

### **Counter Test Cycle**

Parameter	Symbol	HM514800-7		HM51	4800-8	HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Oint	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	50	_	50	_	50	_	ns	




### HM514800L Series

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage
  - 7. V<sub>IH</sub> (min) and V<sub>II</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.




### **■ TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




### • RAS Only Refresh Cycle




### • CAS Before RAS Refresh Cycle



### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




455


### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



## • CAS Before RAS Refresh Counter Check Cycle (Read)



### • CAS Before RAS Refresh Counter Check Cycle (Write)



### 524,288-Word x 9-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514900 are CMOS dynamic RAM organized as 524,288-word x 9-bit. HM514900 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514900 offer Fast Page Mode as a high speed access mode

Multiplexed address input permits the HM514900 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- Fast Page Mode Capability
- 3 Variations of Refresh
   RAS Only Refresh
  - CAS Before RAS Refresh Hidden Refresh


#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM514900JP-7	70 ns	400 mil 28-pin
HM514900JP-8	80 ns	Plastic SOJ
HM514900JP-10	100 ns	(CP-28D)
HM514900ZP-7	70 ns	400 mil 28-pin
HM514900ZP-8	80 ns	Plastic ZIP
HM514900ZP-10	100 ns	(ZP-28)


### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input —Row Address A <sub>0</sub> -A <sub>9</sub> —Column Address A <sub>0</sub> -A <sub>8</sub> —Refresh Address A <sub>0</sub> -A <sub>9</sub>
I/O <sub>0</sub> -I/O <sub>8</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground

#### - ----







### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parar	neter	Symbol	Min	Тур	Max	Unit	Note
C1 W-1		V <sub>SS</sub>	0	0	0	V	
Supply Voltage		$v_{cc}$	4.5	5.0	5.5	V	1
Input High Volta	age	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low	(I/O Pin)	$v_{iL}$	- 1.0		0.8	V	1
Voltage	(Others)	$v_{IL}$	- 2.0		0.8	V	1

Note: 1. All voltage referenced to VSS.

### • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

D	C11	HM51	4900-7	HM51	4900-8	HM514	900-10	Unit	Test Conditions	Note
Parameter	Symbol	Mın	Max	Min	Max	Min	Max	Unit	l est Conditions	Note
Operating Current	I <sub>CC1</sub>		110	_	100	_	90	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = Min$	1, 2
Cu II Court	_		2	_	2		2	mA	$\begin{array}{l} \underline{TTL} \; \underline{Interface} \\ \overline{RAS},  \overline{CAS} \; = \; V_{IH}, \\ D_{out} \; = \; High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>	_	1	_	1		1	mA	CMOS Interface, $\overline{RAS}$ , $\overline{CAS} \ge V_{CC} - 0.2V$ , $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	110	_	100	_	90	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>		5	_	5		5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	110	_	100	_	90	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	110	_	100	_	90	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	<del>-</del> 10	10	<del>-</del> 10	10	<del>-</del> 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	V <sub>CC</sub>	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

<sup>2.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5$ V  $\pm 10\%$ ,  $V_{SS} = 0$ V)1, 14, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

tREF

#### HM514900-8 HM514900-7 HM514900-10 Parameter Symbol Unit Note Min Min Min Max Max Max Random Read or Write Cycle Time 130 150 180 $t_{RC}$ ns RAS Precharge Time 50 70 tRP 60 RAS Pulse Width 70 10000 80 10000 100 10000 tras ns CAS Pulse Width 20 10000 20 10000 25 10000 tCAS ns 0 0 0 Row Address Setup Time tASR Row Address Hold Time 10 10 15 ns tRAH Column Address Setup Time 0 0 0 ns tASC Column Address Hold Time 15 15 20 t<sub>CAH</sub> RAS to CAS Delay Time 20 50 20 60 25 75 8 tRCD RAS to Column Address Delay Time 15 35 15 40 20 55 9 ns tRAD RAS Hold Time 20 20 25 ns tRSH CAS Hold Time 70 80 100 $t_{CSH}$ CAS to RAS Precharge Time 10 10 10 ns tcrp OE to Din Delay Time 20 20 25 todd ns OE Delay Time from Din 0 0 0 $t_{DZO}$ ns CAS Setup Time from Din 0 $t_{DZC}$ 0 0 ns Transition Time (Rise and Fall) 3 50 3 50 3 50 ns 7 $t_T$

### **Read Cycle**

Refresh Period

D	C11	HM51	4900-7	HM51	4900-8	HM514	900-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	20		20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5, 13
Access Time from $\overline{OE}$	tOAC	_	20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0		0	_	ns	
Read Command Hold Time to RAS	trrh	0	_	0		0	_	ns	
Column Address to RAS Lead Time	tRAL	35	_	40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{OE}$	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15	_	15	_	20		ns	

16

16

16

ms

### **Write Cycle**

Demonster	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omt	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10		20		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20		20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20	_	ns	11

### Read-Modify-Write Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Ont	14010
Read-Modify-Write Cycle Time	tRWC	180		200	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	95	_	105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	60		65	_	80	_	ns	10, 13
OE to Hold Time from WE	t <sub>OEH</sub>	20	_	20	_	25	_	ns	

### **Refresh Cycle**

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10		10	_	10		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10		ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10		10	_	10	_	ns	

### **Fast Page Mode Cycle**

D.	0 1.1	HM51	4900-7	HM514900-8		HM514900-10		TT	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10		10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	tACP	_	40	_	45	_	50	ns	3, 13
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	40	_	45	_	50	_	ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65		70	_	85	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	95		100	_	110		ns	

### **Counter Test Cycle**


D	C11	HM514900-7		HM514900-8		HM514	900-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ont	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	50		50	_	50	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.




### **■ TIMING WAVEFORMS**


### • Read Cycle




## • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




### • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




#### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



## • CAS Before RAS Refresh Counter Check Cycle (Read)



## • CAS Before RAS Refresh Counter Check Cycle (Write)



#### 262,144-Word x 16-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM514260 are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM514260 have realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514260 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514260 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

#### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Access Time .......70 ns/80 ns/100 ns (max)

Low Power Dissipation

- Fast Page Mode Capability
- 2CAS Byte Control
- 3 Variations of Refresh
   RAS Only Refresh

CAS Before RAS Refresh


Hidden Refresh

#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514260JP-7	70 ns	400 mil 40-pin
HM514260JP-8	80 ns	Plastic SOJ
HM514260JP-10	100 ns	(CP-40D)
HM514260ZP-7	70 ns	475 mil 40-pin
HM514260ZP-8	80 ns	Plastic ZIP
HM514260ZP-10	100 ns	(ZP-40)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input  —Row Address A <sub>0</sub> -A <sub>8</sub> —Column Address A <sub>0</sub> -A <sub>8</sub> —Refresh Address A <sub>0</sub> -A <sub>8</sub>
I/O <sub>0</sub> -I/O <sub>15</sub>	Data-in/Data-out
RAS	Row Address Strobe
U <del>CAS</del> , L <del>CAS</del>	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground



#### **■ PIN OUT**

H	M5	14260JP S	eries
Vcc C	1	40	۵۰,5 ا
1/00	įz	39	<b>I/015</b>
I/01 [	<b>_</b> 3	38	1/014
1/02	4	37	1/013
I/03 [	5	36	DI/012
Vcc [	6	35	Dv52
I/04 [	7	34	1/011
1/05	8	33	☐ I/O10
1/06	<b>j</b> 9	32	1/09
1/07	10	31	1/08
NC E	11	30	□NC
NC E	12	29	LCAS
WE C	13	28	UCAS
RAS	14	27	□ŌĒ
NC C	15	26	□ A8
AO C	116	25	□A7
A1C	117	24	□A6
A2 C	18	23	□A5
A3 C	19	22	□A4
۷٫۰۰ ۵	20	21	□vss
			0150-1
	(	Top View)	
	V <sub>CC</sub> CI I/00 CI I/01 CI I/02 CI I/04 CI I/05 CI I/06 CI I/07 CI NC CI RAS CI A0 CI A1 CI A2 CI A3 CI A3 CI	V <sub>cc</sub> [1 1/00   2 1/01   3 1/02   4 1/03   5 V <sub>cc</sub>   6 1/04   7 1/05   8 1/06   9 1/07   10 NC   11 NC   12 WE   13 A0   16 A1   17 A2   18 A3   19 V <sub>cc</sub>   20	I/00 □ 2 39 I/01 □ 3 38 I/02 □ 4 37 I/03 □ 5 36 Vcc □ 6 35 I/04 □ 7 34 I/05 □ 8 33 I/06 □ 9 32 I/07 □ 10 31 NC □ 11 30 NC □ 11 30 NC □ 12 29 WE □ 13 28 RAS □ 14 27 NC □ 15 26 A0 □ 16 25 A1 □ 17 24 A2 □ 18 23 A3 □ 19 22

HM5	HM514260ZP Series								
I/O <sub>9</sub>	2		1	I/O <sub>8</sub>					
I/O <sub>11</sub>	4		3	I/O <sub>10</sub>					
I/O <sub>12</sub>	6		5	$v_{ss}$					
I/O <sub>14</sub>	8		7	I/O <sub>13</sub>					
$v_{ss}$	10		9	I/O <sub>15</sub>					
I/O <sub>0</sub>	12		11	$v_{cc}$					
I/O <sub>2</sub>	14		13	I/O <sub>1</sub>					
$v_{cc}$	16		15	I/O <sub>3</sub>					
I/O <sub>5</sub>	18		17	I/O <sub>4</sub>					
I/O <sub>7</sub>	20		19	I/O <sub>6</sub>					
NC	22		21	NC					
RAS	24		23	WE					
$A_0$	26		25	NC					
$A_2$	28		27	A <sub>1</sub>					
$v_{cc}$	30		29	A <sub>3</sub>					
A <sub>4</sub>	32		31	V <sub>SS</sub>					
A <sub>6</sub>	34		33	A <sub>5</sub>					
A <sub>8</sub>	36		35	A <sub>7</sub>					
<b>UCAS</b>	38		37	ŌĒ					
NC	40		39	<b>LCAS</b>					
(E	otto	m	Vie	w)					

#### **■ TRUTH TABLE**

Inputs					I	/0	0	
RAS	LCAS	<b>UCAS</b>	WE	ŌĒ	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Operation	
Н	Н	Н	Н	Н	High-Z	High-Z	Standby	
L	H	Н	н	H	High-Z	High-Z	Refresh	
L	L	Н	н	L	D <sub>out</sub>	High-Z	Lower Byte Read	
L	н	L	н	L	High-Z	D <sub>out</sub>	Upper Byte Read	
L	L	L	н	L	D <sub>out</sub>	D <sub>out</sub>	Word Read	
L	L	н	L	H	D <sub>in</sub>	Don't Care	Lower Byte Write	
L	H	L	L	н	Don't Care	D <sub>in</sub>	Upper Byte Write	
L	L	L	L	н	D <sub>in</sub>	Din	Word Write	
L	L	L	н	Н	High-Z	High-Z		

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{\mathrm{T}}$	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	v	
		$v_{cc}$	4.5	5.0	5.5	v	1
Input High Volt	age	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	v	1
Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

## $\bullet$ DC Electrical Characteristics (T\_A = 0 to $+70^{\circ}\text{C},\,\text{V}_{CC} = 5\text{V}\,\pm10\%,\,\text{V}_{SS} = 0\text{V})$

Domonistan	Cumb al	HM514260-7		HM514260-8		HM514	260-10	Unit	Tt C 1't-'	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>		170	_	150	_	130	mA	$\overline{RAS} \text{ Cycling}$ $\overline{LCAS} \text{ or } \overline{UCAS} \text{ Cycling}$ $t_{RC} = \text{Min}$	1, 2
Standby Current	T	_	2	_	2		2	mA	$\begin{array}{l} \overline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{LCAS}, \overline{UCAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standoy Current	I <sub>CC2</sub>		1		1		1	mA	$\begin{array}{l} \hline \text{CMOS Interface, } \overline{\text{RAS}}, \\ \hline \text{LCAS, } \overline{\text{UCAS}} \geq \text{V}_{\text{CC}} - \text{0.2V}, \\ \hline \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	-	150	_	130		110	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	-	5	_	5		5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	150	_	130	_	110	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	130	_	120	_	110	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	<b>-</b> 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	

### $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V) (continued)

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	I est Conditions	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{c} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 mA$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$ .

### • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>		10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$  to disable  $D_{out}$ .

# • AC Characteristics ( $T_A=0$ to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm 10\%$ , $V_{SS}=0$ V)1, 14, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM51	4260-7	HM514260-8		HM514	260-10	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	14016
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	60		70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10		15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	20		20	_	25		ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
OE to D <sub>in</sub> Delay Time	t <sub>ODD</sub>	20		20	_	25		ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0		0	_	ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0		0		0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	8	_	8	_	8	ms	

### **Read Cycle**

Parameter	Symbol	HM51	HM514260-7		HM514260-8		260-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC		70	_	80		100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5, 13
Access Time from OE	tOAC	_	20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	tRAL	35	_	40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{OE}$	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to D <sub>in</sub> Delay Time	t <sub>CDD</sub>	15	_	15		20		ns	

## Write Cycle

Parameter	G11	HM514260-7		HM514260-8		HM514260-10		Unit	Nati
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20	_	ns	11

### Read-Modify-Write Cycle

Parameter	C11	HM51	4260-7	HM51	4260-8	HM514	260-10	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Omit	
Read-Modify-Write Cycle Time	tRWC	180	_	200	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	95	_	105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	60	_	65	_	80	_	ns	10, 13
OE to Hold Time from WE	tOEH	20	_	20	_	25	_	ns	

### **Refresh Cycle**

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10		10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10		10		ns	



#### **Fast Page Mode Cycle**

D	G 1 1	HM514260-7		HM514260-8		HM514260-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Umi	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50		55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>		40	_	45	_	50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	ns	
Fast Page Mode Read-Modify- Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65	_	70	_	85	_	ns	
Fast Page Mode Read-Modify- Write Cycle Time	t <sub>PCM</sub>	95		100		110		ns	

### **Counter Test Cycle**

Parameter	Cumah al	HM51	4260-7	HM51	4260-8	HM514	260-10	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	50	_	50	_	50	_	ns	


Notes:

- 1. AC measurements assume  $t_T = 5$  ns.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
- 16. Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.
- 17. When both LCAS and UCAS go low at the same time, all 16 bits data are written into the device. LCAS or UCAS cannot be staggered within the same write/read cycles.




### **■ TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




### • RAS Only Refresh Cycle




### • TAS Before TAS Refresh Cycle




### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



## • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



### 262,144-Word x 16-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM514170 are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM514170 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514170 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514170 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Access Time ......70 ns/80 ns/100 ns (max)

Low Power Dissipation

- Fast Page Mode Capability
- 1,024 Refresh Cycles ......(16 ms)
- 2WE Byte Control
- · 3 Variations of Refresh


RAS Only Refresh
CAS Before RAS Refresh
Hidden Refresh

# **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514170JP-7	70 ns	400 mil 40-pin
HM514170JP-8	80 ns	Plastic SOJ
HM514170JP-10	100 ns	(CP-40D)
HM514170ZP-7	70 ns	475 mil 40-pin
HM514170ZP-8	80 ns	Plastic ZIP
HM514170ZP-10	100 ns	(ZP-40)

# **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> –A <sub>9</sub>	Address Input  -Row Address A <sub>0</sub> -A <sub>9</sub> -Column Address A <sub>0</sub> -A <sub>7</sub> -Refresh Address A <sub>0</sub> -A <sub>9</sub>
I/O <sub>0</sub> -I/O <sub>15</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
UWE, LWE	Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground



### **■ PIN OUT**

<b>—</b> File 001	
HM51417	0JP Series
V <sub>cc</sub> □1	40□V <sub>SS</sub>
1/00 🗆 2	39 1/015
1/01□3	38 1/014
I/02 🗆 4	37 1/013
1/03 🗆 5	36 1/012
V <sub>cc</sub> □6	35 <b>□</b> ∨ <sub>55</sub>
1/04 □7	34 1/011
1/05 □8	33 1/010
1/06 □9	32 🗆 1/09
1/07 □10	31 🗆 1/08
NC 11	30 □ NC
LWE 12	29 🗆 NC
UWE C 13	28 CAS
RAS ☐ 14	27 🗖 OE
A9 ☐ 15	26 A8
A0 ☐ 16	25 🗆 A7
A1 □17	24 🗆 A6
AZ □18	23 🏻 A5
A3 □19	22 🗆 A4
Vcc □20	21 V <sub>55</sub>
	0159-1
(Top	View)

HM514170ZP Series							
	г.		1	I/O <sub>8</sub>			
I/O <sub>9</sub>	2		3	I/O <sub>10</sub>			
I/O <sub>11</sub>	4		5	V <sub>SS</sub>			
I/O <sub>12</sub>	6		7	I/O <sub>13</sub>			
I/O <sub>14</sub>	8		9	I/O <sub>15</sub>			
V <sub>SS</sub>	10		11	V <sub>CC</sub>			
I/O <sub>0</sub>	12		13	I/O <sub>1</sub>			
I/O <sub>2</sub>	14		15				
$v_{\rm cc}$	16			I/O <sub>3</sub>			
I/O <sub>5</sub>	18		17	I/O <sub>4</sub>			
I/O <sub>7</sub>	20		19	I/O <sub>5</sub>			
LWE	22		21	NC			
RAS	24		23	UWE			
A <sub>0</sub>	26		25	NC			
	28		27	A <sub>1</sub>			
A <sub>2</sub>			29	A3			
V <sub>CC</sub>	30		31	VSS			
A <sub>4</sub>	32		33	A <sub>5</sub>			
A <sub>6</sub>	34		35	A <sub>7</sub>			
A <sub>8</sub>	36		37	ŌĒ			
CAS	38		39	NC			
NC	40		<del>-</del>				

# **TRUTH TABLE**

		Inputs		I	Operation		
RAS	LWE	UWE	CAS	ŌĒ	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Operation
H L L	H H H	Н Н Н	H H L	H H L	High-Z High-Z D <sub>out</sub>	High-Z High-Z D <sub>out</sub>	Standby Refresh Word Read
L L L L	L H L H	H L L H	L L L L	Н Н Н Н	D <sub>in</sub> Don't Care D <sub>in</sub> High-Z	Don't Care D <sub>in</sub> D <sub>in</sub> High-Z	Lower Byte Write Upper Byte Write Word Write

# ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{T}$	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{\rm cc}$	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

# **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	V	
		$v_{cc}$	4.5	5.0	5.5	v	1
Input High Volta	Input High Voltage		2.4	_	6.5	V	1
Input Low	(I/O Pin)	$v_{IL}$	- 1.0	_	0.8	V	1
Voltage	(Others)	$v_{IL}$	- 2.0		0.8	v	1

Note: 1. All voltage referenced to  $V_{SS}$ .

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to $+70^{\circ}\text{C},\,\text{V}_{CC} = 5\text{V}\,\pm10\%,\,\text{V}_{SS} = 0\text{V})$

D .	6 1 1	HM51	4170-7	HM51	4170-8	HM514	170-10	TT	Total Constitutions	NT
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	140		120	_	100	mA	$\overline{RAS} \text{ Cycling}$ $\overline{CAS} \text{ Cycling}$ $t_{RC} = \text{Min}$	1, 2
Ston dhy Cymant	T	_	2		2	_	2	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>	ı	1	_	1		1	mA	$\frac{\text{CMOS Interface}}{\text{RAS}, \text{CAS}} \ge V_{\text{CC}} - 0.2V,$ $D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	150	_	130	_	110	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	150		130		110	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	130	_	120	_	110	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	<b>– 10</b>	10	- 10	10	- 10	10	μΑ	$0V \le V_{\text{in}} \le 7V$	

# $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V) (continued)

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed  $\leq 1$  time while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>12</sub>		7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

# • AC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )1, 14, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM51	4170-7	HM514170-8		HM514170-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	60	_	70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10		15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25		ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		ns	
OE to Din Delay Time	todd	20	_	20	_	25	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	ms	

# **Read Cycle**

Description	G11	HM51	4170-7	HM514170-8		HM514170-10		Timit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40		45	ns	3, 5, 13
Access Time from OE	tOAC	_	20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	tRAL	35	_	40		55		ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{OE}$	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15		15	_	20	_	ns	

# **Write Cycle**

D	0 1 1	HM51	4170-7	HM51	4170-8	HM514170-10		Unit	N7-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omit	Note
Write Command Setup Time	twcs	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	15	_	15		20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20	_	ns	11

# Read-Modify-Write Cycle

Parameter	C1	HM51	4170-7	HM51	4170-8	HM514	170-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	180		200	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	95	_	105		135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	60		ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	60	_	65	_	80	_	ns	10, 13
OE to Hold Time from WE	tOEH	20		20	_	25		ns	

# **Refresh Cycle**

Parameter	Cumb at	HM51	4170-7	HM51	4170-8	HM514	170-10	Unit Note	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Oilit	1,010
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10		ns	
RAS Precharge to CAS Hold Time	trpc	10		10		10		ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10		10		ns	

### **Fast Page Mode Cycle**

Parameter	Cumbal	HM51	4170-7	HM51	4170-8	HM514	170-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55		ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>		40		45	_	50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time	t <sub>CPW</sub>	65	_	70	_	85	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	95	_	100	_	110	_	ns	

### **Counter Test Cycle**


D	Symbol	HM51	4170-7	HM51	4170-8	HM514	170-10	T Imia	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	50		50	_	50	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tcWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
  - 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.
  - 17. When both  $\overline{\text{LWE}}$  and  $\overline{\text{UWE}}$  go low at the same time, all 16-bits data are written into the device.  $\overline{\text{LWE}}$  and  $\overline{\text{UWE}}$  cannot be staggered within the same write cycles.




# **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle




# • Fast Page Mode Delayed Write Cycle




# • Fast Page Mode Read-Modify-Write Cycle



# • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



### 262,144-Word x 18-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM514280 are CMOS dynamic RAM organized as 262,144-word x 18-bit. HM514280 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514280 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514280 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

Access Time ...........70 ns/80 ns/100 ns (max)

• Low Power Dissipation

- Fast Page Mode Capability
- 512 Refresh Cycles ......(8 ms)
- 2CAS Byte Control
- 3 Variations of Refresh
   RAS Only Refresh
   RAS Defenses

CAS Before RAS Refresh


Hidden Refresh

### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM514280JP-7	70 ns	400 mil 40-pin
HM514280JP-8	80 ns	Plastic SOJ
HM514280JP-10	100 ns	(CP-40D)
HM514280ZP-7	70 ns	475 mil 40-pin
HM514280ZP-8	80 ns	Plastic ZIP
HM514280ZP-10	100 ns	(ZP-40)

### ■ PIN DESCRIPTION

Pin Name	Function				
A <sub>0</sub> -A <sub>8</sub> —Row Address —Column Address —Refresh Address	Address Input A <sub>0</sub> -A <sub>8</sub> A <sub>0</sub> -A <sub>8</sub> A <sub>0</sub> -A <sub>8</sub>				
I/O <sub>0</sub> -I/O <sub>17</sub>	Data-in/Data-out				
RAS	Row Address Strobe				
UCAS, LCAS	Column Address Strobe				
WE	Read/Write Enable				
ŌĒ	Output Enable				
$v_{cc}$	Power ( + 5V)				
V <sub>SS</sub>	Ground				



### PIN OUT

HM5142	280JP Series
V <sub>cc</sub>	40   V <sub>55</sub> 39   1/017 38   1/016 37   1/015 36   1/014 35   V <sub>55</sub> 34   1/013 33   1/013 32   1/011
I/07 □ 10 I/08 □ 11 NC □ 12 WE □ 13 RAS □ 14 NC □ 15 A0 □ 16 A1 □ 17 A2 □ 18 A3 □ 19	31   I / O10 30   I / O9 29   I CAS 28   UCAS 27   OE 26   A8 25   A7 24   A6 23   A5 22   A4
v <sub>cc</sub> □20 (To	21 🗆 V <sub>55</sub> p View)

HM:	HM514280ZP Series								
			1	I/O <sub>10</sub>					
I/O <sub>11</sub>	2		3	I/O <sub>12</sub>					
I/O <sub>13</sub>	4		5	V <sub>SS</sub>					
I/O <sub>14</sub>	6		7	I/O <sub>15</sub>					
I/O <sub>16</sub>	8		9	I/O <sub>17</sub>					
VSS	10		11						
I/O <sub>0</sub>	12		13	V <sub>CC</sub>					
I/O <sub>2</sub>	14		15	I/O <sub>1</sub>					
$v_{CC}$	16			I/O <sub>3</sub>					
I/O <sub>5</sub>	18		17	I/O <sub>4</sub>					
1/07	20		19	I/0 <sub>6</sub>					
NC	22		21	I/O <sub>8</sub>					
RAS	24		23	WE					
	<del></del>	1	25	NC					
A <sub>0</sub>	26		27	A <sub>1</sub>					
A <sub>2</sub>	28	l	29	A <sub>3</sub>					
$v_{\rm CC}$	30		31	V <sub>SS</sub>					
A <sub>4</sub>	32		33	A <sub>5</sub>					
A <sub>6</sub>	34		35	A <sub>7</sub>					
A <sub>8</sub>	36		37	<del>OE</del>					
<b>UCAS</b>	38		39	LCAS					
I/0 <sub>9</sub>	40		139	LCAS					
(I	Bott	om	, Viev	w)					

### TRUTH TABLE

		Inputs			I/O		Operation
RAS	LCAS	UCAS	WE	ŌĒ	I/O <sub>0</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>17</sub>	Operation
Н	Н	Н	Н	Н	High-Z	High-Z	Standby
L	Н	H	Н	H	High-Z	High-Z	Refresh
L	L	H	Н	L	D <sub>out</sub>	High-Z	Lower Byte Read
L	Н	L	Н	L	High-Z	D <sub>out</sub>	Upper Byte Read
L	L	L	Н	L	D <sub>out</sub>	D <sub>out</sub>	Word Read
L	L	Н	L	Н	D <sub>in</sub>	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	D <sub>in</sub>	Upper Byte Write
L	L	L	L	Н	$D_{in}$	D <sub>in</sub>	Word Write
L	L	L	Н	Н	High-Z	High-Z	

### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	V
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

# ■ ELECTRICAL CHARACTERISTICS

 $\bullet$  Recommended DC Operating Conditions (T  $_{A}\,=\,0$  to  $\,+\,70^{\circ}\text{C})$ 

Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply Voltage		V <sub>SS</sub>	0	0	0	V	
		v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Volta	age	$v_{IH}$	2.4	_	6.5	v	1
Input Low (I/O Pin)		$v_{IL}$	- 1.0	_	0.8	V	1
Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

 $\bullet$  DC Electrical Characteristics (T\_A = 0 to  $+70^{\circ}\text{C}, \, V_{CC} = 5V \, \pm 10\%, \, V_{SS} = 0\text{V})$ 

Parameter	Symbol	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>		170	_	150	_	130	mA	$\overline{RAS} \text{ Cycling}$ $\overline{LCAS} \text{ or } \overline{UCAS} \text{ Cycling}$ $t_{RC} = \text{Min}$	1, 2
Stondby Coment	ī	_	2	_	2	_	2	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \ \overline{RAS}, \\ \underline{LCAS}, \overline{UCAS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>	_	1	_	1	_	1	mA	$\frac{\text{CMOS Interface }\overline{\text{RAS}},}{\text{LCAS}}, \overline{\text{UCAS}} \ge \text{V}_{\text{CC}} - 0.2\text{V},}\\ \text{D}_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$		150	_	130	_	110	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$	_	150	_	130	_	110	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	130	l –	120		110	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\text{in}} \le 7V$	

 $\bullet$  DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 10%, V<sub>SS</sub> = 0V) (continued)

Parameter	Symbol	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Ont	Test Conditions	Note
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed  $\leq 1$  time while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed  $\leq 1$  time while  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$ .
- Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Electrical Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )1. 14, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Crombal	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Ont	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50		60	_	70		ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	15	_	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	9
RAS Hold Time	trsh	20	_	20		25		ns	
CAS Hold Time	t <sub>CSH</sub>	70		80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		ns	
OE to Din Delay Time	t <sub>ODD</sub>	20	_	20	_	25	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0	_	0		ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0		0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16		16		16	ms	

# **Read Cycle**

Parameter	Cross had	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	NI-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40		45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	tOAC		20		20		25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to $\overline{RAS}$	tRRH	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	35	_	40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to OE	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15	_	15	_	20	_	ns	

# **Write Cycle**

Parameter	Symbol	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Note
r ai ainetei	Symbol	Min	Max	Min	Max	Min	Max	Oilit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10		20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25		ns	
Data-in Setup Time	$t_{DS}$	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20		ns	11

# Read-Modify-Write Cycle

Parameter	Symbol	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Note
Faranietei	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Read-Modify-Write Cycle Time	tRWC	180	_	200	_	245	_	ns	
RAS to WE Delay Time	tRWD	95	_	105	_	135	_	ns	10
CAS to WE Delay Time	tCWD	45	_	45	_	60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	60	_	65	_	80	_	ns	10, 13
OE Hold Time from WE	tOEH	20		20		25	_	ns	

# **Refresh Cycle**

Parameter	Symbol	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Oint	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10	_	10		ns	

### **Fast Page Mode Cycle**

Parameter	G11	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45		50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC		100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40		45	_	50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50		ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65	_	70	_	85	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	95	_	100	_	110		ns	

### **Counter Test Cycle**


Domonoston	Cross had	HM51	4280-7	HM51	4280-8	HM514	280-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	50	_	50		50	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRWD, tCWD and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.
  - 17. When both  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  go low at the same time, all 18-bits data are written into the device.  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  cannot be staggered within the same write/read cycles.




# **TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle




# • Fast Page Mode Delayed Write Cycle



# • Fast Page Mode Read-Modify-Write Cycle




# • CAS Before RAS Refresh Counter Check Cycle (Read)



527

# • CAS Before RAS Refresh Counter Check Cycle (Write)



### 262,144-Word x 18-Bit Dynamic Random Access Memory

# **■ DESCRIPTION**

The Hitachi HM514190 are CMOS dynamic RAM organized as 262,144-word x 18-bit. HM514190 have realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514190 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514190 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

### **FEATURES**

- Single 5V (±10%)
- · High Speed
- Access Time ......70 ns/80 ns/100 ns (max)
- Low Power Dissipation

- Fast Page Mode Capability
- 1.024 Refresh Cycles ......(16 ms)
- 2 WE Byte Control
- 3 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
  - Hidden Refresh

# HM514190JP Series (CP-40D) HM514190ZP Series (ZP-40)

### **M** ORDERING INFORMATION

Part No.	Access Time	Package
HM514190JP-7	70 ns	400 mil 40-pin
HM514190JP-8	80 ns	Plastic SOJ
HM514190JP-10	100 ns	(CP-40D)
HM514190ZP-7	70 ns	475 mil 40-pin
HM514190ZP-8	80 ns	Plastic ZIP
HM514190ZP-10	100 ns	(ZP-40)

### **PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub> —Row Address —Column Address —Refresh Address	Address Input A <sub>0</sub> -A <sub>9</sub> A <sub>0</sub> -A <sub>7</sub> A <sub>0</sub> -A <sub>9</sub>
I/O <sub>0</sub> -I/O <sub>17</sub>	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
UWE, LWE	Read/Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground

### **■ PIN OUT**

HM514190JP Series						
Vcc □	1	40	□vss			
1/00			1/017			
I/01	3	38	1/016			
1/02	4	37	1/015			
1/03	5	36	1/014			
Vcc 🗖	6	35	□v <sub>55</sub>			
1/04	7		1/013			
1/05	8	33	1/012			
I/06 🗆	9	32	1/011			
1/07	10	31	1/010			
1/08	11	30	1/09			
LWE	12	29	□NC			
UWE	13	28	CAS			
RAS	14	27	⊐ōĒ			
A9 🗆	15	26	□A8			
A0 🗆	16	25	□A7			
A1 🗆	17	24	□A6			
A2 🗆	18	23	□A5			
A3 □	19	22	□A4			
Vcc □	20	21	□vss			
			0152-1			
(Top View)						

HM514190ZP Series							
I/O <sub>11</sub>	2		1	I/O <sub>10</sub>			
I/O <sub>13</sub>	4		3	I/O <sub>12</sub>			
I/O <sub>14</sub>	6		5	$v_{ss}$			
I/O <sub>16</sub>	8		7	I/O <sub>15</sub>			
VSS	10		9	I/O <sub>17</sub>			
I/O <sub>0</sub>	12		11	$v_{cc}$			
I/O <sub>2</sub>	14		13	I/O <sub>1</sub>			
$v_{CC}$	16		15	I/O <sub>3</sub>			
I/O <sub>5</sub>	18		17	I/O <sub>4</sub>			
I/O <sub>7</sub>	20		19	I/O <sub>6</sub>			
LWE	22		21	I/O <sub>8</sub>			
RAS	24		23	<u>UWE</u>			
A <sub>0</sub>	26		25	<b>A</b> 9			
A <sub>2</sub>	28		27	$A_1$			
$v_{cc}$	30		29	A <sub>3</sub>			
A <sub>4</sub>	32		31	V <sub>SS</sub>			
A <sub>6</sub>	34		33	A <sub>5</sub>			
A <sub>8</sub>	36		35	A <sub>7</sub>			
CAS	38		37	ŌĒ			
I/0 <sub>9</sub>	40		39	NC			
(Bottom View)							

#### **■ TRUTH TABLE**

		Inputs			I	/0	Operation
RAS	LWE	UWE	CAS	ŌĒ	I/O <sub>0</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>17</sub>	operation .
Н	Н	Н	Н	Н	High-Z	High-Z	Standby
L	Н	Н	Н	Н	High-Z	High-Z	Refresh
L	Н	Н	L	L	D <sub>out</sub>	D <sub>out</sub>	Word Read
L	L	H	L	Н	D <sub>in</sub>	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	D <sub>in</sub>	Upper Byte Write
L	L	L	L	Н	D <sub>in</sub>	D <sub>in</sub>	Word Write
L	Н	Н	L	Н	High-Z	High-Z	

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{T}$	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{T}$	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# $\bullet$ Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parar	Parameter		Min	Тур	Max	Unit	Note
Cumulu Valtaga		V <sub>SS</sub>	0	0	0	V	
Supply voltage	Supply Voltage		4.5	5.0	5.5	v	1
Input High Volta	Input High Voltage		2.4		6.5	v	1
Input Low	(I/O Pin)	$v_{IL}$	- 1.0		0.8	v	1
Voltage	(Others)	$v_{IL}$	- 2.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%$ , V\_SS = 0V)

Domomoton	Cumbal	HM51	4190-7	HM51	4190-8	HM514	190-10	Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Umi	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	140	_	120	_	100	mA	$ \overline{RAS} \text{ Cycling}  \overline{CAS} \text{ Cycling}  t_{RC} = \text{Min} $	1, 2
Standby Current	T	_	2	ı	2	-	2	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = \text{High-Z} \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	1	_	1		1	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	150	_	130		110	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>		5	_	5	_	5	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$	_	150		130		110	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>		130	_	120		110	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	<b>-</b> 10	10	<del>-</del> 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	

 $\bullet$  DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 10%, V<sub>SS</sub> = 0V) (continued)

Parameter	Compleal	HM51	14190-7 HM5		14190-8 HM5141		HM514190-10		Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- Address can be changed once or less while RAS = V<sub>IL</sub>.
   Address can be changed once or less while CAS = V<sub>II</sub>.
- Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>12</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%$ , V\_SS = 0V)1, 14, 15 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Demonstra	C11	HM51	4190-7	HM51	4190-8	HM514	190-10	TIia	NT-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	60	_	70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	9
RAS Hold Time	tRSH	20	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
$\overline{\text{OE}}$ to $D_{\text{in}}$ Delay Time	todd	20	_	20	_	25	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0	_	0		0	_	ns	
CAS Setup Time from D <sub>in</sub>	t <sub>DZC</sub>	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	ms	

### **Read Cycle**

Domenication	Sh -1	HM51	4190-7	HM51	4190-8	HM514	190-10	TT:4	Nata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70		80		100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5, 13
Access Time from $\overline{OE}$	tOAC		20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	tRAL	35	_	40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to OE	t <sub>OFF2</sub>	0	15	0	15	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15		15	_	20	_	ns	

# **Write Cycle**

Parameter	Symbol HM514190-7		HM514190-8		HM514190-10		Unit	Note	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15		20	_	ns	
Write Command Pulse Width	twp	10		10	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20		25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25	_	ns	
Data-in Setup Time	$t_{DS}$	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15	_	20	_	ns	11

# Read-Modify-Write Cycle

Doministra	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	14016
Read-Modify-Write Cycle Time	tRWC	180		200	_	245		ns	
RAS to WE Delay Time	tRWD	95	_	105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	60	_	65	_	80	_	ns	10, 13
OE to Hold Time from WE	tOEH	20		20	_	25		ns	

# Refresh Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Om	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	ns	
CAS Precharge Time in Normal Mode	t <sub>CPN</sub>	10	_	10	_	10		ns	

### Fast Page Mode Cycle

Parameter	Comple at	HM51	4190-7	HM51	4190-8	HM514	190-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Om	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55		ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t <sub>CPW</sub>	65	_	70	_	85	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	95	_	100		110		ns	

#### **Counter Test Cycle**


Parameter Sy	Symbol	HM51	4190-7	HM51	4190-8	HM514	190-10	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Ont	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	50	_	50	_	50		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Either t<sub>RCH</sub> or T<sub>RRH</sub> must be satisfied for a read cycle.
  - 17. When both  $\overline{\text{LWE}}$  and  $\overline{\text{LWE}}$  go low at the same time, all 16-bits data are written into the device.  $\overline{\text{LWE}}$  and  $\overline{\text{LWE}}$  cannot be staggered within the same write cycles.




#### **III** TIMING WAVEFORMS


#### • Read Cycle




### • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




#### • RAS Only Refresh Cycle




# ullet $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



### • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



3DCP24D

3DZP24

HM5116100J Series

(CP-24D)

HM5116100Z Series

(ZP-24)

#### 16,777,216-Word x 1-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM5116100 is a CMOS dynamic RAM organized 16,777,216-word x 1-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5116100 offers Fast Page Mode as a high speed access mode.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation

- Fast Page Mode Capability
- Long Refresh Period
- 4096 Refresh Cycles ......(64 ms)
- 3 Variations of Refresh
   RAS Only Refresh

CAS Before RAS Refresh Hidden Refresh


# ■ ORDERING INFORMATION


Part No.	Access Time	Package
HM5116100J-6 HM5116100J-7 HM5116100J-8 HM5116100J-10	60 ns 70 ns 80 ns 100 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116100Z-6 HM5116100Z-7 HM5116100Z-8 HM5116100Z-10	60 ns 70 ns 80 ns 100 ns	475 mil 24-pin Plastic ZIP (ZP-24)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>11</sub>	Address Input
A <sub>0</sub> -A <sub>11</sub>	Refresh Address Input
D <sub>in</sub>	Data Input
D <sub>out</sub>	Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power Supply ( + 5V)
$v_{ss}$	Ground
NC	No Connection

#### ■ PIN OUT






This specification is fully compatible with the preliminary 16MB DRAM specifications from TEXAS INSTRUMENTS.



### ■ BLOCK DIAGRAM



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to $+7.0$	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Voltage	$v_{IH}$	2.4	_	6.5	V	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	V	1

Note: 1. All voltage referenced to VSS.

### • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

					HM511	6100J/Z						
Parameter	Symbol	-(	6		7	-8	3	-1	0	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>		90	-	80		70		60	mA	$t_{RC} = Min$	1, 2
Standby Current	T	_	2	_	2	ı	2	_	2	mA	$\begin{array}{l} \overline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH} \\ D_{out} = High \ Z \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	1		1	-	1		1	mA	$ \begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array} $	
RAS Only Refresh Current	$I_{CC3}$	_	90	_	80	_	70		60	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>		5		5	_	5		5	mA		1, 4
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	90		80	_	70		60	mA	$t_{RC} = Min$	4
Fast Page Mode Current	I <sub>CC7</sub>	_	70	_	60	_	50	_	45	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μА	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$High I_{out} = -5  mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.

• Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-out)	Co	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm10\%$ ,  $V_{SS}=0$ V)1, 2, 16 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

					HM511	6100J/Z					
Parameter	Symbol		-6		-7		-8		-10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130		150	_	180		ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10		10	_	10	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	10	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15		15	_	15	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	45	20	52	20	60	20	75	ns	3
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	20	55	ns	4
RAS Hold Time	t <sub>RSH</sub>	15	_	18	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80		100		ns	
CAS to RAS Precharge Time	tCRP	5	_	5	_	5		5	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	30	3	30	3	30	3	30	ns	5

#### **Read Cycle**

					HM511	6100J/Z					
Parameter	Symbol		6		7		-8		10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80	_	100	ns	6, 7, 17
Access Time from CAS	tCAC	_	15	_	18	_	20	_	25	ns	7, 8, 17
Access Time from Address	t <sub>AA</sub>		30	_	35	_	40	_	45	ns	7, 9, 17
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0		0	_	0		ns	10
Read Command Hold Time to RAS	trrh	5	_	5	_	5	_	5		ns	10
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45	_	ns	
Column Address to CAS Lead Time	tCAL	30		35		40		45	_	ns	
CAS to Output in Low-Z	t <sub>CLZ</sub>	0	_	0	_	0	_	0	_	ns.	
Output Data Hold Time	toH	3	_	3	_	3	_	3	_	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	_	15		18	_	20		25	ns	11

#### **Write Cycle**

Parameter	Symbol	-6			7		-8	-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0	_	0	_	0	_	ns	12
Write Command Hold Time	twch	15	_	15		15	_	15		ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	15	_	15	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	18		20	_	25		ns	
Write Command to CAS Lead Time	tCWL	15	_	18	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0		ns	13
Data-in Hold Time	t <sub>DH</sub>	15		15		15	_	15	_	ns	13

# Read-Modify-Write Cycle

	HM5116100J/Z										
Parameter	Symbol	-	6	-	7	-	-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	130	_	153		175		210	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	60	_	70	_	80	_	100	_	ns	12
CAS to WE Delay Time	t <sub>CWD</sub>	15	_	18		20	_	25	_	ns	12
Column Address to WE Delay Time	t <sub>AWD</sub>	30	_	35	_	40	_	45		ns	12

#### **Refresh Cycle**

			HM5116100J/Z									
Parameter	Symbol	-6		-	7	-	8	-10		Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max			
CAS Setup Time (CBR Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	ns		
CAS Hold Time (CBR Refresh Cycle)	t <sub>CHR</sub>	20	_	20	_	20	_	20	_	ns		
WE Setup Time (CBR Refresh Cycle)	twrp	10	_	10	_	10	_	10	_	ns		
WE Hold Time (CBR Refresh Cycle)	twrH	10	_	10		10		10		ns		
RAS Precharge to CAS Hold Time	tRPC	0	_	0		0	_	0	_	ns		

# Fast Page Mode Cycle

		HM5116100J/Z									
Parameter	Symbol	-6		-7		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55	_	ns	
Fast Page Mode RAS Pulse Width	tRASP		100000		100000	_	100000	_	100000	ns	14
Access Time from CAS Precharge	t <sub>CPA</sub>	_	35		40	_	45	_	50	ns	15, 17
WE Delay Time from CAS Precharge	t <sub>CPW</sub>	35		40	_	45		50	_	ns	
RAS Hold Time from CAS Precharge	tCPRH	35	_	40	_	45	_	50	_	ns	

### Fast Page Mode Read-Modify-Write Cycle

		HM5116100J/Z									
Parameter	Symbol	-6		-7		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		L
Fast Page Mode Read-Modify-Write Cycle Time	tPRWC	60	_	68	_	75	_	85		ns	

#### **Test Mode Cycle**

		[	HM5116100J/Z								
Parameter	Symbol	-6		-7		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	twrs	10	_	10		10		10		ns	
Test Mode WE Hold Time	twTH	10	_	10		10		10	_	ns	

#### **Counter Test Cycle**

Parameter	Symbol	-6		-7		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	TBD	_	TBD	_	TBD	_	TBD	ns		

#### Refresh ( $T_J = 85^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )


Parameter	Symbol	Max	Unit	Note
Refresh Period	t <sub>REF</sub>	64	ms	4096 Cycles

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$  only Refresh or  $\overline{CAS}$  before  $\overline{RAS}$  Refresh). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles are required.
  - 3. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 4. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 5. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH (min) and VIL (max).
  - 6. Assumes that  $t_{RCD} < t_{RCD}$  (max) and  $t_{RAD} < t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 9. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 10. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  - 11. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 12. twcs, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), or t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 13. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-write cycles.
  - 14.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 15. Access time is determined by the longer of tAA or tCAC or tCPA.
  - 16. Test mode operation specified in this data sheet is 16-bits test function controlled by compression addresses . . . CA0, CA1, CA10 and CA11. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of sixteen test bits accord with each other, the state of the output data is high level. When the state of test bits do not accord with each other, the state of the output data is low level. Data output pin is Dout and data input in is Din. If any refresh cycle has occurred, the test mode is reset.
  - 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>CPA</sub> is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




#### **■ TIMING WAVEFORMS**


### • Read Cycle




# • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




#### • RAS Only Refresh Cycle




# • TAS Before RAS Refresh Cycle




### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




#### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle




#### • Test Mode Cycle




# • Test Mode Set Cycle




### • Test Mode Reset Cycle CAS Before RAS Refresh Cycle




# RAS Only Refresh Cycle



# CAS Before RAS Refresh Counter Check Cycle (Read)



# CAS Before RAS Refresh Counter Check Cycle (Write)



# HM5116100L Series Low Power Version

## **Product Preview**

16,777,216-Word x 1-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM5116100 is a CMOS dynamic RAM organized 16,777,216 words x 1-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5116100 offers Fast Page Mode as a high speed access mode.

#### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation

- Fast Page Mode Capability
- · Long Refresh Period

4096 Refresh Cycles ......(256 ms)

3 Variations of Refresh
 RAS Only Refresh

CAS Before RAS Refresh

· Battery Back Up Operation


#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM5116100LJ-6 HM5116100LJ-7 HM5116100LJ-8 HM5116100LJ-10	60 ns 70 ns 80 ns 100 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116100LZ-6 HM5116100LZ-7 HM5116100LZ-8 HM5116100LZ-10	60 ns 70 ns 80 ns 100 ns	475 mil 24-pin Plastic ZIP (ZP-24)


## ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>11</sub>	Address Input
A <sub>0</sub> -A <sub>11</sub>	Refresh Address Input
D <sub>in</sub>	Data Input
D <sub>out</sub>	Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
$v_{\rm cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection


# \_ ----







#### BLOCK DIAGRAM



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Disspation	P <sub>T</sub>	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	<b>— 1.0</b>	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol	HM51	16100-6	HM51	16100-7	HM51	16100-8	HM511	6100-10	Unit	Test Condition	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Condition	Note
Operating Current	$I_{CC1}$	_	90	_	80		70	_	60	mA	$t_{RC} = Min$	1, 2
		_	2		2	_	2	_	2	mA	$\begin{array}{l} \hline TTL \ Interface \\ \hline RAS, \ \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>		300	-	300	_	300	_	300	μА	$\begin{array}{l} \hline \text{CMOS Interface} \\ \hline \text{RAS, } \hline \text{CAS} \text{ and } \hline \text{WE} > \\ V_{CC} - 0.2V, \text{ or } \leq 6.5V \\ \hline \text{Address and} \\ \hline D_{in} = \text{Stable} \\ \hline D_{out} = \text{High-Z} \\ \hline \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	90	1	80		70		60	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	5	_	5	_	5		5	mA		1, 4
CAS Before RAS Refresh Current	$I_{CC6}$		90	_	80	_	70	_	60	mA	t <sub>RC</sub> = Min	4
Fast Page Mode Current	I <sub>CC7</sub>	_	70	_	60	_	50	_	45	mA	t <sub>PC</sub> = Min	1, 3
Battery Back-up Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>	_	500	_	500	_	500	_	500	μΑ	Standby: CMOS Interface CBR Refresh: $t_{RC} = 62.5 \mu s$ $t_{RAS} \leq 1 \mu s$ Address and $D_{in} = Stable$ $D_{out} = High-Z$	5
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	

#### • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ ) (continued)

Parameter	Symbol	HM511	6100-6	HM511	6100-7	HM511	6100-8	HM5116	100-10	Tinit	Test Condition	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Max Unit Test Condition		Note
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	VOL	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4. Clock voltages  $(\overline{RAS})$  and  $\overline{CAS}$  must be applied simultaneously with or prior to applying supply voltage.
- 5.  $V_{CC} 0.2V \le V_{IH} \le 6.5V$ ,  $0V \le V_{IL} \le 0.2V$ .

# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address, Data-in)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-out)	CO	_	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A = 0$  to  $70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )1, 2, 16 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511	6100-6	HM511	6100-7	HM511	6100-8	HM5116	100-10	Unit	Note
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Max	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10		10		ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	10	_	10	_	10	_	10	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15	_	15	_	15	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	45	20	52	20	60	20	75	ns	3
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	15	55	ns	4
RAS Hold Time	tRSH	15	_	18	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	5	_	5		5	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	30	3	30	3	30	3	30	ns	5

#### **Read Cycle**

Parameter	Symph ol	HM51	16100-6	HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	14016
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70		80	_	100	ns	6, 7, 17
Access Time from CAS	t <sub>CAC</sub>		15	_	18	_	20	_	25	ns	7, 8, 17
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45	ns	7, 9, 17
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	0	_	ns	10
Read Command Hold Time to RAS	t <sub>RRH</sub>	5		5		5		5		ns	10

# Read Cycle (continued)

Parameter	C11	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oilit	Note
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45		ns	
Column Address to CAS Lead Time	tCAL	30	_	35	_	40	_	45	_	ns	
CAS to Output in Low-Z	t <sub>CLZ</sub>	0	_	0		0		0		ns	
Output Data Hold Time	t <sub>OH</sub>	3	_	3		3	_	3	_	ns	
Output Buffer Turn-off Time	toff	-	15	_	18	_	20	_	25	ns	11

# **Write Cycle**

D	C11	HM51	16100-6	HM51	HM5116100-7		HM5116100-8		HM5116100-10		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0		0	_	ns	12
Write Command Hold Time	twch	15	_	15	_	15	_	15		ns	
Write Command Pulse Width	twp	15		15		15	_	15		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	18	_	20	_	25		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15	_	18	_	20		25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	0	_	ns	13
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15	_	15		ns	13

# Read-Modify-Write Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Oint	Note
Read-Modify-Write Cycle Time	tRWC	130	_	153	_	175	_	210	_	ns	
RAS to WE Delay Time	tRWD	60	_	70	_	80	_	100		ns	12
CAS to WE Delay Time	tCWD	15		18		20		25	_	ns	12
Column Address to WE Delay Time	$t_{AWD}$	30	_	35		40		45	_	ns	12

# **Refresh Cycle**

D	C11	HM5116100-6		HM51	16100-7	HM51	16100-8	HM511	6100-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umi	Note
CAS Setup Time (CBR Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10	_	10	_	ns	
CAS Hold Time (CBR Refresh Cycle)	tCHR	20		20	_	20		20		ns	
WE Setup Time (CBR Refresh Cycle)	twrp	10		10	_	10		10		ns	
WE Hold Time (CBR Refresh Cycle)	twrH	10	_	10		10	_	10		ns	
RAS Precharge to CAS Hold Time	tRPC	0	_	0		0		0		ns	

# Fast Page Mode Cycle

Domesti, a	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oilt	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55	_	ns	
Fast Page Mode RAS Pulse Width	t <sub>RASP</sub>	_	100000	_	100000		100000	_	100000	ns	14
Access Time from CAS Precharge	t <sub>CPA</sub>	_	35		40	_	45	_	50	ns	15, 17
WE Delay Time from CAS Precharge	t <sub>CPW</sub>	35	_	40		45	_	50	_	ns	
RAS Hold Time from CAS Precharge	t <sub>CPRH</sub>	35		40	_	45		50		ns	

#### Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Onit	Note
Fast Page Mode Read-Modify- Write Cycle Time	tPRWC	60	_	68		75	_	85	_	ns	

#### Test Mode Cycle

D .	C11	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	twrs	10	_	10	_	10	_	10	_	ns	
Test Mode WE Hold Time	twTH	10	_	10	_	10	_	10	_	ns	

#### **Counter Test Cycle**

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	TBD	_	TBD	_	TBD	_	TBD	_	ns	


## Refresh ( $T_J = 85^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Max	Unit	Note
Refresh Period	tref	256	ms	4096 Cycles


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS only refresh or CAS before RAS refresh). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles are required.
  - 3. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 4. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 5. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH (min) and VII (max).
  - 6. Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (max) and t<sub>RAD</sub> < t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 7. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  - 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 9. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 10. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  - 11. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 12. twcs, tRwD, tCwD, tAwD and tCPW are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), or t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 13. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or readmodify-write cycles.
  - 14. t<sub>RASP</sub> defines RAS pulse width in fast page mode cycles.
  - 15. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>CPA</sub>.
  - 16. Test mode operation specified in this data sheet is 16 bits test function controlled by compression addresses CA0, CA1, CA10 and CA11. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of sixteen test bits accord with each other, the state of the output data is high level. When the state of test bits do not accord with each other, the state of the output data is low level. Data output pin is Dout and data input pin is Din. If any refresh cycle is occurred, the test mode is reset.
  - 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>CPA</sub> is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

#### **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




#### • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • TAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




#### • Fast Page Mode Read Cycle




## • Fast Page Mode Early Write Cycle




# • Fast Page Mode Delayed Write Cycle




#### • Fast Page Mode Read-Modify-Write Cycle




# • Test Mode Cycle




# • Test Mode Set Cycle




# • Test Mode Reset Cycle CAS Before RAS Refresh Cycle




#### **RAS** Only Refresh Cycle



# CAS Before RAS Refresh Counter Check Cycle (Read)



# CAS Before RAS Refresh Counter Check Cycle (Write)



#### 4,194,304-Word x 4-Bit Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM5116400 is a CMOS dynamic RAM organized 4,194,304 words x 4 bits. It employs the most advanced CMOS technology for high performance and low power. The HM5116400 offers Fast Page Mode as a high speed access mode.

#### **■ FEATURES**

•	Single 5V (±10%)
•	High Speed

• Low Power Dissipation

Fast Page Mode Capability

Long Refresh Period

4096 Refresh Cycles ......(64 ms)

• 3 Variations of Refresh

RAS Only Refresh
CAS Before RAS Refresh


Hidden Refresh

#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM5116400J-6 HM5116400J-7 HM5116400J-8 HM5116400J-10	60 ns 70 ns 80 ns 100 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116400Z-6 HM5116400Z-7 HM5116400Z-8 HM5116400Z-10	60 ns 70 ns 80 ns 100 ns	475 mil 24-pin Plastic ZIP (ZP-24)


#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>11</sub>	Address Input
A <sub>0</sub> -A <sub>11</sub>	Refresh Address Input
I/O <sub>0</sub> -I/O <sub>4</sub>	Data Input/Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection




## ■ PIN OUT





#### **BLOCK DIAGRAM**



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

					HM511	6400J/Z						
Parameter	Symbol	-	6	-	7	-	8	-1	0	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	90	_	80	_	70	_	60	mA	$t_{RC} = Min$	1, 2
Standby Current	Inc	_	2	_	2	_	2		2	mA	$\begin{array}{l} \hline TTL \ Interface \\ \hline RAS, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>		1	_	1	_	1		1	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	90	_	80		70	_	60	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	5		5	_	5		5	mA		1, 4
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	90	_	80	_	70	_	60	mA	t <sub>RC</sub> = Min	4
Fast Page Mode Current	I <sub>CC7</sub>	_	70	_	60	_	50	_	45	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{\rm IN} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 mA$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- Address can be changed once or less while RAS = V<sub>II</sub>.
   Address can be changed once or less while CAS = V<sub>III</sub>.
- 4. Clock voltages  $(\overline{RAS})$  and  $\overline{CAS}$  must be applied simultaneously with or prior to applying supply voltage.



589

• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>12</sub>		7	pF	1
Output Capacitance (Data-in, Data-out)	co		10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm10\%$ ,  $V_{SS}=0$ V)1. 2, 3, 19, 20 Read, Write Read-Modify-Write and Refresh Cycles (Common Parameters)

					HM511	6400J/Z					
Parameter	Symbol		-6		-7		-8		-10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50		60	_	70	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10	_	10	_	10		ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		10	_	10	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15	_	15		ns	
RAS to CAS Delay Time	tRCD	20	45	20	52	20	60	20	75	ns	4
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	15	55	ns	5
RAS Hold Time	t <sub>RSH</sub>	15	_	18	_	20		25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	5		5	_	5	_	5	_	ns	
OE to Din Delay Time	t <sub>OED</sub>	15		18		20		25		ns	6
OE Delay Time from Din	t <sub>DZO</sub>	0		0	_	0		0	_	ns	7
CAS Delay Time from Din	t <sub>DZC</sub>	0		0	_	0	_	0	_	ns	7
Transition Time (Rise and Fall)	t <sub>T</sub>	3	30	3	30	3	30	3	30	ns	8

#### **Read Cycle**

					HM511	6400J/Z					
Parameter	Symbol	-	6	-	7		8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80	_	100	ns	9, 10, 21
Access Time from CAS	t <sub>CAC</sub>		15		18		20	_	25	ns	10, 11, 21
Access Time from Address	t <sub>AA</sub>	_	30		35	_	40	_	45	ns	10, 12, 21
Access Time from $\overline{OE}$	toea	_	15	_	18		20		25	ns	10, 21
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	0		0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	0		ns	13
Read Command Hold Time to $\overline{RAS}$	trrh	5		5	_	5	_	5		ns	13
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35		40	_	45	_	ns	
Column Address to CAS Lead Time	t <sub>CAL</sub>	30	_	35	_	40	_	45	_	ns	
CAS to Output in Low-Z	t <sub>CLZ</sub>	0	_	0	_	0		0	_	ns	

# Read Cycle (continued)

					HM511	6400J/Z					
Parameter	Symbol		6		-7		-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	1	
Output Data Hold Time	toH	3	_	3	_	3	_	3	_	ns	
Output Data Hold Time from $\overline{OE}$	t <sub>OHO</sub>	3	_	3	_	3		3	_	ns	
Output Buffer Turn-off Time	tOFF	_	15	_	18		20		25	ns	14
Output Buffer Turn-off Time to $\overline{OE}$	tOEZ		15	_	18	_	20		25	ns	14
CAS to Din Delay Time	t <sub>CDD</sub>	15	_	18	_	20	_	25	_	ns	6

# Write Cycle

					HM511	6400J/Z					
Parameter	Symbol		6		7	-	-8		10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0		0		0	_	ns	15
Write Command Hold Time	twcH	15		15	_	15	_	15	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	15		15		ns	
Write Command to RAS Lead Time	tRWL	15	_	18	_	20		25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15		18	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		0	_	ns	16
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15	_	20		ns	16

# Read-Modify-Write Cycle

					HM511	6400J/Z					ŀ
Parameter	Symbol		6		7		-8	-	10	Unit	Note
		Min	Max	Min	Max	Mın	Max	Min	Max		9
Read-Modify-Write Cycle Time	tRWC	150		176		200		245	_	ns	
RAS to WE Delay Time	tRWD	80	_	93	_	105	_	135	_	ns	15
CAS to WE Delay Time	t <sub>CWD</sub>	35		41		45	_	60	_	ns	15
Column Address to WE Delay Time	t <sub>AWD</sub>	50	_	58	_	65	_	80		ns	15
OE Hold Time from WE	toeh	15		18		20	_	25	_	ns	

# Refresh Cycle

					HM511	6400J/Z					
Parameter	Symbol		-6		7		8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CBR Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10	_	10	_	ns	
CAS Hold Time (CBR Refresh Cycle)	tCHR	20	_	20	_	20	_	20	_	ns	
WE Setup Time (CBR Refresh Cycle)	twrp	10		10	_	10	_	10		ns	
WE Hold Time (CBR Refresh Cycle)	twRH	10	_	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	0	_	0		0	_	0	_	ns	

# **Fast Page Mode Cycle**

					HM511	6400J/Z					
Parameter	Symbol		-6		-7		-8		-10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55	_	ns	
Fast Page Mode RAS Pulse Width	tRASP	_	100000	_	100000	_	100000	_	100000	ns	17
Access Time from CAS Precharge	t <sub>CPA</sub>	_	35	_	40	_	45	_	50	ns	18, 21
WE Delay Time from CAS Precharge	t <sub>CPW</sub>	55	-	63	_	70	_	85	_	ns	
RAS Hold Time from CAS Precharge	tCPRH	35		40	_	45	_	50	-	ns	

# Fast Page Mode Read-Modify-Write Cycle

					HM511	6400J/Z					
Parameter	Symbol	-	6		7		8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PRWC</sub>	80	_	91	_	100	_	110	_	ns	

# **Test Mode Cycle**

		HM5116400J/Z									
Parameter	Symbol	-	-6		-7		-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	twrs	10		10		10		10	_	ns	
Test Mode WE Hold Time	twTH	10	_	10	_	10	_	10		ns	

# **Counter Test Cycle**

		HM5116400J/Z									
Parameter	Symbol	-	6	-	7	-	8	-1	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	TBD	_	TBD	_	TBD	_	TBD	ns		

# Refresh ( $T_J = 85$ °C, $V_{CC} = 5V \pm 10$ %)


Parameter	Symbol	Max	Unit	Note
Refresh Period	tref	64	ms	4096 Cycles

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. An initial pause of 100 us is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$  only Refresh or  $\overline{CAS}$  before  $\overline{RAS}$  Refresh). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles are required.
  - 3. Only row address is indispensable on address A10 and A11.
  - 4. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 5. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 6. Either topp or topp must be satisfied.
  - 7. Either t<sub>DZO</sub> or t<sub>DZC</sub> must be satisfied.
  - 8. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> (min) and V<sub>II</sub> (max).
  - 9. Assumes that  $t_{RCD} < t_{RCD}$  (max) and  $t_{RAD} < t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 10. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 11. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 12. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 13. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  - 14. t<sub>OFF</sub> (max) and t<sub>OFZ</sub> (max) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
  - 15. twcs, tRwD, tCWD, tAWD and tCPW are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{AWD} \ge t_{CWD}$ t<sub>AWD</sub> (min), or t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 16. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in delayed write or readmodify-write cycles.
  - 17. t<sub>RASP</sub> defines RAS pulse width in fast page mode cycles.
  - 18. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{CPA}$ .
  - 19. In delay write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 20. Test mode operation specified in this data sheet is 16 bits test function controlled by compression addresses ... CA0 and CA1. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of four test bits on each I/O accord with each other, the state of the output data on the I/O is high level. When the state of four test bits on the I/O do not accord with each other, the state of the output data on the I/O is low level. Data input and output pins are I/O<sub>1</sub>-I/O<sub>4</sub>. If any refresh cycle is occurred, the test mode is reset.
  - 21. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>CPA</sub> is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




#### **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




# • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle




### • Test Mode Cycle




### •Test Mode Set Cycle




# •Test Mode Reset Cycle CAS Before RAS Refresh Cycle




### **RAS** Only Refresh Cycle



### CAS Before RAS Refresh Counter Check Cycle (Read)



### CAS Before RAS Refresh Counter Check Cycle (Write)



4,194,304-Word x 4-Bit Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM5116400 is a CMOS dynamic RAM organized 4,194,304 words x 4 bits. It employs the most advanced CMOS technology for high performance and low power. The HM5116400 offers Fast Page Mode as a high speed access mode.

### **■ FEATURES**

- Single 5V (±10%)
- High Speed

Low Power Dissipation


- Fast Page Mode Capability
- Long Refresh Period

4,096 Refresh Cycles.....(256 ms)

3 Variations of Refresh
 RAS Only Refresh

CAS Before RAS Refresh Hidden Refresh

· Battery Back Up Operation




### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM5116400LJ-6 HM5116400LJ-7 HM5116400LJ-8 HM5116400LJ-10	60 ns 70 ns 80 ns 100 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116400LZ-6 HM5116400LZ-7 HM5116400LZ-8 HM5116400LZ-10	60 ns 70 ns 80 ns 100 ns	475 mil 24-pin Plastic ZIP (ZP-24)

### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>11</sub>	Address Input
A <sub>0</sub> -A <sub>11</sub>	Refresh Address Input
I/O <sub>0</sub> -I/O <sub>4</sub>	Data-input/Data-output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection

### **■ PIN OUT**





### **■ BLOCK DIAGRAM**



### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{T}$	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to $\pm 70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

## $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)

		HM51	16400-6	HM51	16400-7	HM511	6400-8	HM511	6400-10			T
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	90	_	80		70	_	60	mA	$t_{RC} = Min$	1, 2
		_	2		2		2	_	2	mA	$\begin{array}{l} \hline TTL \ Interface \\ \hline RAS, \ \overline{CAS} \ = \ V_{IH} \\ D_{out} \ = \ High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>		300		300		300	_	300	μΑ	$\begin{array}{l} \hline CMOS\ Interface,\ \overline{RAS},\\ \hline CAS\ and\ \overline{WE}>\\ \hline V_{CC}\ -\ 0.2V\ or\ \le\ 6.5V\\ Address\ and\\ \hline D_{in}\ =\ stable\\ \hline D_{out}\ =\ High-Z \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	ı	90		80		70	_	60	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>		5		5		5		5	mA		1, 4
CAS Before RAS Refresh Current	$I_{CC6}$	_	90	_	80	_	70	_	60	mA	t <sub>RC</sub> = Min	4
Fast Page Mode Current	I <sub>CC7</sub>	_	70		60	_	50	_	45	mA	t <sub>PC</sub> = Min	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I <sub>CC10</sub>	ı	500	_	500	_	500	_	500	μA	$\begin{array}{l} Standby: \\ CMOS\ Interface \\ CBR\ Refresh: \\ t_{RC} = 62.5\ \mu s \\ t_{RAS} \leq 1\ \mu s \\ Address\ and \\ D_{in} = Stable \\ D_{out} = High-Z \end{array}$	5
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{in} \le 7V$	
Output Leakage Current	$I_{LO}$	<del>-</del> 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \le V_{out} \le 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	V <sub>CC</sub>	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 mA$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- Address can be changed once or less while RAS = V<sub>IL</sub>.
   Address can be changed once or less while CAS = V<sub>IH</sub>.
- 4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.
- 5.  $V_{CC} 0.2V \le V_{IH} \le 6.5V$ ,  $0V \le V_{IL} \le 0.2V$ .



• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input Capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output Capacitance (Data-in, Data-out)	Co	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm 10\%$ ,  $V_{SS}=0$ V)1, 2, 3, 19, 20 Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	C11	HM51	16400-6	HM51	16400-7	HM511	6400-8	HM511	6400-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130		150		180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	ns	
RAS Pulse Width	tRAS	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10	_	10	_	10		ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15		15	_	15	_	ns	
RAS to CAS Delay Time	tRCD	20	45	20	52	20	60	20	75	ns	4
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	15	55	ns	5
RAS Hold Time	tRSH	15	_	18	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	5	_	5	_	5	_	5	_	ns	
OE to D <sub>in</sub> Delay Time	t <sub>OED</sub>	15	_	18		20	_	25		ns	6
OE Delay Time from D <sub>in</sub>	t <sub>DZO</sub>	0	_	0		0		0	_	ns	7
CAS Delay Time from Din	t <sub>DZC</sub>	0	_	0	_	0		0	_	ns	7
Transition Time (Rise and Fall)	t <sub>T</sub>	3	30	3	30	3	30	3	30	ns	8

### **Read Cycle**

Demonstra	C11	HM51	16400-6	HM51	16400-7	HM511	6400-8	HM511	6400-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70		80		100	ns	9, 10, 21
Access Time from CAS	t <sub>CAC</sub>		15	_	18	_	20	_	25	ns	10, 11, 21
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45	ns	10, 12, 21
Access Time from OE	t <sub>OEA</sub>	_	15		18		20	_	25	ns	10, 21
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	0		ns	13
Read Command Hold Time to RAS	t <sub>RRH</sub>	5	_	5		5		5		ns	13
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35	_	40		45	_	ns	
Column Address to CAS Lead Time	tCAL	30	_	35	_	40		45		ns	
CAS to Output in Low-Z	t <sub>CLZ</sub>	0	_	0		0		0	_	ns	
Output Data Hold Time	tOH	3		3	_	3		3	_	ns	
Output Data Hold Time from OE	t <sub>OH0</sub>	3		3	_	3	_	3		ns	
Output Buffer Turn-off Time	toff	_	15	0	18	_	20	_	25	ns	14
Output Buffer Turn-off to $\overline{OE}$	tOEZ	_	15		18	_	20	_	25	ns	14
CAS to Din Delay Time	t <sub>CDD</sub>	15	_	18	_	20	_	25		ns	6

### **Write Cycle**

P	Sh1	HM51	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	0		ns	15
Write Command Hold Time	twcH	15	_	15	_	15	_	15		ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	15		15		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	18		20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15	_	18	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	ns	16
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15	_	15	_	ns	16

### **Read-Modify-Write Cycle**

Parameter	Compleal	HM5116400-6		HM51	16400-7	HM5116400-8		HM5116400-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oint	Note
Read-Modify-Write Cycle Time	tRWC	150	_	176	_	200	_	245	_	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	80	_	93	_	105	_	135	_	ns	15
CAS to WE Delay Time	tCWD	35	_	41	_	45	_	60	_	ns	15
Column Address to WE Delay Time	t <sub>AWD</sub>	50	_	58	_	65	_	80	_	ns	15
OE Hold Time from WE	toeh	15	_	18	_	20	_	25		ns	

## Refresh Cycle

Demonstra	C1-1	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Setup Time (CBR Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CBR Refresh Cycle)	t <sub>CHR</sub>	20	_	20	_	20	_	20	_	ns	
WE Setup Time (CBR Refresh Cycle)	t <sub>WRP</sub>	10	_	10	_	10	_	10	_	ns	
WE Hold Time (CBR Refresh Cycle)	twRH	10	_	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	tRPC	0		0	_	0	_	0	_	ns	

### **Fast Page Mode Cycle**

Parameter	C11	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55		ns	
Fast Page Mode RAS Pulse Width	tRASP	_	100000	_	100000	_	100000		100000	ns	17
Access Time from CAS Precharge	t <sub>CPA</sub>		35	_	40	_	45	_	50	ns	18, 21
WE Delay Time from CAS Precharge	t <sub>CPW</sub>	55	_	63	_	70	_	85	_	ns	
RAS Hold Time from CAS Precharge	t <sub>CPRH</sub>	35		40		45		50		ns	

### Fast Page Mode Read-Modify-Write Cycle

Parameter	Cumbal	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Read-Modify- Write Cycle Time	tPRWC	80	_	91	_	100		110	_	ns	



### **Test Mode Cycle**

D	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Test Mode WE Setup Time	twTS	10	_	10		10	_	10	_	ns	
Test Mode WE Hold Time	twTH	10	_	10	_	10		10		ns	

### **Counter Test Cycle**

Parameter	Cumb al	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	TBD	_	TBD	_	TBD	_	TBD	_	ns	

### Refresh ( $T_J = 85^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )


Parameter	Symbol	Max	Unit	Note
Refresh Period	t <sub>REF</sub>	256	ms	4096 Cycles

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- 2. An initial pause of 100 \(\mu\)s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \(\overline{RAS}\) only refresh or \(\overline{CAS}\) before \(\overline{RAS}\) refresh). If the internal refresh counter is used, a minimum of eight \(\overline{CAS}\) before \(\overline{RAS}\) refresh cycles are required.
- 3. Only row address is indispensable on address A10 and A11.
- 4. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 5. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 6. Either toDD or ToDD must be satisfied.
- 7. Either t<sub>DZO</sub> or T<sub>DZC</sub> must be satisfied.
- 8.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
- Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (max) and t<sub>RAD</sub> < t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 10. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 11. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 12. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- 13. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 14. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 15. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), or t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 16. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 17.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 18. Access time is determined by the longer of tAA or tCAC or tCPA.
- 19. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
- 20. Test mode operation specified in this data sheet is 16 bits test function controlled by compression addresses CA0 and CA1. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of four test bits on each I/O accord with each other, the state of the output data on the I/O is high level. When the state of four test bits on the I/O do not accord with each other, the state of the output data on the I/O is low level. Data input and output pins are I/O-1 to I/O-4. If any refresh cycle is occurred, the test mode is reset.
- 21. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>CPA</sub> is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

### **TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




### • Delayed Write Cycle




### • Read-Modify-Write Cycle




### • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




### • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




### • Fast Page Mode Early Write Cycle




### • Fast Page Mode Delayed Write Cycle




### • Fast Page Mode Read-Modify-Write Cycle



### • Test Mode Cycle




### • Test Mode Set Cycle




### • Test Mode Reset Cycle


### **CAS** Before **RAS** Refresh Counter Cycle




### • RAS Only Refresh Cycle



# • CAS Before RAS Refresh Counter Check Cycle (Read)



# • CAS Before RAS Refresh Counter Check Cycle (Write)



# Section 3 High Speed BiCMOS Dynamic RAM





# HM571000 Series

### 1,048,576-Word x 1-Bit High Speed Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM571000 is a super high speed dynamic RAM organized 1,048,576-word x 1-bit. HM571000 have realized higher density, higher performance and various functions by employing 1.3  $\mu$ m Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM571000 offers 8 bits static column mode as a high speed access mode.

### **■ FEATURES**

Single

5V ( $\pm$ 10%) for HM571000JP/ZP-40/45 5V ( $\pm$ 5%) for HM571000JP/ZP-35R


· High Speed


• 512 Refresh Cycles ......(4 ms)

2 Variations of Refresh
 CE Refresh

Automatic Refresh

• 8 Bits Static Column Mode





### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM571000JP-35R	35 ns	300 mil 28-pin
HM571000JP-40	40 ns	Plastic SOJ
HM571000JP-45	45 ns	(CP-28DN)
HM571000ZP-35*1	35 ns	400 mil 28-pin
HM571000ZP-40*1	40 ns	Plastic ZIP
HM571000ZP-45*1	45 ns	(ZP-28)


Note: \*1. ZIP type products are preliminary.

### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input for CE Refresh
A9-A <sub>16</sub>	Address Input
A <sub>17</sub> -A <sub>19</sub>	Address Input for Static Column Mode
<del>CE</del>	Chip Enable
ŌĒ	Output Enable
WE	Read/Write Enable
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RF	Refresh Control
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground

### **■ PIN OUT**





### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	-1.0  to  +7.0	v
Short Circuit Output Current	Ios	50	mA
Power Dissipation	P <sub>T</sub>	0.8	W
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Paramete	Parameter		Min	Тур	Max	Unit	Note
Supply Voltage	-35R	$v_{cc}$	4.75	5.0	5.25	v	1
Supply Voltage	-40/-45	, (C	4.50	3.0	5.50	•	•
Input High Voltage		V <sub>IH</sub>	2.4	_	6.5	V	1, 3
Input Low Voltage		$v_{IL}$	- 1.0		0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

3. The  $V_{IH}$  level of  $\overline{OE}$  shall be lower than  $V_{CC} + 0.5V$ .

• DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>SS</sub> = 0V) (V<sub>CC</sub> = 5V  $\pm$ 10% for HM571000JP-40/45) (V<sub>CC</sub> = 5V  $\pm$ 5% for HM571000JP-35R)

Donomotor	Symbol	HM571	000-35R	HM571	1000-40	HM571	000-45	Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Normal Operating Current	I <sub>CCA</sub>			See Fig	gure 2			mA		1
Refresh Current	I <sub>CCR</sub>			See Fig	gure 2			mA		1
Standby Current	I <sub>CCS</sub>	_	5		5	_	5	mA		
Input Leakage Current	I <sub>LI</sub>	<del>-</del> 10	10	<del>- 10</del>	10	<del>- 10</del>	10	μΑ	0V < V <sub>in</sub> < 7V	2
Output Leakage Current	I <sub>LO</sub>	<b>—</b> 10	10	<b>–</b> 10	10	<del>-</del> 10	10	μΑ	$0V < V_{out} < 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -4 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 8 mA$	

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. The  $V_{IN}$  level of  $\overline{OE}$  that is  $I_{LI}$  test condition of  $\overline{OE}$  must be lower than  $V_{CC}$  + 0.5V.




Figure 2. I<sub>CCA</sub>, I<sub>CCR</sub> vs T<sub>cycle</sub>

• Capacitance (T<sub>A</sub> = 25°C)

 $(V_{CC} = 5V \pm 10\% \text{ for HM571000JP-40/45})$  $(V_{CC} = 5V \pm 5\% \text{ for HM571000JP-35R})$ 

Param	Symbol	Тур	Max	Unit	Note	
	Address, Data-in	C <sub>in1</sub>	_	5	pF	1
Input Capacitance	Clocks (CE, OE)	C <sub>in2</sub>	_	5	pF	1
	Clock (WE, RF)	C <sub>in3</sub>	_	7	pF	1
Output Capacitance (Data-out)		Co	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{OE}$ ,  $\overrightarrow{CE} = V_{IH}$  to disable  $D_{out}$ .

• AC CHARACTERISTICS <sup>1</sup> ( $T_A=0$  to  $+70^{\circ}\text{C}$ ,  $V_{SS}=0\text{V}$ ) ( $V_{CC}=5\text{V}\pm10\%$  for HM571000JP/40/45) ( $V_{CC}=5\text{V}\pm5\%$  for HM571000JP/35R)

### **Test Conditions**

Input Pulse Levels:  $V_{IH} = 3.0V$ ,  $V_{IL} = 0V$ 

Transition Time:  $t_T = 3$  ns

Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 3.)

Output Timing Reference Levels: High = 2.4V, Low = 0.4V

Output Load: See Figure 4.




Figure 3. Input Pulse




Figure 4. Output Load



### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	C1	HM571	000-35R	HM57	1000-40	HM571	000-45	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Oint	14010
Read/Write Cycle Time	t <sub>CC</sub>	75	_	85	_	90	_	ns	
CE Pulse Width	t <sub>CE</sub>	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t <sub>CP</sub>	34	_	39	_	39		ns	
Address Setup Time	t <sub>AS</sub>	0	_	0	_	0	_	ns	
Address Hold Time	t <sub>AH</sub>	5	_	5		5	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	10	1	10	1	10	ns	
Refresh Period	t <sub>REF</sub>	_	4	_	4	_	4	ms	

### **Read Cycle**

D	611	HM571	000-35R	HM57	1000-40	HM571	000-45	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from CE	t <sub>ACS</sub>		35	_	40	_	45	ns	
Address Access Time	t <sub>AA</sub>	_	25	_	30	-	30	ns	
Access Time from OE	tOAC		20	_	25	_	25	ns	
Setup Time on Read	t <sub>RS</sub>	0		0	_	0	_	ns	
Hold Time on Read	t <sub>RH</sub>	5	_	5	_	5	_	ns	
OE Setup Time	toes	5	_	5	_	5	_	ns	
OE Enable to Output in Low-Z	t <sub>LZ</sub>	0	_	0		0		ns	
OE Disable to Output in High-Z	t <sub>HZ</sub>		15	_	20	_	20	ns	
Output Hold Time from Address	t <sub>AOH</sub>	3		3		3	_	ns	
Output Hold Time from $\overline{CE}$	t <sub>COH</sub>	0	_	0	_	0		ns	
CE to OE Precharge Time	t <sub>COP</sub>	10		10	_	10	_	ns	

### **Write Cycle**

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		TT	Note
		Min	Max	Min	Max	Mın	Max	Unit	Note
Data Setup Time	t <sub>DW</sub>	20	_	25	_	30	_	ns	
Data Hold Time	t <sub>DH</sub>	5		5	_	5	_	ns	
Setup Time on Early Write	t <sub>ES</sub>	5	_	5	_	5		ns	
WE Pulse Width	twp	25	_	30		35	_	ns	
Write Hold Time from CE	twH	35		40	_	45	_	ns	
WE Enable to Output in High-Z	twz		15		20		20	ns	

### Read-Modify-Write Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max	Omt	Note
WE Delay Time from CE	t <sub>CWD</sub>	35	_	40	_	45	_	ns	

### **Refresh Cycle**

Parameter	C11	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
RF Setup Time	tFS	5		5	_	5	_	ns	
RF Hold Time	t <sub>FH</sub>	15	_	15	_	15	_	ns	
Mode Selection Setup Time	t <sub>MS</sub>	0	_	0		0		ns	
Mode Selection Hold Time	t <sub>MH</sub>	15		20	_	20	_	ns	
Setup Time on CE Refresh	tCRS	15	_	20	_	20	_	ns	

### **Static Column Mode Cycle**

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		T T : 4	NT. 4
		Min	Max	Min	Max	Min	Max	Unit	Note
Static Column Address Setup Time	t <sub>ASZ</sub>	20		25	_	25	_	ns	
Address Setup Time to WE	tws	0		0	_	0	_	ns	
Address Hold Time from WE	twR	0	_	0	_	0	_	ns	


Notes: 1. If toes > toes (min) and  $\overline{OE}$  is held at low level,  $D_{out}$  will be valid until the next negative transition of  $\overline{CE}$ .

- 2. Both t<sub>WH</sub> and t<sub>WP</sub> must be satisified for a delayed write cycle.
- 3. If  $t_{COP} < t_{COP}$  (min),  $D_{out}$  cannot be guaranteed to be in high impedance.
- 4. If the negative transition of  $\overline{OE}$  occurs before that of  $\overline{CE}$ ,  $t_{LZ}$  is controlled by  $\overline{CE}$ .
- 5. twp and tpw are specified by the positive transition of  $\overline{CE}$  or  $\overline{WE}$  whichever occurs earlier.
- 6. When WE goes low, D<sub>out</sub> becomes high impedance and is held in this condition to the next cycle. If the negative transition of WE occurs before that of CE, D<sub>out</sub> is controlled by CE. t<sub>WZ</sub> defines the time at which the output achieves the open circuit condition.
- 7. If  $t_{ES} > t_{ES}$  (min), the cycle is early write and  $D_{out}$  is in high impedance.
- 8. In static column mode cycles, read operation cannot be performed after write operation.
- 9. Both t<sub>AH</sub> and t<sub>WR</sub> must be satisified for a write cycle.
- 10. tHZ defines the time at which the output achieves the open circuit condition.
- 11. An initial pause of 100  $\mu$ S is required after power-up, then execute at least eight  $\overline{CE}$  refresh cycles.
- In static column mode cycle, there must not be any invalid address inputs for static column mode (A<sub>17</sub>-A<sub>19</sub>) which are less than t<sub>AA</sub>.




### **■ TIMING WAVEFORMS**


# • Read/Read Cycle




# • Read/Early Write Cycle




# • Read/Delayed Write Cycle




# • Read/Read Cycle (OE = V<sub>IL</sub>)




# • Read/Early Write Cycle ( $\overline{OE} = V_{IL}$ )




# • Read/Delayed Write Cycle (OE = V<sub>IL</sub>)




# • Read-Modify-Write Cycle




# • Automatic Refresh Cycle




# • CE Refresh




# • Static Column Mode Read Cycle




# • Static Column Mode Read Cycle ( $\overline{OE} = V_{IL}$ )



# • Static Column Mode Write Cycle \*8 (1st Cycle = Early Write Cycle)



• Static Column Mode Write Cycle \*8 (1st Cycle = Delayed Write Cycle)



# HM574256 Series

### 262,144-Word x 4-Bit High Speed Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM574256 is a super high speed dynamic RAM organized 262,144-word x 4-bit. HM574256 has realized higher density, higher performance and various functions by employing 1.3  $\mu m$  Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574256 offers 2-bit static column mode as a high speed access mode.

#### **FEATURES**

Single

5V ( $\pm$ 10%) for HM574256JP/ZP-40/45 5V ( $\pm$ 5%) for HM574256JP/ZP-35R


• High Speed

• 2 Variations of Refresh

CE Refresh

Automatic Refresh

· 2 Bits Static Column Mode



#### **■ ORDERING INFORMATION**


	Part No.	Access Time	Package	Note
	HM574256JP-35R HM574256JP-40 HM574256JP-45	35 ns 40 ns 45 ns	300 mil 28-pin Plastic SOJ (CP-28DN)	
•	HM574256ZP-35R HM574256ZP-40 HM574256ZP-45	35 ns 40 ns 45 ns	400 mil 28-pin Plastic ZIP (ZP-28)	1 1 1


Note: 1. ZIP type products are preliminary.

#### **■ PIN DESCRIPTION**

Pin Name	Function
$A_0 - A_8$	Address Input for CE Refresh
A <sub>9</sub> -A <sub>16</sub>	Address Input
A <sub>17</sub>	Address Input for Static Column Mode
CE	Chip Enable
ŌĒ	Output Enable
WE	Read/Write Enable
I/O <sub>0</sub> -I/O <sub>4</sub>	Data-in/Data-out
RF	Refresh Control
$v_{cc}$	Power ( + 5V)
$V_{SS}$	Ground

#### **■ PIN OUT**





### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	Ios	50	mA
Power Dissipation	$P_{T}$	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Paramete	er	Symbol	Min	Тур	Max	Unit	Note
C1 V-14	-35R	17	4.75	5.0	5.25	77	1
Supply Voltage	-40/-45	$v_{cc}$	4.50	3.0	5.50	<b>v</b>	1
Input High Voltage	Input High Voltage		2.4	_	6.5	V	1, 3
Input Low Voltage		$v_{IL}$	- 1.0	_	0.8	V	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

3. The  $V_{IH}$  level of  $\overline{OE}$  shall be lower than  $V_{CC}$  + 0.5V.

$$\bullet$$
 DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{SS} = 0V) (V\_{CC} = 5V \pm 10\% for HM5474256JP-40/45) (V\_{CC} = 5V  $\pm 10\%$  for HM5474256JP-35R)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Collations	Note
Normal Operating Current	I <sub>CCA</sub>	See Figure 2								1
Refresh Current	I <sub>CCR</sub>	See Figure 2						mA		1
Standby Current	I <sub>CCS</sub>	_	5		5	_	5	mA		
Input Leakage Current	I <sub>LI</sub>	<b>-</b> 10	10	<b>- 10</b>	10	- 10	10	μΑ	$0V < V_{\rm in} < 7V$	2
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	

• DC Electrical Characteristics (T\_A = 0 to  $+70^{\circ}$ C, V\_SS = 0V) (V\_{CC} = 5V  $\pm 10\%$  for HM5474256JP-40/45)

 $(V_{CC} = 5V \pm 10\% \text{ for HM5474256JP-35R})$  (continued)

Parameter	Sumb at	HM574	256-35R	HM57	4256-40	HM574	256-45	Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	2.4	$v_{cc}$	V	High $I_{out} = -4 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low I <sub>out</sub> = 8 mA	

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. The  $V_{in}$  level of  $\overline{OE}$  that is  $I_{LI}$  test condition of  $\overline{OE}$  must be lower than  $V_{CC}$  + 0.5V.




Figure 2. I<sub>CCA</sub>, I<sub>CCR</sub> vs T<sub>cycle</sub>

• Capacitance (T<sub>A</sub> = 25°C)

 $(V_{CC} = 5V \pm 5\% \text{ for HM5474256JP-40/45})$ 

 $(V_{CC} = 5V \pm 5\% \text{ for HM5474256JP-35R})$ 

Paran	Parameter			Max	Unit	Note
	Address, Data-in	C <sub>in1</sub>	_	5	pF	1
Input Capacitance	Clock (CE, OE)	C <sub>in2</sub>	_	5	pF	1
	Clock (WE, RF)	C <sub>in3</sub>	_	7	pF	1
Output Capacitance (Da	Output Capacitance (Data-in, Data-out)			10	pF	1, 2

1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{OE}$ ,  $\overline{CE} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C, V\_SS = 0V)^1 (V\_{CC} = 5V \pm 10\% for HM5474256JP-40/45)

 $(V_{CC} = 5V \pm 10\% \text{ for HM5474256JP-35R})$ 

### **Test Conditions**

Input pulse levels:  $V_{IH} = 3.0V$ ,  $V_{IL} = 0V$ 

Transition time:  $t_T = 3$  ns

Input timing reference levels: High = 2.4V, Low = 0.8V (See Figure 3.)

Output timing reference levels: High = 2.4V, Low =  $0.4\dot{V}$ 

Output load: See Figure 4.




Figure 3. Input Pulse




Figure 4. Output Load



# Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

D	Ch1	HM574	256-35R	HM57	4256-40	HM574	1256-45	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Read/Write Cycle Time	t <sub>CC</sub>	75	_	85	_	90	_	ns	
CE Pulse Width	t <sub>CE</sub>	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t <sub>CP</sub>	34	_	39	_	39	_	ns	
Address Setup Time	t <sub>AS</sub>	0		0	_	0	_	ns	
Address Hold Time	t <sub>AH</sub>	5		5	_	5	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	10	1	10	1	10	ns	
Refresh Period	t <sub>REF</sub>	_	4	_	4		4	ms	

# **Read Cycle**

Domonoston	Count of	HM574	256-35R	HM574	4256-40	HM574	256-45	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Umi	
Access Time from CE	t <sub>ACS</sub>	_	35	_	40	_	45	ns	
Address Access Time	t <sub>AA</sub>	_	25	_	30		30	ns	
Access Time from $\overline{OE}$	tOAC	_	20	_	25	_	25	ns	
Setup Time On Read	t <sub>RS</sub>	0		0	_	0	_	ns	i
Hold Time on Read	t <sub>RH</sub>	5	_	5	_	5	_	ns	
OE Setup Time	toes	5		5		5	_	ns	
OE Enable to Output in Low-Z	t <sub>LZ</sub>	0	_	0	_	0	_	ns	
OE Disable to Output in High-Z	t <sub>HZ</sub>		15	_	20	_	20	ns	
Output Hold Time from Address	t <sub>AOH</sub>	3	_	3	_	3	_	ns	
Output Hold Time from CE	t <sub>COH</sub>	0		0	_	0	_	ns	
CE to OE Precharge Time	t <sub>COP</sub>	10	_	10	_	10		ns	

# Write Cycle

Parameter	C1	HM574	256-35R	HM574	1256-40	HM574256-45		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Data Setup Time	t <sub>DW</sub>	20	_	25	_	30	_	ns	
Data Hold Time	t <sub>DH</sub>	5	_	5	_	5		ns	
Setup Time on Early Write	t <sub>ES</sub>	5	_	5	_	5	_	ns	
WE Pulse Width	twp	25	_	30	_	35	_	ns	
Write Hold Time from CE	t <sub>WH</sub>	35	_	40	_	45	_	ns	
WE Enable to Ουτρυτ in High-Z	twz	_	15	_	20	_	20	ns	
OE to D <sub>in</sub> Delay Time	todd	15	_	20	_	20	_	ns	
OE Hold Time from WE	tOEH	15	_	20		20	_	ns	
CE Setup Time from Din	tDZC	0		0		0	_	ns	

### **Read-Modify-Write Cycle**

Parameter	Symbol	HM574	256-35R	HM574	4256-40	HM574	256-45	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
WE Delay Time from CE	tCWD	35	_	40	_	45	_	ns	

### **Refresh Cycle**

Parameter	C11	HM574256-35R		HM574	HM574256-40		256-45	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Om	Note
RF Setup Time	t <sub>FS</sub>	5	_	5	_	5	_	ns	
RF Hold Time	t <sub>FH</sub>	15	_	15	_	15	_	ns	
Mode Selection Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
Mode Selection Hold Time	t <sub>MH</sub>	15	_	20	_	20	_	ns	
Setup Time on CE Refresh	t <sub>CRS</sub>	15		20	_	20	_	ns	

#### **Static Column Mode Cycle**

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		T I and	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Static Column Address Setup Time	t <sub>ASZ</sub>	20		25	_	25	_	ns	
Address Setup Time to WE	tws	0	_	0	_	0	_	ns	
Address Hold Time from WE	twR	0	_	0	_	0	_	ns	

Notes: 1. If toes > toes (min) and  $\overline{\text{OE}}$  is held at low level,  $D_{\text{out}}$  will be valid until the next negative transition of  $\overline{\text{CE}}$ .


- 2. Both twH and twp must be satisfied for a delayed write cycle.
- 3. If  $t_{COP} < t_{COP}$  (min),  $D_{out}$  cannot be guaranteed to be in high impedance.
- 4. If the negative transition of  $\overline{OE}$  occurs before that of  $\overline{CE}$ ,  $t_{LZ}$  is controlled by  $\overline{CE}$ .
- 5.  $t_{WP}$  and  $t_{DW}$  are specified by the positive transition of  $\overline{CE}$  or  $\overline{WE}$  whichever occurs earlier.
- 6. When WE goes low, D<sub>out</sub> becomes high impedance and is held in this condition to the next cycle. If the negative transition of WE occurs before that of CE, D<sub>out</sub> is controlled by CE. t<sub>WZ</sub> defines the time at which the output achieves the open circuit condition.
- 7. If  $t_{ES} > t_{ES}$  (min), the cycle is early write and  $D_{out}$  is in high impedance.
- 8. In static column mode cycles, read operation cannot be performed after write operation.
- 9. Both tAH and tWR must be satisfied for a write cycle.
- 10. tHZ defines the time at which the output achieves the open circuit condition.
- 11. An initial pause of 100  $\mu$ s is required after power-up, then execute at least eight  $\overline{CE}$  refresh cycles.
- 12. During I/O pins are in the output state, Data-in shall not be applied to I/O pins. So, in all write cycles (early write, delayed write and read-modify-write), OE must go to high level to disable the output buffer prior to applying data to the device.
- 13. In static column mode cycle, there must not be any invalid address inputs for static column mode (A17) which are less than t<sub>AA</sub>.




655

### **■ TIMING WAVEFORMS**


# • Read/Read Cycle




# • Read/Early Write Cycle




# • Read/Delayed Write Cycle




# • Read/Read Cycle (OE = V<sub>IL</sub>)




# • Read-Modify-Write Cycle




### • Automatic Refresh Cycle



# • CE Refresh




### • Static Column Mode Read Cycle




663


# • Static Column Mode Read Cycle ( $\overline{OE} = V_{IL}$ )



# • Static Column Mode Write Cycle8 (1st Cycle = Early Write Cycle)



• Static Column Mode Write Cycle8 (1st Cycle = Delayed Write Cycle)



4,194,304-Word x 1-Bit High Speed Dynamic Random Access Memory

### **■ DESCRIPTION**

The Hitachi HM574100 is a super high speed dynamic RAM organized 4,194,304-word x 1-bit. HM574100 has realized higher density, higher performance and various functions by employing 0.8  $\mu m$  Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574100 offers 8 bit static column mode as a high speed access mode.

### **■ FEATURES**

- Single 5V (±10%)
- · High Speed

- 2,040 Heliesh Oycles .
- 2 Variations of Refresh

**CE** Refresh

Automatic Refresh


• 8 Bits Static Column Mode

### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM574100JP-35	35 ns	300 mil 32-pin
HM574100JP-40	40 ns	Plastic SOJ
HM574100JP-45	45 ns	(CP-32D)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input for CE Refresh
$A_{11}-A_{18}$	Address Input
A <sub>19</sub> -A <sub>21</sub>	Address Input for Static Column Mode
CE	Chip Enable
ŌĒ	Output Enable
WE	Read/Write Enable
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RF	Refresh Control
$v_{cc}$	Power ( + 5V)
V <sub>SS</sub>	Ground



#### ■ PIN OUT



### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	Ios	50	mA
Power Dissipation	P <sub>T</sub>	0.8	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_{SS} = 0V)

Parameter	Count of	HM574	4100-35	HM574100-40		HM574100-45		Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	Test Conditions	Note
Normal Operating Current	I <sub>CCA</sub>	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Refresh Current	I <sub>CCR</sub>	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Standby Current	I <sub>CCS</sub>		5	_	5	_	5	mA		
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	<b>-</b> 10	10	μΑ	$0V < V_{\rm in} < 7V$	
Output Leakage Current	$I_{LO}$	<b>–</b> 10	10	- 10	10	- 10	10	μΑ	$0V < V_{out} < 7V$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -4 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 8 mA$	

Note: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

# $\bullet$ Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V $\pm$ 10%)

Param	eter	Symbol	Тур	Max	Unit	Note
Input Capacitance	Address, Data-in	C <sub>in1</sub>	_	5	pF	1
тири Сириспинсс	Clock	C <sub>in2</sub>		5	pF	1
Output Capacitance	(Data-out)	Co		7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{OE}$ ,  $\overrightarrow{CE} = V_{IH}$  to disable  $D_{out}$ .

# • AC CHARACTERISTICS $^1$ (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

# • Test Conditions


Input Pulse Levels: VIH = 3.0V, VIL = 0V

Transition Time: t<sub>T</sub> = 3 ns

Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 2.)

Output Timing Reference Levels: High = 2.4V, Low = 0.4V

Output Load: See Figure 3.






Figure 2. Input Pulse

Figure 3. Output Load

### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Dominion	Count of	HM574	4100-35	HM574	4100-40	HM574	100-45	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	Note
Read/Write Cycle Time	tCC	70	_	80	_	90	_	ns	
CE Pulse Width	tCE	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t <sub>CP</sub>	29	_	34	_	39	_	ns	
Address Setup Time	tAS	0		0	_	0		ns	
Address Hold Time	t <sub>AH</sub>	5		5	_	5		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	10	1	10	1	10	ns	
Refresh Period	tREF	_	16	_	16	_	16	ms	

### **Read Cycle**

Downston	C	HM574	4100-35	HM57-	4100-40	HM574	100-45	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from $\overline{CE}$	t <sub>ACS</sub>	_	35		40		45	ns	
Address Access Time	t <sub>AA</sub>	_	25	_	30		30	ns	
Access Time from OE	tOAC		20		25		25	ns	
Setup Time on Read	t <sub>RS</sub>	0	_	0	_	0		ns	
Hold Time on Read	t <sub>RH</sub>	5		5	_	5	_	ns	
OE Setup Time	toes	5	_	5	_	5	_	ns	
OE Enable to Output in Low-Z	t <sub>LZ</sub>	0	_	0	_	0	_	ns	
OE Disable to Output in High-Z	t <sub>HZ</sub>	_	15	_	20		20	ns	
Output Hold Time from Address	t <sub>AOH</sub>	3	_	3	_	3	_	ns	
Output Hold Time from CE	t <sub>COH</sub>	0	_	0	<del>-</del>	0	_	ns	
CE to OE Precharge Time	t <sub>COP</sub>	10		10		10		ns	

### **Write Cycle**

D	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
Parameter		Min	Max	Min	Max	Min	Max	Unit	Note
Data Setup Time	t <sub>DW</sub>	20	_	25	_	30	_	ns	
Data Hold Time	t <sub>DH</sub>	5	_	5	_	5		ns	
Setup Time on Early Write	t <sub>ES</sub>	5	_	5		5	_	ns	
WE Pulse Width	t <sub>WP</sub>	25		30	_	35	_	ns	
Write Hold Time from CE	twH	35	_	40	_	45	_	ns	
WE Enable to Outupt in High-Z	t <sub>WZ</sub>		15	_	20	_	20	ns	

#### Read-Modify-Write Cycle

Parameter	Symbol	HM574100-35		HM574	4100-40	HM574	100-45	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
WE Delay Time from CE	t <sub>CWD</sub>	35	_	40	_	45	_	ns	

### **Refresh Cycle**

Parameter	G 1.1	HM574100-35		HM574100-40		HM574100-45		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Oint	Note
RF Setup Time	tFS	5	_	5	_	5		ns	
RF Hold Time	t <sub>FH</sub>	15	_	15		15		ns	
Mode Selection Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
Mode Selection Hold Time	t <sub>MH</sub>	15	_	20	_	20	_	ns	
Setup Time on CE Refresh	tCRS	15	_	20		20		ns	

### Static Column Mode Cycle


Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max	Oni	Note
Static Column Address Setup Time	tASZ	20	_	25	_	25		ns	
Address Setup Time to WE	tws	0	_	0	_	0	_	ns	
Address Hold Time from WE	twR	0	_	0	_	0	_	ns	

Notes: 1. If  $t_{OES} > t_{OES}$  (min) and  $\overline{OE}$  is held at low level,  $D_{out}$  will be valid until the next negative transition of  $\overline{CE}$ .


- 2. Both twH and twP must be satisified for a delayed write cycle.
- 3. If  $t_{COP} < t_{COP}$  (min),  $D_{out}$  cannot be guaranteed to be in high impedance.
- 4. If the negative transition of  $\overline{OE}$  occurs before that of  $\overline{CE}$ ,  $t_{LZ}$  is controlled by  $\overline{CE}$ .
- 5.  $t_{WP}$  and  $t_{DW}$  are specified by the positive transition of  $\overline{CE}$  or  $\overline{WE}$  whichever occurs earlier.
- 6. When WE goes low, D<sub>out</sub> becomes high impedance and is held in this condition to the next cycle. If the negative transition of WE occurs before that of CE, D<sub>out</sub> is controlled by CE. t<sub>WZ</sub> defines the time at which the output achieves the open circuit condition.
- 7. If  $t_{ES} > t_{ES}$  (min), the cycle is early write and  $D_{out}$  is in high impedance.
- 8. In static column mode cycles, read operation cannot be performed after write operation.
- 9. Both  $t_{AH}$  and  $t_{WR}$  must be satisified for a write cycle.
- 10. t<sub>HZ</sub> defines the time at which the output achieves the open circuit condition.
- 11. An initial pause of 100  $\mu$ s is required after power-up, then execute at least eight  $\overline{\text{CE}}$  refresh cycles.
- In static column mode cycle, there must not be any invalid address inputs for static column mode (A<sub>19</sub>-A<sub>21</sub>) are less than t<sub>AA</sub>.

# **■ TIMING WAVEFORMS**


# Read/Read Cycle




# • Read/Early Write Cycle



# • Read/Delayed Write Cycle



# • Read/Read Cycle (OE = V<sub>IL</sub>)





# • Read/Early Write Cycle ( $\overline{OE} = V_{IL}$ ) tcp tcp ĈΈ tan " High - Z

0079-9


• Don't care

# • Read/Delayed Write Cycle ( $\overline{OE} = V_{IL}$ )







## • Automatic Refresh Cycle




# • CE Refresh Cycle




# • Static Column Mode Read Cycle




• Static Column Mode Read Cycle (OE = VIL)



# • Static Column Mode Write Cycle\*8 (1st Cycle = Early Write Cycle)



# • Static Column Mode Write Cycle\*8 (1st Cycle = Delayed Write Cycle)



1.048.576-Word x 4-Bit High Speed Dynamic Random Access Memory

#### **■ DESCRIPTION**

The Hitachi HM574400 is a super high speed dynamic RAM organized 1,048,576-word x 4-bit. HM574400 has realized higher density, higher performance and various functions by employing 0.89 µm Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574400 offers 2-bit static column mode as a high speed access mode.

#### ■ FEATURES

- Single 5V (±10%)
- High Speed

Access Time ......35 ns/40 ns/45 ns (max) • 2048 Refresh Cycles ......(16 ms)

- 2 Variations of Refresh

CE Refresh

Automatic Refresh


· 2 Bits Static Column Mode

## **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM574400JP-35	35 ns	300 mil 32-pin
HM574400JP-40	40 ns	Plastic SOJ
HM574400JP-45	45 ns	(CP-32D)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input for CE Refresh
A <sub>11</sub> -A <sub>18</sub>	Address Input
A <sub>19</sub>	Address Input for Static Column Mode
CE	Chip Enable
ŌĒ	Output Enable
WE	Read/Write Enable
I/O <sub>1</sub> -I/O <sub>4</sub>	Data-in/Data-out
RF	Refresh Control
V <sub>CC</sub>	Power ( + 5V)
V <sub>SS</sub>	Ground



#### PIN OUT



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>T</sub>	0.8	w
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	v <sub>IH</sub>	2.4		6.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0		0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%$ , V\_SS = 0V)

D	C11	HM574400-35		HM574400-40		HM574400-45		Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Normal Operating Current	I <sub>CCA</sub>	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Refresh Current	I <sub>CCR</sub>	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Standby Current	I <sub>CCS</sub>	_	5	_	5	_	5	mA		
Input Leakage Current	I <sub>LI</sub>	<del>- 10</del>	10	- 10	10	<del>-</del> 10	10	μΑ	$0V < V_{\rm in} < 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μΑ	$0V < V_{out} < 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	2.4	$v_{cc}$	V	$High I_{out} = -4 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	$Low I_{out} = 8 mA$	

Note: 1.  $I_{CC}$  depends on output loading condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

# $\bullet$ Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V $\pm$ 10%)

Paras	neter	Symbol	Тур	Max	Unit	Note
Input Capacitance	Address, Data-in	C <sub>in1</sub>	_	5	pF	1
Input Capacitance	Clock	C <sub>in2</sub>	_	5	pF	1
Output Capacitance (Da	ta-in, Data-out)	C <sub>I/O</sub>		10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{OE}$ ,  $\overrightarrow{CE} = V_{IH}$  to disable  $D_{out}$ .

#### • AC Characteristics<sup>1</sup> ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

#### **Test Conditions**

Input Pulse Levels:  $V_{IH} = 3.0V$ ,  $V_{IL} = 0V$ 

Transition Time:  $t_T = 3$  ns

Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 2.)

Output Timing Reference Levels: High = 2.4V, Low = 0.4V

Output Load: See Figure 3.




Figure 2. Input Pulse




Figure 3. Output Load

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM574400-35		HM574400-40		HM574000-45		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Read/Write Cycle Time	t <sub>CC</sub>	70	_	80	_	90	_	ns	
CE Pulse Width	t <sub>CE</sub>	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t <sub>CP</sub>	29	_	34	_	39		ns	
Address Setup Time	t <sub>AS</sub>	0	_	0	_	0	_	ns	
Address Hold Time	t <sub>AH</sub>	5	_	5		5	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	10	1	10	1	10	ns	
Refresh Period	t <sub>REF</sub>	_	16	-	16		16	ms	

# **Read Cycle**

D	011	HM574	1400-35	HM574	1400-40	HM574	400-45	TT	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from CE	t <sub>ACS</sub>	_	35	_	40	_	45	ns	
Address Access Time	t <sub>AA</sub>		25	_	30		30	ns	
Access Time from OE	tOAC	_	20	_	25	_	25	ns	
Setup Time on Read	t <sub>RS</sub>	0	_	0	_	0	_	ns	
Hold Time on Read	t <sub>RH</sub>	5	_	5		5	_	ns	
OE Setup Time	toes	5		5	_	5		ns	
OE Enable to Output in Low-Z	t <sub>LZ</sub>	0	_	0	_	0	_	ns	
OE Disable to Output in High-Z	t <sub>HZ</sub>	_	15	_	20	_	20	ns	
Output Hold Time from Address	t <sub>AOH</sub>	3	_	3	_	3		ns	
Output Hold Time from CE	t <sub>COH</sub>	0	_	0	_	0		ns	
CE to OE Precharge Time	tCOP	10		10	_	10	_	ns	

# **Write Cycle**

D	C1-1	HM57-	4400-35	HM57-	HM574400-40		400-45	TT	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Data Setup Time	t <sub>DW</sub>	20	_	25	_	30		ns	
Data Hold Time	t <sub>DH</sub>	5	_	5		5	_	ns	
Setup Time on Early Write	t <sub>ES</sub>	5		5		5	_	ns	
WE Pulse Width	twp	25		30	_	35	_	ns	
Write Hold Time from CE	twH	35	_	40	_	45	_	ns	
WE Enable to Output in High-Z	t <sub>WZ</sub>		15	_	20		20	ns	
OE to D <sub>in</sub> Delay Time	todd	15	_	20	_	20	_	ns	
OE Hold Time from WE	t <sub>OEH</sub>	15	_	20	_	20	_	ns	
CE Setup Time from Din	t <sub>DZC</sub>	0	_	0		0	_	ns	

# Read-Modify-Write Cycle

Parameter	Symbol	HM574400-35		HM574	1400-40	HM574	400-45	Unit	Note
	Syllibol	Min	Max	Min	Max	Min	Max	Unit	Note
WE Delay Time from CE	t <sub>CWD</sub>	35	_	40	_	45		ns	

# **Refresh Cycle**

Parameter	Symbol	HM57	4400-35	HM57	4400-40	HM574	400-45	Unit	Note
		Min	Max	Min	Max	Min	Max	Unit	
RF Setup Time	t <sub>FS</sub>	5		5	_	5	_	ns	
RF Hold Time	t <sub>FH</sub>	15		15		15	_	ns	
Mode Selection Setup Time	t <sub>MS</sub>	0	_	0		0		ns	
Mode Selection Hold Time	t <sub>MH</sub>	15	_	20	_	20		ns	
Setup Time on CE Refresh	t <sub>CRS</sub>	15	_	20	_	20		ns	


#### **Static Column Mode**

Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Note
Farameter	Symoon	Min	Max	Min	Max	Min	Max	Omt	Note
Static Column Address Setup Time	t <sub>ASZ</sub>	20	_	25	_	25	_	ns	
Address Setup Time to WE	tws	0		0	_	0	_	ns	
Address Hold Time from WE	twR	0		0	_	0		ns	


- Notes: 1. If  $t_{OES} > t_{OES}$  (min) and  $\overline{OE}$  is held at low level,  $D_{out}$  will be valid until the next negative transition of  $\overline{CE}$ .
  - 2. Both t<sub>WH</sub> and t<sub>WP</sub> must be satisfied for a delayed write cycle.
  - 3. If  $t_{COP} < t_{COP}$  (min),  $D_{out}$  cannot be guaranteed to be in high impedance.
  - 4. If the negative transition of  $\overline{OE}$  occurs before that of  $\overline{CE}$ ,  $t_{LZ}$  is controlled by  $\overline{CE}$ .
  - 5.  $t_{WP}$  and  $t_{DW}$  are specified by the positive transition of  $\overline{CE}$  or  $\overline{WE}$  whichever occurs earlier.
  - 6. When WE goes low, Dout becomes high impedance and is held in this condition to the next cycle. If the negative transition of WE occurs before that of CE, Dout is controlled by CE. twz defines the time at which the output achieves the open circuit condition.
  - 7. If  $t_{ES} > t_{ES}(min)$ , the cycle is early write and  $D_{out}$  is in high impedance.
  - 8. In static column mode cycles, read operation cannot be performed after write operation.
  - 9. Both tAH and tWR must be satisfied for a write cycle.
  - 10. tHZ defines the time at which the output achieves the open circuit condition.
  - 11. An initial pause of 100  $\mu s$  is required after power-up, then execute at least eight  $\overline{CE}$  refresh cycles.
  - 12. During I/O pins are in the output state, Data-in shall not be applied to I/O pins. So, in all write cycles (early write, delayed write and read-modify-write), OE must go to high level to disable the output buffer prior to applying data to the device.
  - 13. In static column mode cycle, there must not be any invalid address inputs for static column mode (A19) which are less than tAA.

## **■ TIMING WAVEFORMS**


#### Read/Read Cycle




# • Read/Early Write Cycle




# • Read/Delayed Write Cycle




# • Read/Read Cycle (OE = V<sub>IL</sub>)




# • Read-Modify-Write Cycle




# • Automatic Refresh Cycle




# • CE Refresh Cycle




# • Static Column Mode Read Cycle




# • Static Column Mode Read Cycle ( $\overline{OE} = V_{IL}$ )



# • Static Column Mode Write Cycle\*8 (1st Cycle = Early Write Cycle)



# • Static Column Mode Write Cycle\*8 (1st Cycle = Delayed Write Cycle)



# Section 4 MOS Dynamic RAM Modules

**©**HITACHI®

# **HB56A18 Series**

# 1,048,576-Word x 8-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56A18 is a 1M  $\times$  8 dynamic RAM module, mounted eight 1-Mbit DRAM (HM511000JP) sealed in SOJ package. An outline of the HB56A18 is 30-pin single in-line package having Lead types (HB56A18A, HB56A18AT), socket type (HB56A18B). Therefore, the HB56A18 makes high density mounting possible without surface mount technology. The HB56A18 provides common data inputs and outputs. Its module board has decoupling capacitors beneath each SOJ.

#### **■ FEATURES**

— · —· · · · · · · · · ·
• 30-pin Single In-line Package Lead Pitch
High Speed
Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
Low Power Dissipation
Active Mode3.96 mW/3.52 mW/3.08 mW/2.64 mW/2.20 mW (max)
Standby Mode
Fast Page Mode Capability
• 512 Refresh Cycle(8 ms)
2 Variations of Refresh
RAS Only Refresh


TTL Compatible

#### **■ ORDERING INFORMATION**

CAS Before RAS Refresh

A		Package	
Access Time	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIMM Socket Type
60 ns	HB56A18A-6H	HB56A18AT-6H	HB56A18B-6H
70 ns	HB56A18A-7H	HB56A18AT-7H	HB56A18B-7H
80 ns	HB56A18A-8A	HB56A18AT-8A	HB56A18B-8A
100 ns	HB56A18A-10A	HB56A18AT-10A	HB56A18B-10A
120 ns	HB56A18A-12A	HB56A18AT-12A	HB56A18B-12A

#### **■ PIN OUT**




#### **■ PIN DESCRIPTION**

Pin No.	Pin Name	Pin No.	Pin Name
1	v <sub>cc</sub>	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	DQ <sub>0</sub>	18	<b>A</b> 9
4	A <sub>0</sub>	19	NC
5	A <sub>1</sub>	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A <sub>3</sub>	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	NC
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	NC
14	A <sub>6</sub>	29	NC
15	A <sub>7</sub>	30	$v_{cc}$

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
v <sub>cc</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	Non-Connection


# **■ BLOCK DIAGRAM**




#### **■ PHYSICAL OUTLINE**

Unit: mm inch


#### • HB56A18A Series



#### • HB56A18AT Series



#### • HB56A18B Series



Note: 1. The plating of the contact finger is solder coat.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	Input	V <sub>in</sub>	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	Output	V <sub>out</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to	V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Curre	ent	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	8	w
Operating Temperature		T <sub>opr</sub>	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to  $V_{SS}$ .

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

		HB56A18A/AT/B												
Parameter	Symbol	-6	H	-7	Н	-8	A	-10	)A	-12	2A	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	720		640	_	560		480	_	400	mA	$t_{RC} = Min$	1, 2
Standby Current	I	1	16	_	16	_	16	-	16	-	16	mA		
Standoy Current	I <sub>CC2</sub>		8		8		8		8		8	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V},} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		720		640		480		400		360	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	40	_	40		40	_	40		40	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$	-	720	_	640	_	480	_	400	_	320	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	720	_	640		400	_	400		320	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

#### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	55	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>	_	70	pF	1
Input/Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> )	C <sub>I/O</sub>	_	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method. 2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

#### • AC Characteristics

Please show at HM511000H series or HM511000A series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56A18 provides common data inputs and outputs. Please use by Early Write Cycle. (t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min)).



# HB56C18 Series

#### 1,048,576-Word x 8-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56C18 is a 1M x 8 static column mode dynamic RAM module, mounted eight 1-Mbit DRAM (HM511002JP) sealed in SOJ package. An outline of the HB56C18 is 30-pin single in-line package having Lead types (HB56C18A, HB56C18AT), socket type (HB56C18B). Therefore, the HB56C18 makes high density mounting possible without surface mount technology. The HB56C18 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.


#### **■ FEATURES**

- I LATORES	
30-pin Single In-line Package     Lead Pitch	2.54mm
<ul> <li>Single 5V (±10%) Supply</li> </ul>	
High Speed	
Access Time	80 ns/100 ns/120 ns (max)
Low Power Dissipation	
Active Mode	.3080 mW/2640 mW/2200 mW (max)
Standby Mode	88 mW (max)
Static Column Mode Capability	
• 512 Refresh Cycle	(8 ms)
2 Variations of Refresh	
RAS Only Refresh	
CAS Before RAS Refresh	
TTL Compatible	

#### **■ ORDERING INFORMATION**

<b>A</b>		Package	
Access Time	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Socket Type
80 ns	HB56C18A-8A	HB56C18AT-8A	HB56C18B-8A
100 ns	HB56C18A-10A	HB56C18AT-10A	HB56C18B-10A
120 ns	HB56C18A-12A	HB56C18AT-12A	HB56C18B-12A

#### ■ PIN OUT




#### **PIN DESCRIPTION**

Pin No.	Pin Name	Pin No.	Pin Name
1	$v_{cc}$	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	$DQ_0$	18	A9
4	A <sub>0</sub>	19	NC
5	A <sub>1</sub>	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A <sub>3</sub>	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	NC
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	NC
14	A <sub>6</sub>	29	NC
15	A <sub>7</sub>	30	$v_{cc}$

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
RAS	Row Address Strobe
CS	Chip Select
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
V <sub>CC</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	Non-Connection


#### **■ BLOCK DIAGRAM**




#### **PHYSICAL OUTLINE**

Unit:  $\frac{mm}{(inch)}$ 


#### • HB56C18A Series



#### • HB56C18AT Series



#### • HB56C18B Series



Note: 1. The plating of the contact finger is solder coat.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	-1.0  to  +7.0		
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-1.0  to  +7.0	v	
Short Circuit Output Current	I <sub>out</sub>	50	mA	
Power Dissipation	P <sub>T</sub>	8.0	w	
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	$v_{IH}$	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# • DC Electrical Characteristics ( $T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

		HB56C18A/AT/B								
Parameter	Symbol	-8A		-10A		-12A		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>		560	_	480		400	mA	t <sub>RC</sub> = Min	1, 2
			16		16	_	16	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CAS}} = \text{V}_{\text{IH}}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
	I <sub>CC2</sub>	_	8	_	8		8	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V},} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	480		400	_	360	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	40	_	40	_	40	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	480	_	400	_	320	mA	t <sub>RC</sub> = Min	
Static Column Mode Current	I <sub>CC9</sub>		480	_	400	_	320	mA	Static Column Mode t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \text{mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CS} = V_{IH}$ .



# $\bullet$ Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V $\pm$ 10%)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		55	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>		70	pF	1, 2
Input/Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> )	C <sub>I/O</sub>	_	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CS} = V_{IH}$  to disable  $D_{out}$ .

## • AC Characteristics

Please show at HM511002H series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56C18 provides common data inputs and outputs. Please use by Early Write Cycle. (t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min)).

# **HB56G18 Series**

## 1,048,576-Word x 8-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56G18 is a 1M x 8 dynamic RAM module, mounted two 4 Mbit DRAM (HM514400AS) sealed in SOJ package. An outline of the HB56G18 is 30-pin single in-line package (socket type).

Therefore, the HB56G18 makes high density mounting possible without surface mount technology. The HB56G18 provides common data inputs and outputs. Its module board has decoupling capacitors beside each SOJ.


#### **■ FEATURES**

30-pin Single In-line Package     Lead Pitch
<ul> <li>Single 5V (±10%) Supply</li> </ul>
High Speed
Access Time70 ns/80 ns/100 ns (max)
Low Power Dissipation
Active Mode 1100 mW/990 mW/880 mW (max)
Standby Mode
Fast Page Mode Capability
• 1,024 Refresh Cycles(16 ms)
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
TTL Compatible

## **■ ORDERING INFORMATION**

Part No.	Access Time	Package	Contact Pad
HB56G18B-7A HB56G18B-8A HB56G18B-10A	70 ns 80 ns 100 ns	30-pin SIP Socket Type	Solder
HB56G18GB-7A HB56G18GB-8A HB56G18GB-10A	70 ns 80 ns 100 ns	30-pin SIP Socket Type	Gold

#### PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	v <sub>cc</sub>	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	DQ0	18	<b>A</b> 9
4	A0	19	NC
5	A1	20	DQ <sub>5</sub>
6	DQ1	21	WE
7	A2	22	V <sub>SS</sub>
8	A3	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ2	25	DQ <sub>7</sub>
11	A4	26	NC
12	A5	27	RAS
13	DQ3	28	NC
14	A6	29	NC
15	A7	30	

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection


# **■ Block Diagram**



## **■ PHYSICAL OUTLINE**

## HB56G188/GB Series

Unit:  $\frac{mm}{inch}$ 



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	- 1.0 to + 7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative	Supply Voltage Relative to V <sub>SS</sub>		- 1.0 to + 7.0	v
Short Circuit Output C	urrent	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	2.0	W
Operating Temperature		Topr	0 to + 70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Summly Waltage	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	$v_{IH}$	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_{SS} = 0V)

D	C11	HB56G18	B/GB-7A	HB56G18	B/GB-8A	HB56G18	B/GB-10A		T C . I'.'	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	200	_	180	_	160	mA	t <sub>RC</sub> = Min	1, 2
Standby Current	T	_	4	_	4	_	4	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	2	_	2	_	2	mA	$\begin{array}{l} \underline{\text{CMOS Interface, }} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V,} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		200	_	180	_	160	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	10	_	10		10	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$	_	200		180		160	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	200	_	180		160	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	<del>-</del> 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		30	pF	1
Input Capacitance (Clock)	$C_{I2}$	_	34	pF	1
Input/Output Capacitance (DQ <sub>0-7</sub> )	C <sub>I/O</sub>		17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C,  $V_{CC}$  = 5V  $\pm 10\%,\,V_{SS}$  = 0V)1, 12

# Read, Write, and Refresh Cycles (Common Parameters)

n	6 . 1 . 1	HB56G18	B/GB-7A	HB56G18	BB/GB-8A	HB56G18	B/GB-10A		N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	tRC	130		150	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	60	_	70	_	ns	
RAS Pulse Width	tRAS	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	10		10		15		ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15		15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	9
RAS Hold Time	trsh	20		20	_	25		ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	ms	15

# **Read Cycle**

Donomotor	Cbal	HB56G18	BB/GB-7A	HB56G18	HB56G18B/GB-8A		HB56G18B/GB-10A		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	35	_	40	_	45	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0		0		ns	
Column Address to RAS Lead Time	tRAL	35		40	_	55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	20	0	20	0	25	ns	6

#### **Write Cycle**

Parameter	C1	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	20		ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10	_	20		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15	_	20	_	ns	11

#### **Refresh Cycle**

Parameter	Sumb at	HB56G18B/GB-7A		HB56G18	B/GB-8A	HB56G18	Unit	Note	
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10		10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10		10		10		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	ns	


#### **Fast Page Mode Cycle**

Parameter	Crombal	HB56G18	B/GB-7A	HB56G18	BB/GB-8A	HB56G18	Unit	Note	
rarameter	Symbol	Min Max		Min	Min Max		Max	Oilit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10		ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000		100000		100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	ns	14
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	40	_	45	_	50		ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$
  - 11. These parameters are referenced to CAS leading edge in an early write cycle.
  - 12. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$  clock such as  $\overline{RAS}$  only refresh).
  - 13. t<sub>RASC</sub> is determined by <del>RAS</del> pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
  - 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.

## **TIMING WAVEFORMS**


## • Read Cycle




# • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Fast Page Mode Read Cycle



## • Fast Page Mode Early Write Cycle





# **HB56A48 Series**

## 4,194,304-Word x 8-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56A48 is a 4M x 8 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514100AS, HM514100JP) sealed in SOJ package. An outline of the HB56A48 is 30-pin single in-line package. Therefore, the HB56A48 makes high density mounting possible without surface mount technology. The HB56A48 provides common data inputs and outputs.

Decoupling capacitors are mounted beneath each SOJ.

#### **■ FEATURES**

,	30-pin Single In-line Package
	Lead Pitch
,	Single 5V (±10%) Supply
•	High Speed
	Access Time60 ns/70 ns/80 ns/100 ns (max)
•	Low Power Dissipation
	Active Mode
	3960 mW/3520 mW (max)
	Standby Mode88 mW (max)
•	Fast Page Mode Capability
,	1.024 Befresh Cycle (16 ms)


 3 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh
 Hidden Refresh

TTL Compatible

## **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
$v_{\rm CC}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection

#### ■ PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	v <sub>cc</sub>	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	$DQ_0$	18	A9
4	A <sub>0</sub>	19	A <sub>10</sub>
5	A <sub>1</sub>	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A <sub>3</sub>	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	NC
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	NC
14	A <sub>6</sub>	29	NC
15	A <sub>7</sub>	30	$v_{cc}$


## **■ ORDERING INFORMATION**

			Packag	ge		
Access Time	30-pin <sup>1</sup> SIP Socket Type	30-pin <sup>1</sup> SIP Socket Type	30-pin SIP Lead Type	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Low Profile Lead Type
	0.945 Inch Height	0.805 Inch Height	0.989 Inch Height	0.810 Inch Height	0.591 Inch Height	0.500 Inch Height
60 ns	_	HB56A48BR/GBR-6A	_	HB56A48AR-6A	_	HB56A48ATR-6A
70 ns	_	HB56A48BR/GBR-7A	_	HB56A48AR-7A		HB56A48ATR-7A
80 ns	HB56A48B/GB-8	HB56A48BR/GBR-8A	HB56A48A-8	HB56A48AR-8A	HB56A48AT-8	HB56A48ATR-8A
100 ns	HB56A48B/GB-10	HB56A48BR/GBR-10A	HB56A48A-10	HB56A48AR-10A	HB56A48AT-10	HB56A48ATR-10A

Note: 1. Following the specification of the contact pad. HB56A48B-XX, HB56A48BR-XX: solder HB56A48GB-XX, HB56A48GBR-XX: gold




## ■ BLOCK DIAGRAM




Unit: mm (inch)


# HB56A48AR Series



### • HB56A48ATR Series




## • HB56A48BR/GBR Series




## **■ PHYSICAL OUTLINE** (continued)

#### • HB56A48A Series


#### Unit: mm (inch)



#### • HB56A48AT Series



#### • HB56A48B/GB Series



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	8	w
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	V	
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4		5.5	V	1
Input Low Voltage	$v_{iL}$	- 1.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

# ullet DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

			HB56	A48B/G	B/BR/C	BR/A/	AR/AT/	/ATR				
Parameter	Symbol	-6.	A	-7	A	-8/-	·8 <b>A</b>	-10/-	10A	Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	880	_	800	_	720	_	640	mA	t <sub>RC</sub> = min	1, 2
Standby	T	_	16		16	_	16		16	mA	$\begin{array}{l} {\text{TTL Interface}} \\ {\text{RAS, CAS}} = {\text{V}_{\text{IH}}} \\ {\text{D}_{\text{out}}} = {\text{High-Z}} \end{array}$	
Current	I <sub>CC2</sub>	1	8	_	8		8	_	8	mA	$\frac{\text{CMOS Interface}}{\text{RAS}, \text{CAS}} \ge V_{\text{CC}} - 0.2V$ $D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$	_	880	_	800	_	720	_	640	mA	t <sub>RC</sub> = min	2
Standby Current	I <sub>CC5</sub>	_	40	_	40		40	_	40	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	880	_	800	_	720	_	640	mA	t <sub>RC</sub> = min	
Page Mode Current	I <sub>CC7</sub>	_	880		800	_	720	_	640	mA	t <sub>PC</sub> = min	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\text{IN}} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\text{out}} \le 7V$ $D_{\text{out}} = \text{Disable}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	v <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{\text{out}} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

• Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	BR/GBR	/AR/ATR	A/AT.	/B/GB	Unit	Note
		Тур	Max	Тур	Max		
Input Capacitance (Address)	C <sub>I1</sub>	_	55	_	65	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>		68		81	pF	1
Input/Output Capacitance (DQ <sub>0-7</sub> )	C <sub>I/O</sub>	_	17	_	30	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm$ 10%, V\_{SS} = 0V)1. 12. 15 Read, Write and Refresh Cycle (Common Parameters)

			HB56A48B/GB/BR/GBR/A/AR/AT/ATR												
Parameter	Symbol	-	6A	-	7A	-	8 <b>A</b>	-1	10 <b>A</b>		-8		10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	110		130	_	150	_	180	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60	_	70	_	60		70		ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	20	10000	20	10000	25	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0		0	_	0	_	0		ns	
Row Address Hold Time	tRAH	10	_	10	_	10	_	15	_	10		15		ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	15	_	20	_	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	50	20	60	25	75	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	35	15	40	20	55	15	40	20	55	ns	9
RAS Hold Time	tRSH	15		20		20		25		20		25		ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	80	_	100	_	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10	_	10	_	10	_	10	_	10		10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	16	_	16		16		16	_	16	_	16	ms	17

## **Read Cycle**

				]	HB56A4	48B/GI	B/BR/G	BR/A	/AR/A	T/AT	R				
Parameter	Symbol	-6A		-7A		-8A		-10A		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80		100	_	80	_	100	ns	2, 3, 16
Access Time from CAS	t <sub>CAC</sub>	-	15	_	20	-	20	ı	25	1	25	_	25	ns	3, 4, 14
Access Time from Address	t <sub>AA</sub>	_	30		35	-	40	-	45	_	40	-	45	ns	3, 5, 14, 16
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	-	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0		0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	_	0		0	_	0		10		10	_	ns	

#### HB56A48 Series -

# Read Cycle (continued)

					HB56	A48B/G	B/BR/0	HB56A48B/GB/BR/GBR/A/AR/AT/ATR											
Parameter Syn	Symbol	-6	-6A		-7A		3A	-1	0 <b>A</b>		8	-	10	Unit	Note				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max						
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45	_	40	_	45	_	ns					
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	15	0	20	0	20	0	25	0	20	0	25	ns	6				

# **Write Cycle**

					HB562	448B/G	B/BR/0	BR/A	/AR/A	/ATR					
Parameter	Symbol	-6	δ <b>A</b>	-7	7A	-8	3A	-1	0 <b>A</b>	-	8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WCS</sub>	0	_	0	_	0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15		15	_	15	_	20	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	10	_	20		15	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	20	_	20	_	25	_	25		25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15	_	20		20	_	25	-	25	_	25	_	ns	
Data-in Setup Time	$t_{DS}$	0	_	0	_	0	_	0	_	0		0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15		15		20	_	15	_	20		ns	11

# **Refresh Cycle**

				I	IB56A4	48B/GI	B/BR/0	3BR/A	/AR/A	T/AT	R				
Parameter	Symbol	-6	iΑ	-7	A	-8	A	-1	0 <b>A</b>		-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	10		20	_	20	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10	_	10	_	10	_	ns	

# Fast Page Mode Cycle

					HB56A	48B/0	GB/BR/C	GBR/A	A/AR/A	Γ/ATI	₹				
Parameter	Symbol		-6A		-7A		-8A	-	10A		-8		-10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50	_	55	_	55	-	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	-	10	_	10	_	10		10	-	10	_	ns	
Fast Page Mode RAS Pulse Width	t <sub>RASC</sub>	_	100000	_	100000	_	100000	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	35	_	40	_	45		50		50	_	50	ns	14, 16
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	35		40	_	45		50		50	_	50	_	ns	

#### **Test Mode Cycle**


					HB56A	48B/G	B/BR/0	GBR/A	/AR/A	T/ATR					
Parameter	Symbol	-6A		-7A		-8A		-10A		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	tws	0	_	0		0	_	0		0	_	0		ns	
Test Mode WE Hold Time	twH	10	_	10	_	10	_	10	_	20		20		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
  - t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle.
  - 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh).
  - 13.  $t_{RASC}$  is determined by  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
  - 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits . . . RA10, CA10 and CA0. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 16. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  - 17. t<sub>REF</sub> is determined by 1,024 refresh cycles.




## **TIMING WAVEFORM**


# • Read Cycle




# • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




### • Fast Page Mode Read Cycle




# • Fast Page Mode Early Write Cycle



#### • TEST MODE CYCLE




## • Test Mode Set Cycle




# • Test Mode Reset Cycle

# CAS Before RAS Refresh Cycle



# **RAS** Only Refresh Cycle



# **HB56A19 Series**

## 1,048,576-Word x 9-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56A19 is a 1M x 9 dynamic RAM module, mounted nine 1-Mbit DRAM (HM511000JP) sealed in SOJ package. An outline of the HB56A19 is 30-pin single in-line package having Lead types (HB56A19A, HB56A19AT), Socket type (HB56A19B). Therefore, the HB56A19 makes high density mounting possible without surface mount technology. The HB56A19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.

■ FEATURES
30-pin Single In-line Package     Lead Pitch
Single 5V (±10%) Supply
High Speed
Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
Low Power Dissipation
Active Mode 4455 mW/3960 mW/3465 mW/2970 mW/2475 mW (max)
Standby Mode
Fast Page Mode Capability
• 512 Refresh Cycle(8 ms)
2 Variations of Refresh
RAS Only Refresh


CAS Before RAS Refresh

TTL Compatible

#### **■ ORDERING INFORMATION**

Access		Package	
Time	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIMM Socket Type
60 ns	HB56A19A-6H	HB56A19AT-6H	HB56A19B-6H
70 ns	HB56A19A-7H	HB56A19AT-7H	HB56A19B-7H
80 ns	HB56A19A-8A	HB56A19AT-8A	HB56A19B-8A
100 ns	HB56A19A-10A	HB56A19AT-10A	HB56A19B-10A
120 ns	HB56A19A-12A	HB56A19AT-12A	HB56A19B-12A

#### **■ PIN OUT**




Pin No.	Pin Name	Pin No.	Pin Name
1	$v_{cc}$	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	$DQ_0$	18	<b>A</b> 9
4	A <sub>0</sub>	19	NC
5	A <sub>1</sub>	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A3	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	PQ
12	$\mathbf{A}_{5}$	27	RAS
13	DQ <sub>3</sub>	28	PCAS
14	A <sub>6</sub>	29	PD
15	A <sub>7</sub>	30	v <sub>cc</sub>

### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
RAS	Row Address Strobe
CAS, PCAS	Column Address Strobe
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
v <sub>cc</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	Non-Connection

#### ■ BLOCK DIAGRAM




# **■ PHYSICAL OUTLINE**


#### • HB56A19A Series



## • HB56A19AT Series



## • HB56A19B Series



Note: The plating of the contact finger is solder coat.

## **■ ABSOLUTE MAXIMUM RATINGS**

Parameter		Symbol	Value	Unit
Voltage on Any Pin	Input	V <sub>in</sub>	- 1.0 to + 7.0	v
Relative to V <sub>SS</sub>	Output	V <sub>out</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to	V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Curre	ent	I <sub>out</sub>	50	mA
Power Dissipation		$P_{\mathrm{T}}$	9	W
Operating Temperature		Topr	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	V	
	$v_{cc}$	4.5	5.0	5.5	v	` 1
Input High Voltage	$V_{IH}$	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to  $V_{SS}$ .

• DC Electrical Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

DO Electrical Cit	uiuotoi	.01.00	('A	0 10 1	700,	• 66	J V _	. 10 /0,	*55	٠,,				
					Н	B56A19	A/AT/	′B						
Parameter	Symbol	-6	Н	-7	H	-8	A	-10	)A	-12	2A	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	$I_{CC1}$	_	810	_	720		630	-	540	_	450	mA	t <sub>RC</sub> = Min	1, 2
Standby Current	T	_	18	_	18	_	18		18	_	18	mA		
Standoy Current	I <sub>CC2</sub>		9		9	_	9	_	9		9	mA	$\begin{array}{l} \underline{CMOS\ Interface,\ \overline{RAS},}\\ \overline{CAS} \geq V_{CC} - 0.2V,\\ D_{out} = High-Z \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		810		720	_	540		450	_	405	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	45		45		45	_	45	_	45	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$	_	810	_	720		540	_	360	_	320	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	$I_{CC7}$	_	810	_	720	_	450	_	450	_	360	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	_	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{CC}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{CC}$	v	$I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	60	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>	_	75	pF	1
Input/Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> )	C <sub>I/O</sub>	_	17	pF	1, 2
Input Capacitance (PD)	C <sub>I3</sub>	_	10	pF	1, 2
Output Capacitance (PQ)	Co		12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

#### • AC Characteristics

Please show at HM511000H series or HM511000A series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56A19 provides common data inputs and outputs. Please use by Early Write Cycle. ( $t_{WCS} \ge t_{WCS}$  (min)).

# **HB56A19L Series**

#### 1,048,576-Word x 9-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**


The HB56A19 is a 1M x 9 dynamic RAM module, mounted nine 1 Mbit DRAM (HM511000ALJP) sealed in SOJ package. An outline of the HB56A19 is 30-pin single in-line package having lead types (HB56A19A, HB56A19AT), socket type (HB56A19B, HB56A19GB). Therefore, the HB56A19 makes high density mounting possible without surface mount technology. The HB56A19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.

#### **■ FEATURES**

30-pin Single In-line Package     Lead Pitch2.54 mm
Single 5V (±10%) Supply
High Speed
Access Time60 ns/70 ns/80 ns/
100 ns/120 ns (max)
Low Power Dissipation
Active Mode4455 mW/3960 mW/3465 mW/
2970 mW/2475 mW (max)
Standby Mode

- · Fast Page Mode Capability
- 512 Refresh Cycle/64 ms (Distribution Refresh)
- 2 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
- TTL Compatible

#### PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	v <sub>cc</sub>	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	$DQ_0$	18	<b>A</b> 9
4	A <sub>0</sub>	19	NC
5	A <sub>1</sub>	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A <sub>3</sub>	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	PQ
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	PCAS
14	A <sub>6</sub>	29	PD
15	A <sub>7</sub>	30	v <sub>cc</sub>

### **■ ORDERING INFORMATION**

	Package					
Access Time	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP <sup>1</sup> Socket Type	30-pin SIP <sup>1</sup> Socket Type		
60 ns	HB56A19A-6L	HB56A19AT-6L	HB56A19B-6L	HB56A19GB-6L		
70 ns	HB56A19A-7L	HB56A19AT-7L	HB56A19B-7L	HB56A19GB-7L		
80 ns	HB56A19A-8L	HB56A19AT-8L	HB56A19B-8L	HB56A19GB-8L		
100 ns	HB56A19A-10L	HB56A19AT-10L	HB56A19B-10L	HB56A19GB-10L		
120 ns	HB56A19A-12L	HB56A19AT-12L	HB56A19B-12L	HB56A19GB-12L		

Note: 1. Following the specification of the contact pad.


HB56A19B-XXL : solder HB56A19GB-XXL: gold

### **■ PIN DESCRIPTION**

Pin Name	Function	
A <sub>0</sub> -A <sub>9</sub>	Address Input	
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input	
RAS	Row Address Strobe	
CAS, PCAS	Column Address Strobe	
WE	Read/Write Enable	
DQ <sub>0</sub> -DQ <sub>17</sub>	Data-in/Data-out	
PD	Parity Data-in	
PQ	Parity Data-out	
$v_{cc}$	Power Supply ( + 5V)	
V <sub>SS</sub>	Ground	
NC	No Connection	




#### **■ BLOCK DIAGRAM**




#### **■ PHYSICAL OUTLINE**


#### • HB56A19A Series



## • HB56A19AT Series



## HB56A19B/GB Series



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	- 1.0 to + 7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative	to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v
Short Circuit Output Cu	rrent	I <sub>out</sub>	50	mA
Power Dissipation		$P_{T}$	9	w
Operating Temperature		T <sub>opr</sub>	0 to + 70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	v <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

					HB:	56A19/A	AT/B/C	ъВ						
Parameter	Symbol	-6	5L	-7	′L	-8	L	-10	DL	-12	2L	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	810	_	720	_	630		540	_	450	mA	t <sub>RC</sub> = Min	1, 2
Standby	I		18	-	18		18		18		18	mA	$\begin{array}{l} \text{TTL Interface} \\ \hline \text{RAS}, \hline \text{CAS} &= \text{V}_{\text{IH}}, \\ D_{\text{out}} &= \text{High-Z} \end{array}$	
Current	$I_{CC2}$	_	2.7	_	2.7		2.7		2.7		2.7	mA	$\begin{array}{l} \hline \text{CMOS Interface} \\ \hline \text{RAS, } \hline \text{CAS} &\geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ D_{\text{out}} &= \text{High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	810	_	720	_	540	_	450	_	405	mA	t <sub>RC</sub> = Min	2
Battery Back Up Current	I <sub>CC4</sub>	_	2.7	_	2.7	_	2.7	_	2.7	_	2.7	mA	$t_{RC} = 125  \mu s$ CAS Before RAS Refresh	4
Standby Current	I <sub>CC5</sub>	_	45	_	45		45		45	_	45	mA	$\begin{array}{l} \overline{RAS} = V_{IH}, \\ \overline{CAS} = V_{IL}, \\ D_{out} = Enable \end{array}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	720		630	_	540	_	450	_	360	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	720	_	630	_	450	_	450	_	360	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V$ $D_{out} = Disable$	
Output High Voltage	v <sub>oh</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- 2. Address can be changed less than three  $\underline{\text{times}}$  while  $\overline{\text{RAS}} = V_{\text{IL}}$ .
- 3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .
- 4.  $t_{RAS} = t_{RAS}$  (min) to 1  $\mu s$ . Input voltage: All pins:  $V_{IH} \ge V_{CC} - 0.2V$  or  $V_{IL} \le 0.2V$ .



#### HB56A19L Series -

• Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	60	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>		75	pF	1
Input/Output Capacitance (DQ <sub>0-7</sub> )	C <sub>I/O</sub>	_	17	pF	1, 2
Input Capacitance (PD)	C <sub>I3</sub>	_	10	pF	1
Output Capacitance (PQ)	co	_	12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics ( $T_A=0$  to  $+70^{\circ}C$ ,  $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V)^{1,\ 12}$  Read, Write, and Refresh Cycle (Common Parameters)

					HB	56A19/A	T/B/G	В					İ
Parameter	Symbol	-6	5L	-7	'L	-8	L	-10L		-12L		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160	_	190		220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50		50	_	70	_	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	70	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0		0	_	0	_	0	_	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15	_	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20		25		25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80		100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10	_	10		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	64	_	64		64		64		64	ms	15

#### **Read Cycle**

			HB56A19A/AT/B/GB										I
Parameter	Symbol	-6L		-7L		-8L		-10L		-12L		Unit	Note
	[	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC		60	_	70	_	80	_	100		120	ns	2, 3
Access Time from CAS	tCAC		20	_	20		25		25		30	ns	3, 4
Access Time from Address	t <sub>AA</sub>		30	_	35		40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0		0	_	0	_	0		0	_	ns	
Read Command Hold Time to RAS	tRRH	10		10	_	10	_	10		10		ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	-	35	_	40		45		55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	_	20	_	20		20		25		30	ns	6

## **Write Cycle**

	Symbol	HB56A19A/AT/B/GB											
Parameter		-6L		-7L		-8L		-10L		-12L		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	1	
Write Command Setup Time	twcs	0		0	_	0		0		0	_	ns	10
Write Command Hold Time	twch	15		15	_	20	_	20	_	25	_	ns	
Write Command Pulse Width	twp	10		10	_	15		15		20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15		20	_	20	_	25		ns	11

#### Refresh Cycle

		HB56A19A/AT/B/GB											
Parameter	Symbol	-6L		-7L		-8L		-10L		-12L		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		ĺ
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15		15	_	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	10	_	ns	

#### **Fast Page Mode Cycle**

	Symbol	HB56A19A/AT/B/GB											
Parameter		-6L		-7L		-8L		-10L		-12L		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10		10	_	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000		100000	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>		40		45		50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50	_	60		ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $\ge t_{RAD}$  (max).
- 6. toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
- 11. These parameters are referenced to CAS leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 15. t<sub>REF</sub> is determined by 512 refresh cycles.




## **■ TIMING WAVEFORMS**

## • Read Cycle




# • Early Write Cycle




751


## • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



## • Fast Page Mode Read Cycle



## • Fast Page Mode Early Write Cycle



# **HB56C19 Series**

## 1,048,576-Word x 9-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56C19 is a 1M  $\times$  9 static column mode dynamic RAM module, mounted nine 1-Mbit DRAM (HM511002JP) sealed in SOJ package. An outline of the HB56C19 is 30-pin single in-line package having Lead types (HB56C19A, HB56C19AT), socket type (HB56C19B). Therefore, the HB56C19 makes high density mounting possible without surface mount technology. The HB56C19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.


#### **■ FEATURES**

30-pin Single In-line Package     Lead Pitch
Single 5V (± 10%) Supply
High Speed
Access Time
Low Power Dissipation
Active Mode
Standby Mode
Static Column Mode Capability
• 512 Refresh Cycle(8 ms
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
TTL Compatible
- · · · · · · · · · · · ·

## **■ ORDERING INFORMATION**

<b>A</b>	Package								
Access Time	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIMM Socket Type						
80 ns	HB56C19A-8A	HB56C19AT-8A	HB56C19B-8A						
100 ns	HB56C19A-10A	HB56C19AT-10A	HB56C19B-10A						
120 ns	HB56C19A-12A	HB56C19AT-12A	HB56C19B-12A						

#### **■ PIN OUT**




## **■ PIN DESCRIPTION**

Pin No.	Pin Name	Pin No.	Pin Name
1	v <sub>cc</sub>	16	DQ <sub>4</sub>
2	CS	17	A <sub>8</sub>
3	DQ <sub>0</sub>	18	<b>A</b> 9
4	A <sub>0</sub>	19	NC
5	Ai	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A3	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	PQ
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	PCS
14	A <sub>6</sub>	29	PD
15	A <sub>7</sub>	30	$v_{cc}$

## **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
RAS	Row Address Strobe
CS	Chip Select
PCS	Parity Chip Select
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
V <sub>CC</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	Non-Connection


#### **■ BLOCK DIAGRAM**




#### **■ PHYSICAL OUTLINE**

# Unit: mm (inch)


#### • HB56C19A Series



## • HB56C19AT Series



## • HB56C19B Series



Note: 1. The plating of the contact finger is solder coat.

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	9.0	w
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Summly Voltage	V <sub>SS</sub>	0	0	0	V	
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4		5.5	V	1
Input Low Voltage	V <sub>IL</sub>	- 1.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10$ %, $V_{SS} = 0$ V)

	T .	HB56C19A/AT/B								
Parameter	Symbol	-8A		-10A		-12A		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>		630	_	540	_	450	mA	t <sub>RC</sub> = Min	1, 2
Show Albay Command	Ţ		18		18	_	18	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CAS}} = \text{V}_{\text{IH}}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
Standby Current	I <sub>CC2</sub>	_	9	_	9	_	9	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		540		450	_	405	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	45	_	45		45	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	540	_	450	_	360	mA	t <sub>RC</sub> = Min	
Static Column Mode Current	I <sub>CC9</sub>		540	_	450		360	mA	Static Column Mode t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Currernt	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CS} = V_{IH}$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	60	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>	_	75	pF	1, 2
Input/Output Capacitance (DQ0-DQ7)	C <sub>I/O</sub>	_	17	pF	1, 2
Input Capacitance (PD)	C <sub>I3</sub>	_	10	pF	1
Output Capacitance (PQ)	co	_	12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method. 2.  $\overline{CS} = V_{IH}$  to disable  $D_{out}$ .

## AC Characteristics

Please show at HM511002A series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56C19 provides common data inputs and outputs. Please use by Early Write Cycle. (twcs > twcs (min)).

759

# **HB56G19 Series**

## 1,048,576-Word x 9-Bit High Density Dynamic RAM Module

## **■ DESCRIPTION**

The HB56G19 is a 1M x 9 dynamic RAM module, mounted two 4 Mbit DRAM (HM514400AS) sealed in SOJ package and 1 Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56G19 is 30-pin single in-line package having lead types (HB56G19A), socket type (HB56G19B/GB). Therefore, the HB56G19 makes high density mounting possible without surface mount technology. The HB56G19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.

#### ■ FEATURES

30-pin Single In-line Package     Lead Pitch
<ul> <li>Single 5V (±10%) Supply</li> </ul>
High Speed
Access Time60 ns/70 ns/80 ns/100 ns (max)
Low Power Dissipation
Active Mode
1375 mW/1210 mW (max)
Standby Mode33 mW (max)
Fast Page Mode Capability
• 1,024 Refresh Cycle(16 ms)
a O Variations of Defeath

 2 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh

• TTL Compatible


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package		
HB56G19A-6A	B56G19A-6A 60 ns			
HB56G19A-7A	70 ns	30-pin SIP Low Profile		
HB56G19A-8A	80 ns	Lead Type		
HB56G19A-10A	100 ns	,		
HB56G19B/GB-6A	60 ns			
HB56G19B/GB-7A	70 ns	30-pin SIP		
HB56G19B/GB-8A	80 ns	Socket Type		
HB56G19B/GB-10A	100 ns			

Note: Following the specification of the contact pads.

HB56G19B-XX :solder HB56G19GB-XX :gold

## **■ PIN OUT**




Pin No.	Pin Name	Pin No.	Pin Name
1	$v_{cc}$	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	DQ <sub>0</sub>	18	<b>A</b> 9
4	A <sub>0</sub>	19	NC
5	A <sub>1</sub>	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A <sub>3</sub>	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	PQ
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	PCAS
14	A <sub>6</sub>	29	PD
15	A <sub>7</sub>	30	$v_{cc}$

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
RAS	Row Address Strobe
CAS, PCAS	Column Address Strobe
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection


## **■ BLOCK DIAGRAM**




## **■ PHYSICAL OUTLINE**

Unit:  $\frac{mm}{inch}$ 

#### • HB56G19A Series



#### • HB56G19B/GB Series



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	•	Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0  to  +7.0	V
Supply Voltage Relative	to V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	V
Short Circuit Output Cur	rrent	I <sub>out</sub>	50	mA
Power Dissipation		PT	8	W
Operating Temperature		T <sub>opr</sub>	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
C1 W-14	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	v <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to  $V_{SS}$ .

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to $+70^{\circ}\text{C},\,\text{V}_{CC} = 5\text{V}\,\pm10\%,\,\text{V}_{SS} = 0\text{V})$

Parameter	Symbol	-6A		-7 <b>A</b>		-8A		-10A		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	310	_	280		250		220	mA	t <sub>RC</sub> = Min	1, 2
Standby Current I <sub>CC2</sub>	<b>T</b>	_	6	_	6		6		6	mA		
	1CC2	_	3	_	3	_	3	_	3	mA	$\begin{array}{l} \hline \text{CMOS Interface } \overline{\text{RAS}}, \\ \hline \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	310	_	280		240	_	210	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	15	_	15	_	15	_	15	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	300	_	270	_	240		210	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>		300	_	270	_	230	_	210	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	2.4	$v_{cc}$	2.4	$v_{CC}$	v	$I_{out} = -5 \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ . 3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .



• Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>11</sub>	_	30	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>	_	36	pF	1
Input/Output Capacitance (DQ <sub>0-7</sub> )	C <sub>I/O</sub>	_	17	pF	1, 2
Input Capacitance (PD)	C <sub>I3</sub>		10	pF	1
Output Capacitance (PQ)	Co	_	12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Electrical Characteristics ( $T_A=0$  to  $+70^{\circ}$ C,  $V_{CC}=5$ V  $\pm 10\%$ ,  $V_{SS}=0$ V)1, 12 Read, Write, and Refresh Cycles (Common Parameters)

					HB56G19	A/B/GB					
Parameter	Symbol	-6	6A	-7	'A	-8	A	-10	λ	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130		160	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50	_	70	_	80		ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15		ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0	_	0	_	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15		20	_	20		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	40	20	50	22	55	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70		80	_	100		ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10	_	10	_	10		10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	16	_	16	_	16	_	16	ms	15

# Read Cycle

					HB56G19A	A/B/GB					
Parameter	Symbol	-(	5A	-7	A.	-8.	A	-10	A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	20	_	20	_	25		25	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40		45	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	0	_	0		ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45		ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	20	0	20	0	20	0	25	ns	6

# **Write Cycle**

					HB56G19A	A/B/GB					
Parameter	Symbol	-	6A	-	7A	-8.	A	-10	)A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0		0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15		20	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10	_	15	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	20	_	20	_	ns	11



#### **Refresh Cycle**

					HB56G19A	\/B/GB				l	
Parameter	Symbol	-6A		-	7A	-8.	A	-10	)A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	15	_	20		20	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10		10	_	10	_	ns	

#### **Fast Page Mode Cycle**

					HB56G192	A/B/GB					
Parameter	Symbol		-6A		7 <b>A</b>	-8	A	-10	)A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45		50	_	55	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10		10		ns	
Fast Page Mode RAS Pulse Width	tRASC	60	100000	70	100000	80	100000	100	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50		50	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50		ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
- 11. These parameters are referenced to CAS leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.




## **TIMING WAVEFORMS**


## • Read Cycle




## • Early Write Cycle




## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle



## • Fast Page Mode Read Cycle



## • Fast Page Mode Early Write Cycle



# **HB56A49 Series**

## 4,194,304-Word x 9-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56A49 is a 4M x 9 dynamic RAM module, mounted 9 pieces of 4 Mbit DRAM (HM514100AS, HM514100JP) sealed in an SOJ package. An outline of the HB56A49 is the 30-pin single in-line package. Therefore, the HB56A49 makes high density mounting possible without surface mount technology. The HB56A49 provides common data inputs and outputs, and also provides separate I/O parity bit for parity check. Decoupling capacitors are mounted beneath each SOJ.

#### **■ FEATURES**

- 30-pin Single In-line Package
  Lead Pitch .......2.54mm
- Single 5V (±10%) Supply
- High Speed

Access Time ......60 ns/70 ns/80 ns/100 ns (max)

Low Power Dissipation


Active Mode ......5445 mW/4059 mW/4455 mW/
3960 mW (max)
Standby Mode .......99 mW (max)

- Fast Page Mode Capability
- 1,024 Refresh Cycle .....(16 ms)
- 3 Variations of Refresh
   RAS Only Refresh
  - CAS Before RAS Refresh
- · Hidden Refresh

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
RAS	Row Address Strobe
CAS, PCAS	Column Address Strobe
WE	Read/Write Enable
DQ <sub>0</sub> -DQ <sub>7</sub>	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection

#### ■ PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	v <sub>cc</sub>	16	DQ <sub>4</sub>
2	CAS	17	A <sub>8</sub>
3	DQ <sub>0</sub>	18	<b>A</b> 9
4	A <sub>0</sub>	19	A <sub>10</sub>
5	$\mathbf{A_1}$	20	DQ <sub>5</sub>
6	DQ <sub>1</sub>	21	WE
7	A <sub>2</sub>	22	V <sub>SS</sub>
8	A3	23	DQ <sub>6</sub>
9	V <sub>SS</sub>	24	NC
10	DQ <sub>2</sub>	25	DQ <sub>7</sub>
11	A <sub>4</sub>	26	PQ
12	A <sub>5</sub>	27	RAS
13	DQ <sub>3</sub>	28	PCAS
14	A <sub>6</sub>	29	PD
15	A <sub>7</sub>	30	$v_{cc}$

#### **■ ORDERING INFORMATION**


			Packag	ge		
Access Time	30-pin <sup>1</sup> SIP Socket Type	30-pin <sup>1</sup> SIP Socket Type	30-pin SIP Lead Type	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Low Profile Lead Type
	0.945 Inch Height	0.805 Inch Height	0.989 Inch Height	0.810 Inch Height	0.591 Inch Height	0.500 Inch Height
60 ns	_	HB56A49BR/GBR-6A		HB56A49AR-6A	_	HB56A49ATR-6A
70 ns	_	HB56A49BR/GBR-7A	_	HB56A49AR-7A	_	HB56A49ATR-7A
80 ns	HB56A49B/GB-8	HB56A49BR/GBR-8A	HB56A49A-8	HB56A49AR-8A	HB56A49AT-8	HB56A49ATR-8A
100 ns	HB56A49B/GB-10	HB56A49BR/GBR-10A	HB56A49A-10	HB56A49AR-10A	HB56A49AT-10	HB56A49ATR-10A

Note: 1. Following the specification of the contact pad. HB56A49B-XX, HB56A49BR-XX: solder

HB56A49GB-XX, HB56A49GBR-XX: solder




#### **■ BLOCK DIAGRAM**




773

■ PHYSICAL OUTLINE Unit: mm/inch


#### • HB56A49AR Series



#### • HB56A49ATR Series




## • HB56A49BR/GBR Series




#### • HB56A49A Series


Unit: mm inch



## • HB56A49AT Series



#### • HB56A49B/GB Series



775

## **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	v <sub>T</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	9	W
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
C	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	$v_{IH}$	2.4	_	5.5	v	1
Input Low Voltage	V <sub>IL</sub>	- 0.5		0.8	v	1

Note: 1. All voltage referenced to VSS.

## $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)

			НВ56	A49B/G	B/BR/C	GBR/A/	AR/AT/	ATR				
Parameter	Symbol	-6	A	-7.	A	-8/-	-8A	-10/-	-10A	Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	990	_	900	_	810	_	720	mA	t <sub>RC</sub> = Min	1, 2
Standby	Inc	_	18	_	18	_	18	_	18	mA	$\begin{array}{l} \hline TTL \ Interface \\ \hline RAS, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Current	I <sub>CC2</sub>	_	9	_	9	_	9	_	9	mA		
RAS Only Refresh Current	$I_{CC3}$	_	990	_	900	_	810	_	720	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	45		45	_	45	_	45	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	990	_	900	_	810	_	720	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	990	_	900	_	810	_	720	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{\rm IN} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μА	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{\text{out}} = 4.2 \text{mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %)

Parameter	Symbol	BR/GBR	/AR/ATR	A/AT	/B/GB	Unit	Note
		Тур	Max	Тур	Max		
Input Capacitance (Address)	C <sub>I1</sub>	_	60	I –	70	pF	1
Input Capacitance (Clock)	C <sub>I2</sub>	_	75	_	88	pF	1
Input Capacitance (PCAS)	C <sub>I3</sub>	_	12		20	pF	1
Input/Output Capacitance (DQ <sub>0-7</sub> )	C <sub>I/O</sub>	_	17	-	30	pF	1, 2
Input Capacitance (PD)	C <sub>I4</sub>	_	10	-	20	pF	1
Output Capacitance (PQ)	Co	_	12		20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\widehat{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T\_A = 0 to  $+70^{\circ}$ C, V\_{CC} = 5V  $\pm 10\%$ , V<sub>SS</sub> = 0V)1. 12, 15 Read, Write and Refresh Cycle (Common Parameters)

		HB56A49B/GB/BR/GBR/A/AR/AT/ATR													
Parameter	Symbol	-	6A	-	7A	-	8A	-1	10 <b>A</b>		-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Ramdon Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150	_	180	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40		50		60	_	70	_	60	_	70		ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	20	10000	20	10000	25	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	10		10	_	10	_	15	_	10	_	15	_	ns	
Column Address Setup Time	tasc	0	_	0	_	0	_	0	_	0	_	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15	_	15	_	20	_	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	50	20	50	20	60	25	75	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	35	15	40	20	55	15	40	20	55	ns	9
RAS Hold Time	tRSH	15	_	20	_	20		25	_	20	_	25	_	ns	
CAS Hold Time	tCSH	60		70		80		100	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	_	16	_	16	_	16	ms	17

## **Read Cycle**

				I	HB56A	19B/GI	B/BR/0	BR/A	/AR/A	T/AT	R				
Parameter	Symbol	-6	iΑ	-7	'A	-8	3A	-10	0 <b>A</b>		8	-:	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70		80	_	100	_	80	_	100	ns	2, 3, 16
Access Time from CAS	t <sub>CAC</sub>	_	15		20	_	20		25	_	25	_	25	ns	3, 4, 14
Access Time from Address	t <sub>AA</sub>	_	30		35	_	40	_	45		40	_	45	ns	3, 5, 14, 16
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	_	0	_	ns	

## HB56A49 Series

# Read Cycle (continued)

			HB56A49B/GB/BR/GBR/A/AR/AT/ATR													
Parameter	Symbol	-6	iΑ	-7	7A	-8	BA	-1	0A	-	8	-	10	Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0		0		0	_	0	_	0	_	ns		
Read Command Hold Time to RAS	t <sub>RRH</sub>	0	_	0	_	0	_	0		10		10		ns		
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35	_	40	_	45	_	40	_	45	_	ns		
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	15	0	20	0	20	0	25	0	20	0	25	ns	6	

# **Write Cycle**

					HB56A	449B/G	B/BR/0	BR/A	AR/A7	/ATR					
Parameter	Symbol	-6	iΑ	-7	7A		BA	-10	0 <b>A</b>	-	8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WCS</sub>	0	_	0		0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15		15	_	20	_	15	_	20	_	ns	
Write Command Pulse Width	twp	10		10	_	10	_	20	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15		20	-	20		25	_	25	_	25	_	ns	
Write Command to CAS Lead Time	tCWL	15	_	20	_	20	_	25	_	25	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0		0		0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15	_	15	_	20		15	_	20	_	ns	11

# Refresh Cycle

Parameter	Symbol	-6	óΑ	-7A		-8A		-10A		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		Ĺ
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	10	_	20	_	20	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10	_	10	_	10	_	ns	

#### **Fast Page Mode Cycle**

					HB56A	49B/0	3B/BR/0	BR/A	A/AR/A	T/ATI	2				
Parameter	Symbol		-6A		-7A		-8 <b>A</b>	-10A		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45	_	50	_	55	_	55	-	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	10	-	10		ns	
Fast Page Mode RAS Pulse Width	t <sub>RASC</sub>	_	100000	_	100000	_	100000		100000	_	100000	-	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	35	_	40	_	45	_	50	_	50	_	50	ns	14, 16
RAS Hold Time from CAS Precharge	tRHCP	35	_	40	_	45		50		50	_	50	_	ns	

#### **Test Mode Cycle**


Parameter					HB56A	49B/G	B/BR/G	BR/A	/AR/A	T/ATR					
	Symbol	-6A		-7A		-8A		-10A		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	tws	0	_	0	_	0	_	0	_	0	_	0		ns	
Test Mode WE Hold Time	twH	10	_	10	_	10	_	10	_	20	_	20	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)}).$
  - 11. These parameters are referenced to CAS leading edge in an early write cycle.
  - 12. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
  - 13.  $t_{RASC}$  is determined by  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of tAA or tCAC or tCAP.
  - 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits ... RA10, CA10 and CAO. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 16. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  - 17. t<sub>REF</sub> is determined by 1,024 refresh cycles.




## **TIMING WAVEFORM**


## Read Cycle




## • Early Write Cycle




#### • RAS Only Refresh Cycle




#### • CAS Before RAS Refresh Cycle




#### • Hidden Refresh Cycle




#### • Fast Page Mode Read Cycle




#### • Fast Page Mode Early Write Cycle




#### • TEST MODE CYCLE




#### • Test Mode Set Cycle



#### • Test Mode Reset Cycle CAS Before RAS Refresh Cycle



## **RAS** Only Refresh Cycle



## HB56D25632 Series

#### 262,144-Word x 32-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D25632B is a 256k x 32 dynamic RAM module, mounted 8 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package. An outline of the HB56D25632B is 72-pin single in-line package. Therefore, the HB56D25632B makes high density mounting possible without surface mount technology. The HB56D25632B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

#### **■ FEATURES**


<ul> <li>72-pin Single In-line Package</li> </ul>	
Lead Pitch	1.27mm
<ul> <li>Single 5V (±5%) Supply</li> </ul>	
High Speed	
Access Time 6	0 ns/70 ns/80 ns/100 ns/
	120 ns (max)
<ul> <li>Low Power Dissipation</li> </ul>	
Active Mode	3.78W/3.36W/2.772W/
	2.31W/1.974W (max)
Standby Mode	84 mW (max)
	,

- · Fast Page Mode Capability
- 512 Refresh Cycle/8 ms
- 2 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
- TTL Compatible

#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HB56D25632B-6A	60 ns	
HB56D25632B-7A	70 ns	72-pin SIP
HB56D25632B-8A	80 ns	Socket Type
HB56D25632B-10A	100 ns	
HB56D25632B-12A	120 ns	

#### **■ PIN OUT**




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	NC	55	DQ11
2	DQ0	20	DQ4	38	NC	56	DQ27
3	DQ16	21	DQ20	39	V <sub>SS</sub>	57	DQ12
4	DQ1	22	DQ5	40	CASO	58	DQ28
5	DQ17	23	DQ21	41	CAS2	59	$v_{cc}$
6	DQ2	24	DQ6	42	CAS3	60	DQ29
7	DQ18	25	DQ22	43	CAS1	61	DQ13
8	DQ3	26	DQ7	44	RAS0	62	DQ30
9	DQ19	27	DQ23	45	NC	63	DQ14
10	$v_{cc}$	28	A7	46	NC	64	DQ31
11	NC	29	NC	47	WE	65	DQ15
12	<b>A</b> 0	30	$v_{cc}$	48	NC	66	NC
13	<b>A</b> 1	31	A8	49	DQ8	67	V <sub>SS</sub>
14	A2	32	NC	50	DQ24	68	NC
15	A3	33	NC	51	DQ9	69	T.B.D.
16	A4	34	RAS2	52	DQ25	70	T.B.D.
17	<b>A</b> 5	35	NC	53	DQ10	71	NC
18	A6	36	NC	54	DQ26	72	V <sub>SS</sub>

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>31</sub>	Data-in/Data-out
CASO – CAS3	Column Address Strobe
RASO- RAS2	Row Address Strobe
WE	Read/Write Enable
$v_{CC}$	Power ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection




#### **■ BLOCK DIAGRAM**



#### **■ PHYSICAL OUTLINE**

Unit:  $\frac{mm}{inch}$ 



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	- 1.0 to + 7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V	SS	$v_{cc}$	- 1.0 to + 7.0	v
Short Circuit Output Curren	t	I <sub>out</sub>	50	mA
Power Dissipation		$P_{T}$	8	W
Operating Temperature		T <sub>opr</sub>	0 to + 70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
Supply Comme	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note 1. All voltage referenced to VSS.

### $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_{SS} = 0V)

Parameter	Symbol	-6.	A	-7.	A	-8.	A	-10	Α	-12	2A	Unit	Test Condition	Note
Tarameter	Symoor	Min	Max	Cint	105t Condition									
Operating Current	I <sub>CC1</sub>	_	720	_	640	_	528	_	440		376	mA	$t_{RC} = Min$	1, 2
Show diver Command	ī	_	16	_	16	_	16	_	16	_	16	mA	$\begin{array}{l} \hline TTL \ Interface \\ \hline RAS, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standby Current	I <sub>CC2</sub>		8	_	8		8	_	8	_	8	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	720	_	640	_	528	_	440	_	376	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	40	_	40	_	40	_	40	_	40	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	720	_	640	_	528	_	440	_	376	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	720	_	640	_	440	_	440	_	376	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>oh</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

#### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	T -	68	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	76	pF	1
Input Capacitance (RAS)	C <sub>I3</sub>	_	43	pF	1
Input Capacitance (CAS)	C <sub>I4</sub>	_	29	pF	1
Output Capacitance (DQ0-DQ31)	C <sub>I/O</sub>	_	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 5\%,$  V\_SS = 0V)1, 12

#### Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	-6A		-	7 <b>A</b>	-8A		-10A		-12A		Unit	Note
1 drumovo	Symoon .	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	125	_	140		160	_	190		220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	55		60	_	70	_	80	-	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10		12		15		15		ns	

#### Read, Write and Refresh Cycle (Common Parameters) (continued)

Parameter	Symbol	-(	δ <b>A</b>	-7	'A	-8	3A	-10A		-12A		Unit	Note
	Symoon	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Cint	11010
Column Address Setup Time	tASC	0	_	0		0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15	_	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25	_	25	_	30		ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		8		8	_	8		8	_	8	ns	15

#### **Read Cycle**

Parameter	Symbol	-6	óΑ	-7	'A	-8	3A	-1	0 <b>A</b>	-12A		Unit	Note
	Symoon	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ome	11010
Access Time from RAS	t <sub>RAC</sub>		60	_	70	_	80		100	_	120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	20	_	20	_	25	_	25		30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to $\overline{RAS}$	t <sub>RRH</sub>	10	_	10	_	10	_	10	_	10		ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35	_	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	toff	_	20	_	20	_	20		25	_	30	ns	6

#### **Write Cycle**

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
1 urumotor	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Cint	11010
Write Command Setup Time	twcs	0		0	_	0	_	0		0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	20	_	20	_	25	_	ns	
Write Command Pulse Width	twp	10	_	10	_	15	_	15	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0		0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15		20	_	20		25	_	ns	11

#### **Refresh Cycle**

Parameter	Symbol	-(	-6A		-7A		-8A		-10A		-12A		Note
	2,111001	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	15	_	20	_	20	_	25		ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	10		ns	

#### **Fast Page Mode Cycle**

Parameter	Symbol	Symbol -6A		-7A			-8A	-	10A	-	12A	Unit	Note
	Symoon	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		11000
Fast Page Mode Cycle Time	t <sub>PC</sub>	45		50	_	55		55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45		50	_	50	_	60	ns	13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50		50	_	60		ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- Early write cycle only (t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min)).
- 11. These parameters are referenced to CAS leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 15. t<sub>REF</sub> is determined by 512 refresh cycles.




#### **TIMING WAVEFORM**


#### • Read Cycle




#### ■ Early Write Cycle




#### • RAS Only Refresh Cycle



#### • CAS Before RAS Refresh Cycle




#### • Fast Page Mode Read Cycle





#### • Fast Page Mode Early Write Cycle



## **HB56D51232 Series**

#### 524,288-Word x 32-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D51232SB is a 512k x 32 dynamic RAM module, mounted 16 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package. An outline of the HB56D51232SB is 72-pin single in-line package. Therefore, the HB56D51232SB makes high density mounting possible without surface mount technology. The HB56D51232SB provides common data inputs and outputs.

Decoupling capacitors are mounted beneath each SOJ but only on the one side of its module board.

#### **■ FEATURES**


72-pin Single In-line Package Lead Pitch
Single 5V (±5%) Supply
High Speed
Access Time60 ns/70 ns/80 ns/100 ns/
120 ns (max)
Low Power Dissipation
Active Mode3.95W/3.57W/2.982W/2.52W/
2.184W (max)
Standby Mode168 mW (max)
Fast Page Capability

- 512 Refresh Cycles/8 ms
- · 2 Variations of Refresh RAS Only Refresh CAS Before RAS Refresh
- TTL Compatible

#### ORDERING INFORMATION

Part No.	Access Time	Package
HB56D51232SB-6A	60 ns	
HB56D51232SB-7A	70 ns	
HB56D51232SB-8A	80 ns	72-pin SIP Socket Type
HB56D51232SB-10A	100 ns	Socker Type
HB56D51232SB-12A	120 ns	

#### **■ PIN OUT**



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	NC	55	DQ <sub>11</sub>
2	DQ <sub>0</sub>	20	DQ <sub>4</sub>	38	NC	56	DQ <sub>27</sub>
3	DQ <sub>16</sub>	21	DQ <sub>20</sub>	39	V <sub>SS</sub>	57	DQ <sub>12</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	CAS0	58	DQ <sub>28</sub>
5	DQ <sub>17</sub>	23	DQ <sub>21</sub>	41	CAS2	59	$v_{cc}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	CAS3	60	DQ <sub>29</sub>
7	DQ <sub>18</sub>	25	DQ <sub>22</sub>	43	CAS1	61	DQ <sub>13</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>30</sub>
9	DQ <sub>19</sub>	27	DQ <sub>23</sub>	45	RAS1	63	DQ <sub>14</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ31
11	NC	29	NC	47	WE	65	DQ <sub>15</sub>
12	$\mathbf{A_0}$	30	$v_{cc}$	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>8</sub>	67	NC
14	A <sub>2</sub>	32	NC	50	DQ <sub>24</sub>	68	V <sub>SS</sub>
15	A <sub>3</sub>	33	RAS3	51	DQ <sub>9</sub>	69	PD1
16	A <sub>4</sub>	34	RAS2	52	DQ <sub>25</sub>	70	PD2
17	A <sub>5</sub>	35	NC	53	DQ <sub>10</sub>	71	NC
18	A <sub>6</sub>	36	NC	54	DQ <sub>26</sub>	72	V <sub>SS</sub>

#### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>31</sub>	Data-in/Data-out
CASO-CAS3	Column Address Strobe
RAS0-RAS3	Row Address Strobe
WĒ	Read/Write Enable
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
NC	No Connection


#### **■ PRESENCE DETECT PINOUT**

Pin No.	Pin	HB56D51232SB										
Pin No.	Name	60 ns	70 ns	80 ns	100 ns	120 ns						
69	PD1	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC						
70	PD2	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	NC						



#### **BLOCK DIAGRAM**





#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter		Symbol	Value	Unit
Voltage on Any Pin	Voltage on Any Pin (Input)		-1.0  to  +7.0	v
Relative to V <sub>SS</sub>			- 1.0 to + 7.0	v
Supply Voltage Relative to V	Supply Voltage Relative to V <sub>SS</sub>		- 1.0 to + 7.0	v
Short Circuit Output Curren	Short Circuit Output Current		50	mA
Power Dissipation	Power Dissipation		16	W
Operating Temperature	Operating Temperature		0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cumulu Valtana	V <sub>SS</sub>	0	0	0	V	
Supply Voltage	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	V	1
Input Low Voltage	V <sub>IL</sub>	- 1.0		0.8	V	1

Note: 1. All voltage referenced to  $V_{SS}$ .

#### $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_SS = 0V)

Parameter	Symbol	-6	A	-7	A	-8	A	-10	)A	-12	2A	Unit	Test Condition	Note
r ar ameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Test Condition	Note
Operating Current	I <sub>CC1</sub>		760	-	680	-	568	_	480	_	416	mA	t <sub>RC</sub> = min	1, 2
Standby Current	Ica	_	32		32	_	32		32	-	32	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	16	_	16		16	_	16	_	16	mA	$\frac{\text{CMOS Interface}}{\text{RAS}, \overline{\text{CAS}}} \ge V_{\text{CC}} - 0.2V$ $D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$	_	760	_	680	_	568		480	_	416	mA	t <sub>RC</sub> = min	2
Standby Current	I <sub>CC5</sub>	_	80		80		80		80	_	80	mA		
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	760	_	680	_	568	_	480	_	416	mA	t <sub>RC</sub> = min	
Page Mode Current	I <sub>CC7</sub>	_	760	_	680	_	480	_	480	_	416	mA	t <sub>PC</sub> = min	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\text{IN}} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	<b>—</b> 10	10	μΑ	$\begin{array}{l} 0V \leq V_{OUT} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

#### • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Тур	Max	Unit	Unit
Input Capacitance (Address)	C <sub>I1</sub>		121	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	137	pF	1
Input Capacitance (RAS)	C <sub>13</sub>		48	pF	1
Input Capacitance (CAS)	C <sub>I4</sub>	_	48	pF	1
Output Capacitance (DQ0-DQ31)	C <sub>I/O</sub>	_	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

## • AC Characteristics (T<sub>A</sub> = 0 to +70°C, $V_{CC}$ = 5V $\pm 5\%$ , $V_{SS}$ = 0V)1, 12

#### Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	-6A		-7A		-	8 <b>A</b>	-10A		-1	12A	Unit	NI-4-
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Cint	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	125	_	140	_	160		190	_	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	55	_	60	_	70	_	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	-	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10	_	12	_	15	-	15	_	ns	
Column Address Setup Time	tASC	0	_	0		0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15		15	_	20		20		25		ns	

#### Read, Write and Refresh Cycle (Common Parameters) (continued)

D	C11	-6	δA	-7	'A	-8A		-10A		-12A		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	20	_	20		25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10		10		10		10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	8	_	8		8	_	8	_	8	ns	15

#### • Read Cycle

Domonoston	Samela al	-6	iΑ	-7	7 <b>A</b>	-8A		-10A		-12A		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	60	_	70	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>		20	_	20	_	25	_	25		30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to $\overline{CAS}$	tRCH	0		0		0	_	0	_	0	_	ns	
Read Command Hold Time to $\overline{RAS}$	tRRH	10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	30		35		40		45	_	55	_	ns	
Output Buffer Turn-Off Time	t <sub>OFF</sub>		20	_	20		20	_	25		30	ns	6

#### • Write Cycle

Parameter	Cymhal	-6A		-7	-7A		3A	-10A		-12A		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	0		0	_	ns	10
Write Command Hold Time	twcH	15		15	_	20	_	20	_	25		ns	
Write Command Pulse Width	twp	10	_	10	_	15	_	15		20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15	_	20	_	20	_	25		ns	11

#### • Refresh Cycle

Parameter	Crombal	-6	δA	-7	/A	-8	3A	-1	0 <b>A</b>	-1	2A	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15		15	_	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	10	_	ns	

#### • Fast Page Mode Cycle


Parameter	Cumb at	-6A		-7A		-8A		-10A		-12A		TT14	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	15		10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45		50	_	50	_	60	ns	13
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50	_	60	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} (min))$ .
- 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. t<sub>REF</sub> is determined by 512 refresh cycles.

#### **■ TIMING WAVEFORMS**


#### • Read Cycle




#### • Early Write Cycle



#### • RAS Only Refresh Cycle




#### • CAS Before RAS Refresh Cycle




807

#### • Fast Page Mode Read Cycle



#### • Fast Page Mode Early Write Cycle



809

## HB56D132 Series

#### 1.048.576-Word x 32-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D132BR/SBR is a 1M x 32 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package. An outline of the HB56D132BR/ SBR is 72-pin single in-line package. Therefore, the HB56D132BR/SBR makes high density mounting possible without surface mount technology. The HB56D132BR/SBR provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

#### **■ FEATURES**

- 72-pin Single In-line Package Lead Pitch .....
- Single 5V (±5%) Supply
- · High Speed


Access Time ......60 ns/70 ns/80 ns/100 ns (max)

- Low Power Dissipation Active Mode . . . . . 4.62W/4.40W/3.96W/3.52W (max) Standby Mode......88 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle ......(16 ms)
- 2 Variations of Refresh RAS Only Refresh CAS Before RAS Refresh
- TTL Compatible

#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package	Contact Pad		
HB56D132BR-6A	60 ns				
HB56D132BR-7A	70 ns				
HB56D132BR-8A	80 ns	72-pin	Cold		
HB56D132BR-10A	100 ns	SIP Socket Type	Gold		
HB56D132BR-8	80 ns				
HB56D132BR-10	100 ns				
HB56D132SBR-6A	60 ns				
HB56D132SBR-7A	70 ns				
HB56D132SBR-8A	80 ns	72-pin	Solder		
HB56D132SBR-10A	100 ns	SIP Socket Type	Solder		
HB56D132SBR-8	80 ns				
HB56D132SBR-10	100 ns				

#### PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	NC	55	DQ <sub>11</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	NC	56	DQ <sub>27</sub>
3	DQ <sub>16</sub>	21	DQ <sub>20</sub>	39	V <sub>SS</sub>	57	DQ <sub>12</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	CAS0	58	DQ <sub>28</sub>
5	DQ <sub>17</sub>	23	DQ <sub>21</sub>	41	CAS2	59	$v_{cc}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	CAS3	60	DQ <sub>29</sub>
7	DQ <sub>18</sub>	25	DQ <sub>22</sub>	43	CAS1	61	DQ <sub>13</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>30</sub>
9	DQ <sub>19</sub>	27	DQ <sub>23</sub>	45	NC	63	DQ <sub>14</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ <sub>31</sub>
11	NC	29	NC	47	WE	65	DQ <sub>15</sub>
12	A <sub>0</sub>	30	$v_{cc}$	48	NC	66	NC
13	<b>A</b> <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>8</sub>	67	V <sub>SS</sub>
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>24</sub>	68	V <sub>SS</sub>
15	A <sub>3</sub>	33	NC	51	DQ <sub>9</sub>	69	NC
16	A <sub>4</sub>	34	RAS2	52	DQ <sub>25</sub>	70	NC
17	A <sub>5</sub>	35	NC	53	DQ <sub>10</sub>	71	NC
18	A <sub>6</sub>	36	NC	54	DQ <sub>26</sub>	72	V <sub>SS</sub>

#### PIN DESCRIPTION


Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>31</sub>	Data-in/Data-out
CAS0-CAS3	Column Address Strobe
RAS0-RAS2	Row Address Strobe
WE	Read/Write Enable
V <sub>CC</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

#### **■ BLOCK DIAGRAM**



#### **PHYSICAL OUTLINE**

Unit:  $\frac{mm}{inch}$ 



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	-1.0  to  +7.0	V
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0  to  +7.0	V
Supply Voltage Relative	to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	V
Short Circuit Output Cur	rent	I <sub>out</sub>	50	mA
Power Dissipation		PT	8	W
Operating Temperature		T <sub>opr</sub>	0 to + 70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

### ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Complex Welfers	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	v <sub>cc</sub>	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	V <sub>IL</sub>	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

#### • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 0V$ )

						HB	56D13	2BR/S		, VS				<u> </u>		Ι
Parameter	Symbol	-6	Α	-7.	A	-8		-10		-1	8	-1	0	Unit	Test Conditions	Note
	-,	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	880	_	800	_	720	_	640	_	720	_	640	mA	$t_{RC} = Min$	1, 2
Standby	I		16	_	16	_	16	_	16		16	_	16	mA	$\begin{array}{l} \hline TTL \ Interface \\ \hline RAS, \ \overline{CAS} \ = \ V_{IH} \\ D_{out} \ = \ High-Z \end{array}$	
Current	I <sub>CC2</sub>	_	8	_	8	-	8	_	8	_	8	_	8	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	880	_	800	_	720	_	640	_	720	_	640	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	40		40	_	40	_	40	_	40	_	40	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$		880	_	800	_	720	_	640	_	720	_	640	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	880	_	800	_	720	_	640	_	720	_	640	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	<b>– 10</b>	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>oh</sub>	2.4	$v_{CC}$	2.4	$v_{CC}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	VOL	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	Low I <sub>out</sub> = 4.2 mA	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



#### $\bullet$ Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V $\pm$ 5%)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	68	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	76	pF	1
Input Capacitance (RAS)	C <sub>I3</sub>		43	pF	1
Input Capacitance (CAS)	C <sub>I4</sub>		29	pF	1
Output Capacitance (DQ0-DQ31)	C <sub>I/O</sub>	_	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

tREF

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

## • AC Characteristics ( $T_A=0$ to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm 5\%$ , $V_{SS}=0$ V)<sup>1, 12</sup> Read, Write and Refresh Cycle (Common Parameters)

#### HB56D132BR/SBR -8A -10A -8 -10 Unit Note Parameter Symbol -6A -7A Min Max Min Max Min Max Min Max Min Max Min Max Random Read or Write ns tRC Cycle Time **RAS** Precharge Time $t_{RP}$ ns RAS Pulse Width tRAS CAS Pulse Width tCAS ns Row Address Setup Time \_\_\_ \_\_\_ ns tASR Row Address Hold Time tRAH ns Column Address Setup Time tASC Column Address Hold Time t<sub>CAH</sub> ns RAS to CAS Delay Time tRCD ns RAS to Column Address tRAD ns Delay Time RAS Hold Time tRSH CAS Hold Time t<sub>CSH</sub> ns CAS to RAS Precharge Time ns tCRP \_\_ Transition Time tΤ ns (Rise and Fall)

# Refresh Period Read Cycle

Parameter						H	B56D13	2BR/S	BR						
	Symbol	-6	A	-7	7A	-8	3A	-10	0 <b>A</b>	-	8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	-	100	-	80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	15		20	_	20		25		25	_	25	ns	3, 4
Access Time from Address	t <sub>AA</sub>		30		35	_	40	-	45	_	40	_	45	ns	3, 5
Read Command Setup Time	tRCS	0	_	0	_	0		0	_	0		0		ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t <sub>RRH</sub>	0	_	0		0	_	0	_	10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	30		35		40	_	55	_	40	_	45	_	ns	
Output Buffer Turn-off Time	tOFF	0	15	0	20	0	20	0	25	0	20	0	25	ns	6

ms

#### **Write Cycle**

Parameter						Н	B56D13	2BR/S	BR						
	Symbol	-6A		-7A		-8A		-10A		-8		-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0		0		0	_	0		0		ns	10
Write Command Hold Time	twch	15	_	15		15	_	20		15	_	20	_	ns	
Write Command Pulse Width	twp	10	_	10	_	10	_	20	_	15	_	20	_	ns	
Data-in Setup Time	$t_{DS}$	0	_	0	_	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DD</sub>	15	_	15	_	15	_	20	_	15	_	20	_	ns	11

#### Refresh Cycle

Parameter						Н	B56D13	2BR/SI	3R						
	Symbol	-6	iΑ	-7	A	-8	3A	-1	0A		-8	-	10	Unit	nit Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	10	_	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10		10	_	10		10	_	20		20		ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	10	_	10	_	ns	

#### **Fast Page Mode Cycle**


Parameter						]	HB56D13	2BR/9	SBR								
	Symbol		-6A		-7A		-8A	-	10A		-8		-10	Unit	Note		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	1			
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45		50		55	_	55	_	55		ns			
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	10	_	10		ns			
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	_	100000	ns	13		
Access Time from CAS Precharge	t <sub>ACP</sub>	_	35	_	40	_	45	_	50	_	50	_	50	ns	14		
RAS Hold Time from CAS Precharge	tRHCP	35	_	40	_	45	_	50	_	50	_	50	_	ns			

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
  - toff (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
  - 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle.
  - 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
  - 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of tAA or tCAC or tACP.
  - 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.




#### **■ TIMING WAVEFORMS**


#### • Read Cycle




#### • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



### • Fast Page Mode Read Cycle



### • Fast Page Mode Early Write Cycle



# HB56D232B Series

# 2,097,152-Word x 32-Bit High Density Dynamic RAM Module

### **■ DESCRIPTION**

The HB56D232B is a 2M x 32 dynamic RAM module, mounted 16 pieces of 4Mbit DRAM (HM514400JP) sealed in SOJ package. An outline of the HB56D232B is 72-pin single in-line package. Therefore, the HB56D232B makes high density mounting possible without surface mount technology. The HB56D232B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the one side of its module board.

#### **■ FEATURES**

• 72-pin Single In-line Package Lead Pitch
Single 5V (±5%) Supply
High Speed
Access Time80 ns/100 ns/120 ns (max)
Low Power Dissipation
Active Mode3.99W/3.57W/3.15W (max)
Standby Mode168 mW (max)
Fast Page Mode Capability
• 1,024 Refresh Cycles(16 ms)
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
TTL Compatible


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HB56D232B-8	80 ns	72-pin SIP
HB56D232B-10	100 ns	Socket Type
HB56D232B-12	120 ns	

#### **■ PRESENCE DETECT PINOUT**

Pin No.	Pin Name	HB56D132BR					
1 III 140.	1 in i vaine	80 ns	100 ns	120 ns			
67	PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			
68	PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$v_{ss}$			
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC			
70	PD <sub>4</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC			

### **■ PIN OUT**




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	NC	55	DQ <sub>11</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	NC	56	DQ <sub>27</sub>
3	DQ <sub>16</sub>	21	DQ <sub>20</sub>	39	V <sub>SS</sub>	57	DQ <sub>12</sub>
4	$DQ_1$	22	DQ <sub>5</sub>	40	CAS0	58	DQ <sub>28</sub>
5	DQ <sub>17</sub>	23	DQ <sub>21</sub>	41	CAS2	59	$v_{cc}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	CAS3	60	DQ <sub>29</sub>
7	DQ <sub>18</sub>	25	DQ <sub>22</sub>	43	CAS1	61	DQ <sub>13</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>30</sub>
9	DQ <sub>19</sub>	27	DQ <sub>23</sub>	45	RAS1	63	DQ <sub>14</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ <sub>31</sub>
11	NC	29	NC	47	WE	65	DQ <sub>15</sub>
12	A <sub>0</sub>	30	$v_{cc}$	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>8</sub>	67	PD <sub>1</sub>
14	A <sub>2</sub>	32	A9	50	DQ <sub>24</sub>	68	PD <sub>2</sub>
15	A <sub>3</sub>	33	RAS3	51	DQ <sub>9</sub>	69	PD <sub>3</sub>
16	A <sub>4</sub>	34	RAS2	52	DQ <sub>25</sub>	70	PD <sub>4</sub>
17	A <sub>5</sub>	35	NC	53	DQ <sub>10</sub>	71	NC
18	A <sub>6</sub>	36	NC	54	DQ <sub>26</sub>	72	V <sub>SS</sub>


### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>31</sub>	Data-in/Data-out
CAS0-CAS3	Column Address Strobe
RASO-RAS3	Row Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	Non-Connection

### **■ BLOCK DIAGRAM**



### **■ PHYSICAL OUTLINE**



### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	•	Symbol	Value	Unit
Voltage on Any Pin	(Input)	Vin	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0  to  +7.0	v
Supply Voltage Relative	o V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Cur	rent	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	8	W
Operating Temperature		Topr	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	V	
Suppry Voltage	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	V <sub>IL</sub>	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%$ , V\_SS = 0V)

D	6 1 1	HB56D	232B-8	HB56D	232B-10	HB56D	232B-12	TT 1	T + C 111	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>		760	_	680	_	600	mA	$t_{RC} = Min$	1, 2
Standby Current	Т		32	_	32		32	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH}, \\ D_{out} = \text{High-Z} \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	16		16	_	16	mA	$\frac{\text{CMOS Interface}}{\text{RAS}, \text{CAS}} \ge V_{\text{CC}} - 0.2V,$ $D_{\text{out}} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	760		680		600	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	80	_	80		80	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ $D_{out} = Enable$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	760		680		600	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	760	_	680	_	600	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> (max) is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	121	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	137	pF	1
Input Capacitance (RAS, CAS)	C <sub>13</sub>	_	48	pF	1
Output Capacitance (DQ <sub>0</sub> -DQ <sub>31</sub> )	C <sub>I/O</sub>	_	29	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T\_A = 0°C to +70°C, V\_{CC} = 5V  $\pm 5\%$ , V\_{SS} = 0V)1. 12 Read, Write, and Refresh Cycles (Common Parameters)

•	•		•						
P	G1	HB56E	D232B-8	HB56D	HB56D232B-10		HB56D232B-12		NI-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150	_	180	_	210	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	12	_	15	_	15	_	ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25	_	30	l –	ns	
CAS Hold Time	tCSH	80	_	100	_	120		ns	
CAS to RAS Precharge Time	tCRP	5	_	10		10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	16	_	16	_	16	ms	15

### **Read Cycle**

Parameter	G11	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	80	_	100		120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	25	_	25		30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0		ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45		55		ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	20	0	25	0	30	ns	6

#### **Write Cycle**

Parameter	C1	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	15	_	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		ns	11
Data-in Hold Time	tDH	15	_	20	_	25		ns	11

#### **Refresh Cycle**

Parameter	Chal	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Noic
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20		25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10		10	_	10	_	ns	

### **Fast Page Mode Cycle**


Parameter	Compleat	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	tRHCP	50	_	50		50		ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
- 11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13.  $t_{RASC}$  is determined by  $\overline{RAS}$  pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.

### **■ TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




### • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Fast Page Mode Read Cycle



# • Fast Page Mode Early Write Cycle



# HB56D232BS/SBS Series

### 2.097.152-Word x 32-Bit High Density Dynamic RAM Module

### **■ DESCRIPTION**

The HB56D232BS/SBS is a 2M x 32 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400AJ) sealed in SOJ package. An outline of the HB56D232BS/ SBS is the 72-pin single in-line package. Therefore, the HB56D232BS/SBS makes high density mounting possible without surface mount technology. The HB56D232BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

#### **■ FEATURES**

- 72-pin Single In-line Package Lead Pitch .....
- Single 5V (±5%) Supply
- High Speed

Access Time ......60 ns/70 ns/80 ns/100 ns (max)

- Low Power Dissipation Active Mode . . . . . . . 4.83W/4.41/3.99W/3.57W (max) Standby Mode ......168 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle .....(16 ms)
- · 2 Variations of Refresh RAS Only Refresh CAS Before RAS Refresh
- TTL Compatible


### ■ ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D232BS-6A	60 ns		
HB56D232BS-7A	70 ns	72-pin	Gold
HB56D232BS-8A	80 ns	SIP Socket Type	Gold
HB56D232BS-10A	100 ns		
HB56D232SBS-6A	60 ns		
HB56D232SBS-7A	70 ns	72-pin	0.11
HB56D232SBS-8A	80 ns	SIP Socket Type	Solder
HB56D232SBS-10A	100 ns		

### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>31</sub>	Data-in/Data-out
CASO-CAS3	Column Address Strobe
RAS0-RAS2	Row Address Strobe
WE	Read/Write Enable
$v_{\rm cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

### ■ PIN OUT





Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	NC	55	DQ <sub>11</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	NC	56	DQ <sub>27</sub>
3	DQ <sub>16</sub>	21	DQ <sub>20</sub>	39	V <sub>SS</sub>	57	DQ <sub>12</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	CAS0	58	DQ <sub>28</sub>
5	DQ <sub>17</sub>	23	DQ <sub>21</sub>	41	CAS2	59	$v_{cc}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	CAS3	60	DQ <sub>29</sub>
7	DQ <sub>18</sub>	25	DQ <sub>22</sub>	43	CAS1	61	DQ <sub>13</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>30</sub>
9	DQ <sub>19</sub>	27	DQ <sub>23</sub>	45	RAS1	63	DQ <sub>14</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ31
11	NC	29	NC	47	WE	65	DQ <sub>15</sub>
12	A <sub>0</sub>	30	$v_{cc}$	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>8</sub>	67	PD1
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>24</sub>	68	PD2
15	A <sub>3</sub>	33	NC	51	DQ <sub>9</sub>	69	PD3
16	A <sub>4</sub>	34	RAS2	52	DQ <sub>25</sub>	70	PD4
17	A <sub>5</sub>	35	NC	53	DQ <sub>10</sub>	71	NC
18	A <sub>6</sub>	36	NC	54	DQ <sub>26</sub>	72	V <sub>SS</sub>

#### ■ PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D232BS/SBS						
111110.	1 in ruine	-6A	-7A	-8A	-10A			
67	PD1	NC	NC	NC	NC			
68	PD2	NC	NC	NC	NC			
69	PD3	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>			
70	PD4	NC	NC	Vss	Vss			

### **BLOCK DIAGRAM**





### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0  to  +7.0	V
Supply Voltage Relative	o V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to $+7.0$	v
Short Circuit Output Cur	rent	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	8	w
Operating Temperature		Topr	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cl., V-14	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	v <sub>cc</sub>	4.75	5.0	5.25	V	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 0V$ )

					HB56D23	2BS/SBS						
Parameter	Symbol	-6	A	-7	-7A		A	-10	A	Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max	1		
Operating Current	I <sub>CC1</sub>	_	920	_	840	_	760	_	680	mA	t <sub>RC</sub> = Min	1, 2
Standby Current		_	32	_	32	_	32	_	32	mA		
Standby Current	I <sub>CC2</sub>		16	_	16	_	16	_	16	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	920		840		760	_	680	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>		80	_	80		80	_	80	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	920	_	840		760	_	680	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>		920	_	840	_	760	_	680	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μА	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	VOL	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .



### HB56D232BS/SBS Series -

• Capacitance ( $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	121	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	137	pF	1
Input Capacitance (RAS, CAS)	C <sub>I3</sub>	_	48	pF	1
Output Capacitance (DQ <sub>0</sub> -DQ <sub>31</sub> )	C <sub>I/O</sub>	_	29	p <b>F</b>	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overrightarrow{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 5%, V<sub>SS</sub> = 0V)1. 12 Read, Write and Refresh Cycle (Common Parameters)

					HB56D23	2BS/SBS					
Parameter	Symbol	-6	iΑ	-7	'A	-8	A	-10	)A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130	_	150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50		60	_	70	_	ns	
RAS Pulse Width	tRAS	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	tRAD	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	15	_	20	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10	_	10		10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	_	16	ms	15

# **Read Cycle**

					HB56D232	BS/SBS					
Parameter	Symbol	-(	-6A		-7A		A	-10	)A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	_	100	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	15		20	_	20	_	25	ns	3, 4
Access Time from Address	t <sub>AA</sub>		30	_	35	_	40	_	45	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35	_	40		55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	15	0	20	0	20	0	25	ns	6

# Write Cycle

				HB56D232BS/SBS							
Parameter	Symbol	-	6A	-	7 <b>A</b>	-8	A	-10	)A	Unit	Note
}		Min	Max	Min	Max	Min	Max	Min	Max	1	
Write Command Setup Time	t <sub>WCS</sub>	0	_	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	15	_	15	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	10		20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15	_	15	_	20	_	ns	11



#### Refresh Cycle

		HB56D232BS/SBS									
Parameter	Symbol	-(	6A		7 <b>A</b>	-8.	A	-10	)A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	]	
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	10	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10	_	ns	

### **Fast Page Mode Cycle**

			HB56D232BS/SBS								
Parameter	Symbol		6 <b>A</b>	-1	7 <b>A</b>	-8	A	-10	)A	Unit	Note 13 14
	l .	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50	_	55		ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		10		10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000		100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>		35	_	40	_	45	_	50	ns	14
RAS Hold Time from CAS Precharge	<sup>t</sup> RHCP	35	_	40		45	_	50	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only (t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min)).
- 11 These parameters are referenced to CAS leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13.  $t_{RASC}$  is determined by  $\overline{RAS}$  pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.




### **■ TIMING WAVEFORMS**

# Read Cycle




837


# • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



### • Fast Page Mode Read Cycle



# • Fast Page Mode Early Write Cycle



# HB56D25636 Series

### 262.144-Word x 36-Bit High Density Dynamic RAM Module

### **■ DESCRIPTION**

The HB56D25636B is a 256k x 36 dynamic RAM module, mounted 8 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package and 4 pieces of 256k-bit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB56D25636B is 72-pin single in-line package. Therefore, the HB56D25636B makes high density mounting possible without surface mount technology. The HB56D25636B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ and PLCC.


### **■ FEATURES**

• 72-pin Single In-line Package Lead Pitch
Single 5V (±5%) Supply
High Speed
Access Time
Low Power Dissipation
Active Mode
Standby Mode126 mW (max)
Fast Page Mode Capability
• 512 Refresh Cycle(8 ms)
2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
TTL Compatible

### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HB56D25636B-85 HB56D25636B-10 HB56D25636B-12	85 ns 100 ns 120 ns	72-pin SIP Socket Type

### **■ PIN OUT**




Pin	Pin	Pin	Pin
No	Name	No.	Name
1	V <sub>SS</sub>	37	DQ <sub>17</sub>
2	DQ <sub>0</sub>	38	DQ <sub>35</sub>
3	DQ <sub>18</sub>	39	V <sub>SS</sub>
4	$DQ_1$	40	CAS0
5	DQ <sub>19</sub>	41	CAS2
6	DQ <sub>2</sub>	42	CAS3
7	DQ <sub>20</sub>	43	CAS1
8	DQ <sub>3</sub>	44	RAS0
9	DQ <sub>21</sub>	45	NC
10	$v_{cc}$	46	NC
11	NC	47	WE
12	A <sub>0</sub>	48	NC
13	A <sub>1</sub>	49	DQ <sub>9</sub>
14	A <sub>2</sub>	50	DQ <sub>27</sub>
15	A <sub>3</sub>	51	DQ <sub>10</sub>
16	A <sub>4</sub>	52	DQ <sub>28</sub>
17	A <sub>5</sub>	53	DQ <sub>11</sub>
18	A <sub>6</sub>	54	DQ <sub>29</sub>
19	NC	55	DQ <sub>12</sub>
20	DQ <sub>4</sub>	56	DQ <sub>30</sub>
21	DQ <sub>22</sub>	57	DQ <sub>13</sub>
22	DQ <sub>5</sub>	58	DQ31
23	DQ <sub>23</sub>	59	$v_{cc}$
24	DQ <sub>6</sub>	60	DQ <sub>32</sub>
25	DQ <sub>24</sub>	61	DQ <sub>14</sub>
26	DQ <sub>7</sub>	62	DQ <sub>33</sub>
27	DQ <sub>25</sub>	63	DQ <sub>15</sub>
28	A <sub>7</sub>	64	DQ <sub>34</sub>
29	NC	65	DQ <sub>16</sub>
30	$v_{cc}$	66	NC
31	A <sub>8</sub>	67	$PD_1$
32	NC	68	PD <sub>2</sub>
33	NC	69	PD <sub>3</sub>
34	RAS2	70	PD <sub>4</sub>
35	DQ <sub>26</sub>	71	NC
36	DQ <sub>8</sub>	72	V <sub>SS</sub>

### BLOCK DIAGRAM



# ■ PHYSICAL OUTLINE



### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>35</sub>	Data-in/Data-out
CASO, CAS3	Column Address Strobe
RASO, RAS2	Row Address Strobe
WE	Read/Write Enable
V <sub>CC</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	Non-Connection

### **■ PRESENCE DETECT PIN ARRANGEMENT**

D:- N-	Pin Name	HB56D25636B					
Pin No.	Pin Name	85 ns	100 ns	120 ns			
67	PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			
68	PD <sub>2</sub>	NC	NC	NC			
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC			
70	PD <sub>4</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC			

# ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit	
Voltage on Any Pin	(Input)	V <sub>IN</sub>	- 1.0 to + 7.0	V	
Relative to V <sub>SS</sub>	(Output)	v <sub>out</sub>	- 1.0 to + 7.0	v	
Supply Voltage Relative to V <sub>SS</sub>		v <sub>cc</sub>	- 1.0 to + 7.0	V	
Short Circuit Output Current		I <sub>out</sub>	50	mA	
Power Dissipation		$P_{T}$	12	W	
Operating Temperature		T <sub>opr</sub>	0 to + 70	°C	
Storge Temperature		T <sub>stg</sub>	- 55 to + 125	°C	

# **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
	v <sub>cc</sub>	4.75	5.0	5.25	v	1
Input High Voltage	$v_{IH}$	2.4	_	5.5	v	1
Input Low Voltage	v <sub>IL</sub>	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%$ , V\_SS = 0V)

				HB56D	25636B					
Parameter	Symbol	-8	35	-1	10	-	12	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	808	_	680		576	mA	$t_{RC} = Min$	1, 2
Standby Current	I.e.e.	_	24		24	_	24	mA	$\begin{array}{l} \underline{TTL} \ \underline{Interface} \ \overline{RAS}, \\ \overline{CAS} = V_{IH}, \\ D_{out} = High-Z \end{array}$	
Standoy Current	I <sub>CC2</sub>		12		12		12	mA	$\begin{array}{l} \text{CMOS Interface } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		808		680	_	576	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	64	_	64	_	64	mA	$\begin{aligned} & \overline{RAS} &= V_{IH}, \\ & \overline{CAS} &= V_{IL}, \\ & D_{out} &= Enable \end{aligned}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		768	_	660		556	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>		764	_	680		576	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	10	10	- 10	10	μΑ	$\begin{array}{c} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>OH</sub>	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	Low I <sub>out</sub> = 4.2 mA	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	88	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	104	pF	1
Input Capacitance (RAS)	C <sub>I3</sub>	_	57	pF	1
Input Capacitance (CAS)	C <sub>I4</sub>		36	pF	1
Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> , DQ <sub>9</sub> -DQ <sub>16</sub> , DQ <sub>18</sub> -DQ <sub>25</sub> , DQ <sub>27</sub> -DQ <sub>34</sub> )	C <sub>I/O1</sub>	_	17	pF	1, 2
Output Capacitance (DQ <sub>8</sub> , DQ <sub>17</sub> , DQ <sub>26</sub> , DQ <sub>35</sub> )	C <sub>I/O2</sub>		22	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

# $\bullet$ AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_{SS} = 0V)1, 12 Read, Write and Refresh Cycle (Common Parameters)

Parameter	6 1 1	HB56D2	25636B-85	5 HB56D25636B-10 HB56D25636B-		25636B-12	Unit	NT-4-	
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	160		190	_	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	70	_	80	_	90	_	ns	
RAS Pulse Width	tRAS	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	tCAS	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0		0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	20	_	20	_	25	_	ns	
Column Address Hold Time to RAS	tAR	60	_	75	_	90	_	ns	
RAS to CAS Delay Time	tRCD	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	tRAD	17	45	20	55	20	65	ns	9
RAS Hold Time	t <sub>RSH</sub>	25		25		30	_	ns	
CAS Hold Time	tCSH	85	_	100		120	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	8	_	8	_	8	ns	15

# **Read Cycle**

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	NT-4-
		Min	Max	Min	Max	Min	Max	] Unit	Note
Access Time from RAS	tRAC		85	_	100	_	120	ns	2, 3
Access Time from CAS	tCAC	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	40	_	45		55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	trrh	10		10	_	10	_	ns	
Column Address to RAS Lead Time	tRAL	40	_	45		55	_	ns	
Output Buffer Turn-off Time	tOFF	0	20	0	25	0	30	ns	6

# **Refresh Cycle**

Parameter		HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		TT14	N
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20	_	25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	15	_	15	_	15	_	ns	

### **Write Cycle**

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Ont	Note
Write Command Setup Time	twcs	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	20	_	25		30	_	ns	
Write Command Hold Time to RAS	twcr	65	_	80	_	95	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	20	_	20	_	25	_	ns	11
Data-in Hold Time to RAS	tDHR	60	_	75		90	_	ns	

#### **Fast Page Mode Cycle**


Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Oilit	Note
Fast Page Mode Cycle Time	tPC	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	tACP		50	_	50		60	ns	14
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	50	_	50	<del>-</del>	60	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} (min))$ .
- 11. These parameters are referenced to CAS leading edge in an early write cycle.
- 13.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. t<sub>REF</sub> defines is 512 refresh cycles.

### **■ TIMING WAVEFORMS**


# • Read Cycle




### • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



### • Fast Page Mode Read Cycle



### • Fast Page Mode Early Write Cycle



# HB56D51236 Series

## 524,288-Word x 36-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D51236B is a 512k x 36 dynamic RAM module, mounted 16 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package and 8 pieces of 256k-bit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB56D51236B is 72-pin single in-line package. Therefore, the HB56D51236B makes high density mounting possible without surface mount technology. The HB56D51236B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ and PLCC but only on the one side of its module board.


#### **■ FEATURES**

= ILATORES	
72-pin Single In-line Package     Lead Pitch	1.27mm
<ul> <li>Single 5V (±5%) Supply</li> </ul>	
High Speed	
Access Time	85 ns/100 ns/120 ns (max)
<ul> <li>Low Power Dissipation</li> </ul>	, ,
Active Mode	4.58W/3.91W/3.36W (max)
	252 mW (max)
Fast Page Mode Capability	
• 512 Refresh Cycle	
2 Variations of Refresh	
RAS Only Refresh	
CAS Before RAS Refresh	
TTL Compatible	

## **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HB56D51236B-85	85 ns	
HB56D51236B-10	100 ns	72-pin SIP Socket Type
HB56D51236B-12	120 ns	Socket Type


## PIN OUT



Pin No.         Pin Name         Pin No.         Pin Name         No.         Name           1         VSS         37         DQ17         2         DQ35         38         DQ35         44         DQ40         CAS3         7         DQ20         43         CAS3         7         DQ20         43         CAS3         8         DQ3         44         RAS0         9         DQ21         45         RAS1         10         V <sub>CC</sub> 46         NC         11         NC         47         WE         12         A0         48         NC         13         A1         49         DQ9         14         A2         50         DQ27         15         A3         51         DQ10         16         A4         52         DQ28         17         A5         53         DQ11         18         A6         54         DQ29         19         NC         55         DQ12         20         DQ4         56         DQ30         21         DQ22         57         DQ13         22 </th <th></th> <th></th> <th></th> <th></th>				
1         VSS         37         DQ17           2         DQ0         38         DQ35           3         DQ18         39         VSS           4         DQ1         40         CAS0           5         DQ19         41         CAS2           6         DQ2         42         CAS3           7         DQ20         43         CAS1           8         DQ3         44         RAS0           9         DQ21         45         RAS1           10         VCC         46         NC           11         NC         47         WE           12         A0         48         NC           13         A1         49         DQ9           14         A2         50         DQ27           15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21 <td></td> <td></td> <td></td> <td></td>				
2         DQ0         38         DQ35           3         DQ18         39         VSS           4         DQ1         40         CAS0           5         DQ19         41         CAS2           6         DQ2         42         CAS3           7         DQ20         43         CAS1           8         DQ3         44         RAS0           9         DQ21         45         RAS1           10         VCC         46         NC           11         NC         47         WE           12         A0         48         NC           13         A1         49         DQ9           14         A2         50         DQ27           15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22<				
3         DQ18         39         VSS           4         DQ1         40         CAS0           5         DQ19         41         CAS2           6         DQ2         42         CAS3           7         DQ20         43         CAS1           8         DQ3         44         RAS0           9         DQ21         45         RAS1           10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A0         48         NC           13         A1         49         DQ9           14         A2         50         DQ27           15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31				
4         DQ1         40         CASO           5         DQ19         41         CASZ           6         DQ2         42         CASZ           7         DQ20         43         CASI           8         DQ3         44         RASO           9         DQ21         45         RASI           10         VCC         46         NC           11         NC         47         WE           12         A0         48         NC           13         A1         49         DQ9           14         A2         50         DQ27           15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         VCC           2				
5         DQ <sub>19</sub> 41         CAS2           6         DQ <sub>2</sub> 42         CAS3           7         DQ <sub>20</sub> 43         CAS1           8         DQ <sub>3</sub> 44         RAS0           9         DQ <sub>21</sub> 45         RAS1           10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ <sub>9</sub> 14         A <sub>2</sub> 50         DQ <sub>27</sub> 15         A <sub>3</sub> 51         DQ <sub>10</sub> 16         A <sub>4</sub> 52         DQ <sub>28</sub> 17         A <sub>5</sub> 53         DQ <sub>11</sub> 18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60<	3	DQ <sub>18</sub>	39	
6         DQ2         42         CAS3           7         DQ20         43         CAS1           8         DQ3         44         RAS0           9         DQ21         45         RAS1           10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ9           14         A <sub>2</sub> 50         DQ27           15         A <sub>3</sub> 51         DQ10           16         A <sub>4</sub> 52         DQ28           17         A <sub>5</sub> 53         DQ11           18         A <sub>6</sub> 54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         V <sub>CC</sub> 24         DQ6         60         DQ32           25         DQ24         61         DQ14	4	DQ <sub>1</sub>	40	CAS0
7         DQ <sub>20</sub> 43         CASI           8         DQ <sub>3</sub> 44         RAS0           9         DQ <sub>21</sub> 45         RASI           10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ <sub>9</sub> 14         A <sub>2</sub> 50         DQ <sub>27</sub> 15         A <sub>3</sub> 51         DQ <sub>10</sub> 16         A <sub>4</sub> 52         DQ <sub>28</sub> 17         A <sub>5</sub> 53         DQ <sub>11</sub> 18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> <	5		41	CAS2
8         DQ3         44         RAS0           9         DQ21         45         RAS1           10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ9           14         A <sub>2</sub> 50         DQ27           15         A <sub>3</sub> 51         DQ10           16         A <sub>4</sub> 52         DQ28           17         A <sub>5</sub> 53         DQ11           18         A <sub>6</sub> 54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         V <sub>CC</sub> 24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15	6	DQ <sub>2</sub>	42	CAS3
9         DQ21         45         RASI           10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ9           14         A <sub>2</sub> 50         DQ27           15         A <sub>3</sub> 51         DQ10           16         A <sub>4</sub> 52         DQ28           17         A <sub>5</sub> 53         DQ11           18         A <sub>6</sub> 54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         V <sub>CC</sub> 24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A <sub>7</sub> 64         DQ34 <td>7</td> <td>DQ<sub>20</sub></td> <td>43</td> <td>CAS1</td>	7	DQ <sub>20</sub>	43	CAS1
10         V <sub>CC</sub> 46         NC           11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ <sub>9</sub> 14         A <sub>2</sub> 50         DQ <sub>27</sub> 15         A <sub>3</sub> 51         DQ <sub>10</sub> 16         A <sub>4</sub> 52         DQ <sub>28</sub> 17         A <sub>5</sub> 53         DQ <sub>11</sub> 18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> 62         DQ <sub>33</sub> 27         DQ <sub>25</sub> 63         DQ <sub>15</sub> 28         A <sub>7</sub> 64         DQ <sub>34</sub> 29         NC	- 8	DQ <sub>3</sub>	44	RAS0
11         NC         47         WE           12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ <sub>9</sub> 14         A <sub>2</sub> 50         DQ <sub>27</sub> 15         A <sub>3</sub> 51         DQ <sub>10</sub> 16         A <sub>4</sub> 52         DQ <sub>28</sub> 17         A <sub>5</sub> 53         DQ <sub>11</sub> 18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> 62         DQ <sub>33</sub> 27         DQ <sub>25</sub> 63         DQ <sub>15</sub> 28         A <sub>7</sub> 64         DQ <sub>34</sub> 29         NC         65         DQ <sub>16</sub> 30         V <sub>CC</sub>	9	DQ <sub>21</sub>	45	RAS1
12         A <sub>0</sub> 48         NC           13         A <sub>1</sub> 49         DQ <sub>9</sub> 14         A <sub>2</sub> 50         DQ <sub>27</sub> 15         A <sub>3</sub> 51         DQ <sub>10</sub> 16         A <sub>4</sub> 52         DQ <sub>28</sub> 17         A <sub>5</sub> 53         DQ <sub>11</sub> 18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> 62         DQ <sub>33</sub> 27         DQ <sub>25</sub> 63         DQ <sub>15</sub> 28         A <sub>7</sub> 64         DQ <sub>34</sub> 29         NC         65         DQ <sub>16</sub> 30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub>	10	$v_{cc}$	46	NC
13         A1         49         DQ9           14         A2         50         DQ27           15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A8         67         PD1           32         NC         68         PD2	11	NC	47	WE
14         A2         50         DQ27           15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A8         67         PD1           32         NC         68         PD2           33         RAS3         69         PD3	12	<b>A</b> <sub>0</sub>	48	NC
15         A3         51         DQ10           16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A8         67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4	13	<b>A</b> <sub>1</sub>	49	DQ <sub>9</sub>
16         A4         52         DQ28           17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         VCC         66         NC           31         A8         67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	14	A <sub>2</sub>	50	DQ <sub>27</sub>
17         A5         53         DQ11           18         A6         54         DQ29           19         NC         55         DQ12           20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	15	A <sub>3</sub>	51	DQ <sub>10</sub>
18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> 62         DQ <sub>33</sub> 27         DQ <sub>25</sub> 63         DQ <sub>15</sub> 28         A <sub>7</sub> 64         DQ <sub>34</sub> 29         NC         65         DQ <sub>16</sub> 30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD <sub>1</sub> 32         NC         68         PD <sub>2</sub> 33         RAS3         69         PD <sub>3</sub> 34         RAS2         70         PD <sub>4</sub> 35         DQ <sub>26</sub> 71         NC	16	A <sub>4</sub>	52	DQ <sub>28</sub>
18         A <sub>6</sub> 54         DQ <sub>29</sub> 19         NC         55         DQ <sub>12</sub> 20         DQ <sub>4</sub> 56         DQ <sub>30</sub> 21         DQ <sub>22</sub> 57         DQ <sub>13</sub> 22         DQ <sub>5</sub> 58         DQ <sub>31</sub> 23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> 62         DQ <sub>33</sub> 27         DQ <sub>25</sub> 63         DQ <sub>15</sub> 28         A <sub>7</sub> 64         DQ <sub>34</sub> 29         NC         65         DQ <sub>16</sub> 30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD <sub>1</sub> 32         NC         68         PD <sub>2</sub> 33         RAS3         69         PD <sub>3</sub> 34         RAS2         70         PD <sub>4</sub> 35         DQ <sub>26</sub> 71         NC	17	A <sub>5</sub>	53	DQ <sub>11</sub>
20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         V <sub>CC</sub> 24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	18		54	
20         DQ4         56         DQ30           21         DQ22         57         DQ13           22         DQ5         58         DQ31           23         DQ23         59         V <sub>CC</sub> 24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	19	NC	55	DQ <sub>12</sub>
22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	20	DQ <sub>4</sub>	56	
22         DQ5         58         DQ31           23         DQ23         59         VCC           24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	21	DQ <sub>22</sub>	57	DQ <sub>13</sub>
23         DQ <sub>23</sub> 59         V <sub>CC</sub> 24         DQ <sub>6</sub> 60         DQ <sub>32</sub> 25         DQ <sub>24</sub> 61         DQ <sub>14</sub> 26         DQ <sub>7</sub> 62         DQ <sub>33</sub> 27         DQ <sub>25</sub> 63         DQ <sub>15</sub> 28         A <sub>7</sub> 64         DQ <sub>34</sub> 29         NC         65         DQ <sub>16</sub> 30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD <sub>1</sub> 32         NC         68         PD <sub>2</sub> 33         RAS3         69         PD <sub>3</sub> 34         RAS2         70         PD <sub>4</sub> 35         DQ <sub>26</sub> 71         NC	22		58	
24         DQ6         60         DQ32           25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A8         67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	23	DQ <sub>23</sub>	59	
25         DQ24         61         DQ14           26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A8         67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	24		60	
26         DQ7         62         DQ33           27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	25		61	
27         DQ25         63         DQ15           28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	26		62	
28         A7         64         DQ34           29         NC         65         DQ16           30         V <sub>CC</sub> 66         NC           31         A8         67         PD1           32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	27		63	
29         NC         65         DQ <sub>16</sub> 30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD <sub>1</sub> 32         NC         68         PD <sub>2</sub> 33         RAS3         69         PD <sub>3</sub> 34         RAS2         70         PD <sub>4</sub> 35         DQ <sub>26</sub> 71         NC	28		64	
30         V <sub>CC</sub> 66         NC           31         A <sub>8</sub> 67         PD <sub>1</sub> 32         NC         68         PD <sub>2</sub> 33         RAS3         69         PD <sub>3</sub> 34         RAS2         70         PD <sub>4</sub> 35         DQ <sub>26</sub> 71         NC	29		65	
31         A <sub>8</sub> 67         PD <sub>1</sub> 32         NC         68         PD <sub>2</sub> 33         RAS3         69         PD <sub>3</sub> 34         RAS2         70         PD <sub>4</sub> 35         DQ <sub>26</sub> 71         NC	30	V <sub>CC</sub>	66	
32         NC         68         PD2           33         RAS3         69         PD3           34         RAS2         70         PD4           35         DQ26         71         NC	31		67	PD <sub>1</sub>
33 RAS3 69 PD <sub>3</sub> 34 RAS2 70 PD <sub>4</sub> 35 DQ <sub>26</sub> 71 NC	32		68	
34 RAS2 70 PD <sub>4</sub> 35 DQ <sub>26</sub> 71 NC	33	RAS3	69	
35 DQ <sub>26</sub> 71 NC	34	RAS2	70	<del> </del>
	35	DQ <sub>26</sub>	71	
	36		72	V <sub>SS</sub>
				1 22

#### **■ BLOCK DIAGRAM**





## **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>35</sub>	Data-in/Data-out
CASO-CAS3	Column Address Strobe
RASO-RAS3	Row Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	Non-Connection

# **■ PRESENCE DETECT PIN OUT**

D: 17	Di., M.,	HB56D51236B					
Pin No.	Pin Name	85 ns	100 ns	120 ns			
67	PD <sub>1</sub>	NC	NC	NC			
68	PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC			
70	PD <sub>4</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC			

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	(Input)	V <sub>in</sub>	-1.0  to  +7.0	v
voltage on 7th y 1 in Rollative to VSS	(Output)	V <sub>out</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>		$v_{cc}$	-1.0  to  +7.0	V
Short Circuit Output Current		I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	12	W
Operating Temperature		T <sub>opr</sub>	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

# ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_{SS} = 0V)

D	C11	HB56D5	1236B-85	HB56D5	1236B-10	HB56D5	1236B-12	TT	Total Constitutions	Mada
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	872		744		640	mA	t <sub>RC</sub> = Min	1, 2
Standby Current	T		48	_	48	-	48	mA		
Standoy Current	I <sub>CC2</sub>	_	24	_	24	_	24	mA	$\begin{array}{l} \underline{\text{CMOS Interface }\overline{\text{RAS}},} \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2\text{V},} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	872		744	_	640	mA	t <sub>RC</sub> = Min	2
Standby Current	$I_{CC5}$	_	128	_	128		128	mA		1
CAS Before RAS Refresh Current	$I_{CC6}$		832		724		620	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	828		744	_	640	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	<b>-</b> 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	v <sub>OH</sub>	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	2.4	$v_{\rm CC}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> (max) is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>		161	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	193	pF	1
Input Capacitance (RAS, CAS)	C <sub>I3</sub>	_	62	pF	1
Output Capacitance (DQ <sub>0-7</sub> , DQ <sub>9-16</sub> , DQ <sub>18-25</sub> , DQ <sub>27-34</sub> )	C <sub>I/O1</sub>	_	29	pF	1, 2
Output Capacitance (DQ <sub>8, 17, 26, 35</sub> )	C <sub>I/O2</sub>	_	39	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

# • AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 5%, V<sub>SS</sub> = 0V)1. 12 Read, Write and Refresh Cycle (Common Parameters)

Parameter	C1	HB56D5	1236B-85	HB56D5	1236B-10	HB56D5	1236B-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Random Read or Write Cycle Time	tRC	160	_	190	_	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	70	_	80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	20	_	20	_	25	_	ns	
Column Address Hold Time to $\overline{RAS}$	t <sub>AR</sub>	60	_	75		90	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	45	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	85	_	100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		8		8		8	ns	15

# **Read Cycle**

P	G1.1	HB56D5	1236B-85	236B-85 HB56D51236B-10		HB56D5	1236B-12	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	85	_	100	_	120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	tOFF	0	20	0	25	0	30	ns	6

## **Write Cycle**

D	C11	HB56D5	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twcH	20	_	25	_	30	_	ns	
Write Command Hold Time to RAS	twcr	65	_	80	_	95		ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	20	_	20	_	25	_	ns	11
Data-in Hold Time to RAS	tDHR	60	_	75	_	90	_	ns	

#### Refresh Cycle

Parameter	G11	HB56D5123		1236B-85 HB56D51236B-10		HB56D51236B-12		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20		25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	15	_	15	_	15	_	ns	

#### **Fast Page Mode Cycle**


Parameter	C11	Sumbol HB56D51		51236B-85 HB56D512		1236B-10 HB56D5123		Unit	it Note
	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	tACP		50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	tRHCP	50	_	50	_	60		ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)}).$
- 11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. t<sub>REF</sub> is defined as 512 refresh cycles.

# **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Fast Page Mode Read Cycle



## • Fast Page Mode Early Write Cycle



# HB56D136B Series

#### 1,048,576-Word x 36-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D136B is a 1M x 36 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP) sealed in SOJ package and 4 pieces of 1 Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56D136B is 72-pin single in-line package. Therefore, the HB56D136B makes high density mounting possible without surface mount technology. The HB56D136B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

#### **■ FEATURES**

• 72-pin Single In-line Packag	ge
Lead Pitch	1.27mm
<ul> <li>Single 5V (±5%) Supply</li> </ul>	
High Speed	
A	00 /400 /400 /

Access Time ...........80 ns/100 ns/120 ns (max)

• Low Power Dissipation
Active Mode ..........5.25W/4.62W/3.99W (max)
Standby Mode ...........126 mW (max)

Fast Page Mode Capability

• 1,024 Refresh Cycle ......(16 ms)

2 Variations of Refresh
 RAS Only Refresh
 CAS Before RAS Refresh

TTL Compatible


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HB56D136B-8	80 ns	
HB56D136B-10	100 ns	72-pin SIP Socket Type
HB56D136B-12	120 ns	Socket Type

#### **■ PRESENCE DETECT PIN OUT**

Pin No.	Pin Name	HB56D136B						
FIII 190.	Fili Name	80 ns	100 ns	120 ns				
67	PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>				
68	PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>				
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC				
70	PD <sub>4</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC				

#### **■ PIN OUT**




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	DQ <sub>17</sub>	55	DQ <sub>12</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	DQ35	56	DQ <sub>30</sub>
3	DQ <sub>18</sub>	21	DQ <sub>22</sub>	39	V <sub>SS</sub>	57	DQ <sub>13</sub>
4	$DQ_1$	22	DQ <sub>5</sub>	40	CAS <sub>0</sub>	58	DQ31
5	DQ <sub>19</sub>	23	DQ <sub>23</sub>	41	$\overline{\text{CAS}}_2$	59	$v_{cc}$
6	$DQ_2$	24	DQ <sub>6</sub>	42	CAS <sub>3</sub>	60	DQ32
7	DQ <sub>20</sub>	25	DQ <sub>24</sub>	43	CAS <sub>1</sub>	61	DQ <sub>14</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS <sub>0</sub>	62	DQ <sub>33</sub>
9	DQ <sub>21</sub>	27	DQ <sub>25</sub>	45	NC	63	DQ <sub>15</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ <sub>34</sub>
11	NC	29	NC	47	WE	65	DQ <sub>16</sub>
12	<b>A</b> <sub>0</sub>	30	$v_{cc}$	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>9</sub>	67	PD <sub>1</sub>
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>27</sub>	68	PD <sub>2</sub>
15	A <sub>3</sub>	33	NC	51	DQ <sub>10</sub>	69	PD <sub>3</sub>
16	A <sub>4</sub>	34	RAS <sub>2</sub>	52	DQ <sub>28</sub>	70	PD <sub>4</sub>
17	A <sub>5</sub>	35	DQ <sub>26</sub>	53	DQ <sub>11</sub>	71	NC
18	A <sub>6</sub>	36	DQ <sub>8</sub>	54	DQ29	72	V <sub>SS</sub>


#### **■ PIN DESCRIPTION**

Function
Address Input
Refresh Address Input
Data-in/Data-out
Column Address Strobe
Row Address Strobe
Read/Write Enable
Power Supply ( + 5V)
Ground
Presence Detect Pin
Non-Connection

## ■ BLOCK DIAGRAM



867



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	,	Symbol	Value	Unit		
Voltage on Any Pin Relative to V <sub>SS</sub>	(Input)	V <sub>in</sub>	- 1.0 to + 7.0	v		
	(Output)	V <sub>out</sub>	- 1.0 to + 7.0	V		
Supply Voltage Relative	to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v		
Short Circuit Output C	urrent	I <sub>out</sub>	50	mA		
Power Dissipation		P <sub>T</sub>	12	W		
Operating Temperature	rating Temperature		ire T <sub>opr</sub>		0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C		

## **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cumulu Valtaga	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	v <sub>cc</sub>	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4		5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_SS = 0V)

Parameter	Symbol	HB56D	136B-8	HB56D	136B-10	HB56D	136B-12	Unit	Test Conditions	Note
rarameter	Symbol	Min	Max	Min	Max Min Max		Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	1000	_	880	_	760	mA	t <sub>RC</sub> = Min	1, 2
Standby Current	T		24	_	24	_	24	mA	$\begin{array}{l} {\text{TTL Interface}} \\ {\text{RAS, }} {\text{CAS}} = {\text{V}_{\text{IH}}}, \\ {\text{D}_{\text{out}}} = {\text{High-Z}} \end{array}$	
	I <sub>CC2</sub>	_	12		12	_	12	mA	CMOS Interface $\overline{RAS}$ , $\overline{CAS} \ge V_{CC} - 0.2V$ , $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	960		840	_	740	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>		60	_	60	_	60	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		960	_	840	_	720	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>		920		840	_	720	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	<b>- 10</b>	10	- 10	10	<b>- 10</b>	10	μΑ	$0V \le V_{\text{in}} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{out} \le 7V,$ $D_{out} = Disable$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$High I_{out} = -5 mA$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	88	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	104	pF	1
Input Capacitance (RAS)	C <sub>I3</sub>		57	pF	1
Input Capacitance (CAS)	C <sub>I4</sub>	_	36	pF	1
Output Capacitance (DQ <sub>0-7</sub> , DQ <sub>9-16</sub> , DQ <sub>18-25</sub> , DQ <sub>27-34</sub> )	C <sub>I/O1</sub>	_	17	pF	1, 2
Output Capacitance (DQ <sub>8, 17, 26, 35</sub> )	C <sub>I/O2</sub>	_	22	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

# • AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 5%, V<sub>SS</sub> = 0V)1. 12 Read, Write and Refresh Cycle (Common Parameters)

D	6-1-1	Sumbol HB56D136B-8		HB56D	HB56D136B-10		HB56D136B-12		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	tRC	160		190	_	220		ns	
RAS Precharge Time	t <sub>RP</sub>	70		80	_	90	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	12	_	15	_	15	_	ns	
Column Address Setup Time	tASC	0		0	_	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	45	20	55	20	65	ns	9
RAS Hold Time	tRSH	25	_	25	_	30	_	ns	
CAS Hold Time	t <sub>CSH</sub>	80		100	_	120	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16		16	_	16	ms	15

#### **Read Cycle**

Parameter	C11	HB56D	136B-8	HB56D	136B-10	HB56D	136B-12	TT:4	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	25	_	25	-	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>		40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	trrh	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45		55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	20	0	25	0	30	ns	6

<sup>2.</sup>  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

#### **Write Cycle**

Dogomotos	Cumb at	HB56D136B-8		HB56D136B-10		HB56D136B-12		TI-i4	Niete
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	t <sub>WCS</sub>	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	20		25	_	30	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	20		20	_	25		ns	11

#### **Refresh Cycle**

Parameter	Symbol	HB56E	136B-8	HB56D	136B-10	HB56D	136B-12	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20		25	_	ns	
RAS Precharge to CAS Hold Time	tRPC	15		15		15	_	ns	

#### **Fast Page Mode Cycle**


Parameter	Symbol	HB56D	HB56D136B-8		HB56D136B-10		HB56D136B-12		Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55		55		65	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	20	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50		50		60	ns	14
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	50	_	50	_	60	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
  - 11. These parameters are referenced to CAS leading edge in an early write cycle.
  - 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
  - 13.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of tAA or tCAC or tACP.
  - 15. t<sub>REF</sub> is 1,024 refresh cycles.




## **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



## • Fast Page Mode Read Cycle



## • Fast Page Mode Early Write Cycle



# HB56D136B/S Series

1,048,576-Word x 36-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D136B/SB/BR/SBR/BS/SBS is a 1M x 36 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package and 4 pieces of 1 Mbit DRAM (HM511000JP) sealed in SOJ package (HB56D136B/SB/BR/SBR) or 4 pieces of 1 Mbit DRAM (HM511000ATS) sealed in TSOP package (HB56D136SB/SBS). An outline of the HB56D136B/SB/BR/SBR/BS/SBS is 72-pin single in-line package. Therefore, the HB56D136B/SB/BR/SBR/BS/SBS makes high density mounting possible without surface mount technology. The HB56D136B/SB/BR/SBR/BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ or beside each TSOP but only on the one side of its module board.

#### **■ FEATURES**

72-pin Single In-line Package	
Lead Pitch1.2	27 mm
<ul> <li>Single 5V (±5%) Supply</li> </ul>	
High Speed	

• nign speed

Access Time ......60 ns/70 ns/80 ns/100 ns (max)

Low Power Dissipation

• Fast Page Mode Capability

• 1,024 Refresh Cycle ......(16 ms)

2 Variations of Refresh
 RAS Only Refresh

CAS Before RAS Refresh

TTL Compatible


#### **ORDERING INFORMATION**

Part No.	Access	Package	Contact
	Time		Pad
HB56D136B/BR/BS-6A	60 ns		
HB56D136B/BR/BS-7A	70 ns		
HB56D136B/BR/BS-8A	80 ns	72-pin SIP	G.11
HB56D136B/BR/BS-10A	100 ns	Socket Type	Gold
HB56D136B/BR-8	80 ns		
HB56D136B/BR-10	100 ns		
HB56D136SB/SBR/SBS-6A	60 ns		
HB56D136SB/SBR/SBS-7A	70 ns		
HB56D136SB/SBR/SBS-8A	80 ns	72-pin SIP	6.11
HB56D136SB/SBR/SBS-10A	100 ns	Socket Type	Solder
HB56D136SB/SBR-8	80 ns		
HB56D136SB/SBR-10	100 ns		

# ■ PRESENCE DETECT PINOUT

Pin	Pin		HB56D	136B/SB/	BR/SBR	/BS/SBS	
No.	Name	-6A	-7A	-8A	-10A	-8	-10
67	PD <sub>1</sub>	V <sub>SS</sub>					
68	PD <sub>2</sub>	V <sub>SS</sub>					
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>
70	PD <sub>4</sub>	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>

#### **■ PIN OUT**




	,			,			
Pin No.	Pin	Pin	Pin	Pin	Pin	Pin	Pin
No.	Name	No.	Name	No.	Name	No.	Name
1	V <sub>SS</sub>	19	NC	37	DQ <sub>17</sub>	55	DQ <sub>12</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	DQ35	56	DQ <sub>30</sub>
3	DQ <sub>18</sub>	21	DQ <sub>22</sub>	39	V <sub>SS</sub>	57	DQ <sub>13</sub>
4	$DQ_1$	22	DQ <sub>5</sub>	40	CAS0	58	DQ <sub>31</sub>
5	DQ <sub>19</sub>	23	DQ <sub>23</sub>	41	CAS2	59	$v_{cc}$
6	$DQ_2$	24	DQ <sub>6</sub>	42	CAS3	60	DQ <sub>32</sub>
7	DQ <sub>20</sub>	25	DQ <sub>24</sub>	43	CAS1	61	DQ <sub>14</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>33</sub>
9	DQ <sub>19</sub>	27	DQ <sub>25</sub>	45	NC	63	DQ <sub>15</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ <sub>34</sub>
11	NC	29	NC	47	WE	65	DQ <sub>16</sub>
12	A <sub>0</sub>	30	$v_{cc}$	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>9</sub>	67	PD <sub>1</sub>
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>27</sub>	68	PD <sub>2</sub>
15	A <sub>3</sub>	33	NC	51	DQ <sub>10</sub>	69	PD <sub>3</sub>
16	A <sub>4</sub>	34	RAS2	52	DQ <sub>28</sub>	70	PD <sub>4</sub>
17	A <sub>5</sub>	35	DQ <sub>26</sub>	53	DQ <sub>11</sub>	71	NC
18	A <sub>6</sub>	36	DQ <sub>8</sub>	54	DQ <sub>29</sub>	72	V <sub>SS</sub>

#### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>35</sub>	Data-in/Data-out
CASO-CAS3	Column Address Strobe
RAS0-RAS3	Row Address Strobe
WE	Read/Write Enable
$v_{\rm cc}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	No Connection

#### **■ BLOCK DIAGRAM**




Unit:  $\frac{mm}{inch}$ 


#### HB56D136B/SB



# ·Detail A



# Detail B




Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D136B-XX	Gold
HB56D136SB-XX	Solder

0157-


Unit:  $\frac{mm}{inch}$ 

## • HB56D136BR/SBR




Unit:  $\frac{\text{mm}}{\text{inch}}$ 


#### HB56D136BS/SBS



# Detail A



## Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D136BS-XX	Gold
HB56D136SBS-XX	Solder

0157-8

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	- 1.0 to + 7.0	v
Supply Voltage Relative to V <sub>SS</sub>		V <sub>CC</sub>	- 1.0 to + 7.0	v
Short Circuit Output Cur	rent	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	8	W
Operating Temperature		Topr	0 to + 70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cumulu Valtaga	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4		5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm 5\%$ , V<sub>SS</sub> = 0V)

		HB56D136B/SB/BR/SBR/BS/SBS														
Parameter	Symbol	-6	A	-7.	A	-8.	A	-10	)A	-7	8	-1	0	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	1240	_	1120	_	1000	_	880	-	1000	-	880	mA	$t_{RC} = Min$	1, 2
Standby	$I_{CC2}$	_	24	_	24	-	24	_	24		24	_	24	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CAS}} = \text{V}_{\text{IH}} \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
Current	1002		12		12	_	12	_	12	-	12		12	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	$I_{CC3}$	_	1240	_	1120	_	960	_	840	_	960	_	840	mA	$t_{RC} = Min$	2
Standby Current	$I_{CC5}$	_	60	_	60	_	60		60	_	60	_	60	mA	$\begin{array}{l} \overline{RAS} = V_{IH} \\ \overline{CAS} = V_{IL} \\ D_{out} = Enable \end{array}$	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	1200	-	1080	_	960		840	_	960	_	840	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	1200	_	1080	_	920	_	840	_	920	_	840	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μА	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	Low I <sub>out</sub> = 4.2 mA	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .

# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	88	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	104	pF	1
Input Capacitance (RAS)	C <sub>I3</sub>		57	pF	1
Input Capacitance (CAS)	C <sub>14</sub>	_	36	pF	1
Output Capacitance (DQ <sub>0</sub> -DQ <sub>7</sub> , 9-16, 18-25, 27-34)	C <sub>I/O1</sub>		17	pF	1, 2
Output Capacitance (DQ <sub>8, 17, 26, 35</sub> )	C <sub>I/O2</sub>	_	22	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

 $\bullet$  AC Electrical Characteristics (T\_A = 0 to 70°C, V\_{CC} = 5V  $\pm 5\%,$  V\_SS = 0V)1, 12

Read, Write and Refresh Cycle (Common Parameters)

					HI	356D1	36B/SB/	BR/SI	BR/BS/S	BS					
Parameter	Symbol	-	6A	-	7 <b>A</b>	-	8 <b>A</b>	-1	10A		-8		10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160	_	190	_	160	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50	_	70		80	_	70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	25	10000	25	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	15	_	12	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	20		20		20	_	20		ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	22	55	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	17	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	_	20	_	25	_	25	_	25	_	25		ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100	_	80	_	100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		10		10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	16	_	16	_	16	_	16		16		16	ms	15

# **Read Cycle**

					HI	356D13	6B/SB/	BR/SB	R/BS/S	BS					
Parameter	Symbol	-6	iΑ	-7	'A	-8	BA	-1	0 <b>A</b>		-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70		80		100		80	_	100	ns	2, 3
Access Time from CAS	tCAC	_	20		20	_	25	_	25	_	25	_	25	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40		45	_	40	_	45	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0		0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	t <sub>RRH</sub>	10		10	_	10	_	10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35		40	_	55		40		55	_	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	_	20	_	20	_	20		25		20	_	25	ns	6

#### **Write Cycle**

Parameter		HB56D136B/SB/BR/SBR/BS/SBS													
	Symbol	-6	iΑ	-7	7A	-{	3A	-1	0 <b>A</b>	-	-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0		0	_	0	_	0	_	0		0	_	ns	10
Write Command Hold Time	twch	15	_	15	_	20	_	20	_	20	_	20	_	ns	
Write Command Pulse Width	twp	10		10	_	15	_	20	_	15	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	0	_	0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15	_	15		20	_	20		20	_	20	_	ns	11

#### **Refresh Cycle**

			HB56D136B/SB/BR/SBR/BS/SBS												
Parameter	Symbol	-6	iΑ	-7	7A	-8	3A	-1	0 <b>A</b>	-	-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15		15		20		20	_	20	_	20	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	10	_	10	_	ns	

#### **Fast Page Mode Cycle**

					Н	B56D1	36B/SB/	BR/S	BR/BS/S	BS					
Parameter	Symbol	-6A		-7A			-8A	-	10A		-8	-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	55	_	55	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		10	_	10		10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000	_	100000	_	100000	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45		50	_	50	_	50	_	50	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	_	45		50		50	_	50		50	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- Early write cycle only (t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min)).
- 11. These parameters are referenced to CAS leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
- 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.




## **TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Fast Page Mode Read Cycle



# • Fast Page Mode Early Write Cycle



# HB56D236B Series

#### 2,097,152-Word x 36-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D236B is a 2M x 36 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400JP) sealed in SOJ package and 8 pieces of 1 Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56D236B is 72-pin single in-line package. Therefore, the HB56D236B makes high density mounting possible without surface mount technology. The HB56D236B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the side of its module board.

#### **■ FEATURES**

- Single 5V (±5%) Supply
- High Speed
   Access Time .......80 ns/100 ns/120 ns (max)
   Low Power Dissipation
   Active Mode.....5.57 mW/4.94 mW/4.31 mW (max)
- 1,024 Refresh Cycle ......(16 ms)
- 2 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
- TTL Compatible


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HB56D236B-8	80 ns	
HB56D236B-10	100 ns	72-pin SIP Socket Type
HB56D236B-12	120 ns	Socket Type

#### **■ PRESENCE DETECT PIN OUT**

Pin No.	Pin Name	HB56D236B							
PIII NO.	Pin Name	80 ns	100 ns	120 ns					
67	PD <sub>1</sub>	NC	NC	NC					
68	PD <sub>2</sub>	NC	NC	NC					
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC					
70	PD <sub>4</sub>	V <sub>SS</sub>	$V_{SS}$	NC					

#### PIN OUT




Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin
No.	Name	No.	Name	No.	Name	No.	Name
1	V <sub>SS</sub>	19	NC	37	DQ <sub>17</sub>	55	DQ <sub>12</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	DQ35	56	DQ <sub>30</sub>
3	DQ <sub>18</sub>	21	DQ <sub>22</sub>	39	V <sub>SS</sub>	57	DQ <sub>13</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	CAS <sub>0</sub>	58	DQ31
5	DQ <sub>19</sub>	23	DQ <sub>23</sub>	41	$\overline{\text{CAS}}_2$	59	$v_{cc}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	$\overline{\text{CAS}}_3$	60	DQ <sub>32</sub>
7	DQ <sub>20</sub>	25	DQ <sub>24</sub>	43	$\overline{\text{CAS}}_1$	61	DQ <sub>14</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	$\overline{RAS}_0$	62	DQ33
9	DQ <sub>21</sub>	27	DQ <sub>25</sub>	45	RAS <sub>1</sub>	63	DQ <sub>15</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ <sub>34</sub>
11	NC	29	NC	47	WE	65	DQ <sub>16</sub>
12	A <sub>0</sub>	30	$v_{cc}$	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>9</sub>	67	PD <sub>1</sub>
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>27</sub>	68	PD <sub>2</sub>
15	A <sub>3</sub>	33	RAS <sub>3</sub>	51	DQ <sub>10</sub>	69	PD <sub>3</sub>
16	A <sub>4</sub>	34	RAS <sub>2</sub>	52	DQ <sub>28</sub>	70	$PD_4$
17	A <sub>5</sub>	35	DQ <sub>26</sub>	53	DQ <sub>11</sub>	71	NC
18	A <sub>6</sub>	36	DQ <sub>8</sub>	54	DQ <sub>29</sub>	72	V <sub>SS</sub>

#### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>35</sub>	Data-in/Data-out
$\overline{\text{CAS}}_0 - \overline{\text{CAS}}_3$	Column Address Strobe
$\overline{RAS}_0 - \overline{RAS}_3$	Row Address Strobe
WE	Read/Write Enable
$v_{cc}$	Power ( + 5V)
$ m v_{SS}$	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	Non-Connection

#### **■ BLOCK DIAGRAM**



## **■ PHYSICAL OUTLINES**

Unit: mm



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to	V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Curren	nt	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	12	w
Operating Temperature		T <sub>opr</sub>	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

# ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	$v_{IH}$	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltages referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%$ , V\_SS = 0V)

D	G1 .1	HB56D	236B-8	HB56D	236B-10	HB56D	236B-12	TT14	Total Constitution	NT
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Operating Current	I <sub>CC1</sub>	_	1060	_	940	_	820	mA	t <sub>RC</sub> = Min	1, 2
Standles Course		_	48	_	48	_	48	mA	$\begin{array}{l} \text{TTL Interface} \\ \overline{\text{RAS}}, \overline{\text{CAS}} = \text{V}_{\text{IH}}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
Standby Current	I <sub>CC2</sub>		24	_	24	_	24	mA	$\begin{array}{c} \text{CMOS Interface } \overline{\text{RAS}}, \\ \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - \text{0.2V}, \\ \text{D}_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>		1020		900		800	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	120	_	120	_	120	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		1020	_	900		780	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	980	_	900	_	780	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{c} 0V \leq V_{out} \leq 7V, \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	v <sub>cc</sub>	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less  $\overline{CAS} = V_{IH}$ .



# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	161	pF	1
Input Capacitance (WE)	C <sub>I2</sub>	_	193	pF	1
Input Capacitance (RAS, CAS)	C <sub>I3</sub>		62	pF	1
Output Capacitance (DQ <sub>0-7</sub> , DQ <sub>9-16</sub> , DQ <sub>18-25</sub> , DQ <sub>27-34</sub> )	C <sub>I/O1</sub>	_	29	pF	1, 2
Output (DQ <sub>8, 17, 26, 35</sub> )	C <sub>I/O2</sub>	_	39	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

# $\bullet$ AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm 5$ %, V<sub>SS</sub> = 0V)1, 12

## Read, Write and Refresh Cycle (Common Parameters)

D	6 1 1	HB56D	236B-8	HB56D	236B-10	HB56D	236B-12	***	N7 .
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	160	_	190	_	220	_	ns	
RAS Precharge Time	t <sub>RP</sub>	70	_	80	_	90		ns	
RAS Pulse Width	tras	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	12	_	15	_	15		ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0		0	_	ns	
Column Address Hold Time	tCAH	20	_	20	_	25		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	45	20	55	20	65	ns	9
RAS Hold Time	t <sub>RSH</sub>	25		25	_	30		ns	
CAS Hold Time	tCSH	80	_	100	_	120		ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>		16	_	16	_	16	ms	15

## **Read Cycle**

Parameter	Symbol	HB56E	236B-8	HB56D	236B-10	HB56D	236B-12	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Omt	Note
Access Time from RAS	tRAC	_	80	_	100	_	120	ns	2, 3
Access Time from CAS	tCAC	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>		40	_	45	_	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	_	0		0	_	ns	
Read Command Hold Time to RAS	tRRH	10		10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45	_	55		ns	
Output Buffer Turn-off Time	tOFF	0	20	0	25	0	30	ns	6

<sup>2.</sup>  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

#### **Write Cycle**

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Cint	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	twch	20		25		30	_	ns	
Write Command Pulse Width	twp	15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data-in Hold Time	t <sub>DH</sub>	20		20	_	25	_	ns	11

#### **Refresh Cycle**

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Cint	14010
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	_	20	_	25		ns	
RAS Precharge to CAS Hold Time	tRPC	15	_	15	_	15		ns	

#### **Fast Page Mode Cycle**


Powerstan	Sumb at	HB56D236B-8		HB56D	236B-10	HB56D236B-12		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Om	Note
Fast Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65		ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10		20	_	ns	
Fast Page Mode RAS Pulse Width	tRASC	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	tRHCP	50		50	_	60		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. V<sub>IH</sub> (min) and V<sub>II</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
  - 11. These parameters are referenced to CAS leading edge in an early write cycle.
  - 12. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
  - 13. t<sub>RASC</sub> defines RAS pulse width in fast page mode cycles.
  - 14. Access time is determined by the longer of tAA or tCAC or tACP.
  - 15. t<sub>REF</sub> defines is 1,024 refresh cycles.




## **TIMING WAVEFORMS**


## • Read Cycle




# • Early Write Cycle




# • RAS Only Refresh Cycle




# • TAS Before RAS Refresh Cycle



## • Fast Page Mode Read Cycle



# • Fast Page Mode Early Write Cycle



# HB56D236B/SB Series

2,097,152-Word x 36-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56D236B/SB/BS/SBS is a 2M x 36 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package and 8 pieces of 1 Mbit DRAM (HM511000JP) sealed in SOJ package (HB56D236B/SB or 8 pieces of 1 Mbit DRAM (HM511000ATS) sealed in TSOP package (HB56D236SB/SBS). An outline of the HB56D236B/SB/BS/SBS is 72-pin single in-line package. Therefore, the HB56D236B/SB/BS/SBS makes high density mounting possible without surface mount technology. The HB56D236B/SB/SB/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ or beside each TSOP but only on the one side of its module board.

#### **■ FEATURES**

- Single 5V (±5%) Supply
- · High Speed

Access Time ......60 ns/70 ns/80 ns/100 ns (max)

Low Power Dissipation

- Fast Page Mode Capability
- 1,024 Refresh Cycle ......(16 ms)
- 2 Variations of Refresh

RAS Only Refresh

CAS Before RAS Refresh

TTL Compatible


#### **■ ORDERING INFORMATION**

		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
Part No.	Access Time	Package	Contact Pac	
HB56D236B/BS-6A	60 ns			
HB56D236B/BS-7A	70 ns			
HB56D236B/BS-8A	80 ns	72-pin	C-14	
HB56D236B/BS-10A	100 ns	SIP Socket Type	Gold	
HB56D236B-8	80 ns			
HB56D236B-10	100 ns			
HB56D236SB/SBS-6A	60 ns			
HB56D236SB/SBS-7A	70 ns			
HB56D236SB/SBS-8A	80 ns	72-pin	C-14	
HECCD236SB/SBS-10A	100 ns	SIP Socket Type	Solder	
HB56D236SB-8	80 ns			
HB56D236SB-10	100 ns			
		L	L	

#### **■ PRESENCE DETECT PINOUT**

Pin	Pin	HB56D236B/SB/BS/SBS								
No.	Name	-6A	-7A	-8A	-10A	-8	-10			
67	PD1	NC	NC	NC	NC	NC	NC			
68	PD2	NC	NC	NC	NC	NC	NC			
69	PD3	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>			
70	PD4	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			

#### ■ PIN OUT




	T		·				г
Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin
No.	Name	No.	Name	No.	Name	No.	Name
1	V <sub>SS</sub>	19	NC	37	DQ <sub>17</sub>	55	DQ <sub>12</sub>
2	DQ <sub>0</sub>	20	DQ <sub>4</sub>	38	DQ <sub>35</sub>	56	DQ <sub>30</sub>
3	DQ <sub>18</sub>	21	DQ <sub>22</sub>	39	V <sub>SS</sub>	57	DQ <sub>13</sub>
4	$DQ_1$	22	DQ <sub>5</sub>	40	CAS0	58	DQ <sub>31</sub>
5	DQ <sub>19</sub>	23	DQ <sub>23</sub>	41	CAS2	59	$v_{cc}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	CAS3	60	DQ <sub>32</sub>
7	DQ <sub>20</sub>	25	DQ <sub>24</sub>	43	CAS1	61	DQ <sub>14</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>33</sub>
9	DQ <sub>21</sub>	27	DQ <sub>25</sub>	45	RAS1	63	DQ <sub>15</sub>
10	$v_{cc}$	28	A <sub>7</sub>	46	NC	64	DQ <sub>34</sub>
11	NC	29	NC	47	WE	65	DQ <sub>16</sub>
12	$\mathbf{A}_{0}$	30	$v_{cc}$	48	NC	66	NC
13	$A_1$	31	A <sub>8</sub>	49	DQ <sub>9</sub>	67	PD1
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>27</sub>	68	PD2
15	A <sub>3</sub>	33	RAS3	51	DQ <sub>10</sub>	69	PD3
16	A <sub>4</sub>	34	RAS2	52	DQ <sub>28</sub>	70	PD4
17	A <sub>5</sub>	35	DQ <sub>26</sub>	53	DQ <sub>11</sub>	71	NC
18	A <sub>6</sub>	36	DQ <sub>8</sub>	54	DQ <sub>29</sub>	72	V <sub>SS</sub>

#### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>35</sub>	Data-in/Data-out
CASO-CAS3	Column Address Strobe
RASO-RAS3	Row Address Strobe
WE	Read/Write Enable
v <sub>cc</sub>	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	No Connection


#### **■ BLOCK DIAGRAM**



#### **■ PHYSICAL OUTLINE**

Unit:  $\frac{mm}{inch}$ 


#### • HB56D236B/SB



# ■ PHYSICAL OUTLINE (continued)

Unit:  $\frac{mm}{inch}$ 

#### HB56D236BS/SBS



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin	(Input)	V <sub>in</sub>	-1.0  to  +7.0	v
Relative to V <sub>SS</sub>	(Output)	V <sub>out</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to	V <sub>SS</sub>	V <sub>CC</sub>	-1.0  to  +7.0	v
Short Circuit Output Cur	ent	I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	8	w
Operating Temperature		Topr	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	- 55 to + 125	°C

# ■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cl. Valta	V <sub>SS</sub>	0	0	0	v	
Supply Voltage	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	v	1

Note: 1. All voltage referenced to VSS.

 $\bullet$  DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm$  5%, V\_{SS} = 0V)

***************************************						HB56l	D236B	/SB/B	S/SBS							
Parameter	Symbol	-6	A	-7.	A	-8	A	-10	)A		8	-1	.0	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	1300		1180		1060	_	940	_	1060	_	940	mA	t <sub>RC</sub> = Min	1, 2
Standby	$I_{CC2}$		48	_	48	1	48		48	_	48	_	48	mA	$\begin{array}{l} \label{eq:TTL Interface} \\ \overline{RAS}, \overline{CAS} = V_{IH} \\ D_{out} = High-Z \end{array}$	
Current	1002	_	24	_	24	_	24	_	24	_	24	_	24	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	1300	_	1180	-	1020	_	900	_	1020	_	900	mA	$t_{RC} = Min$	2
Standby Current	I <sub>CC5</sub>	_	120	_	120	_	120	_	120	_	120		120	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	1260	-	1140	_	1020	_	900	_	1020	_	900	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	_	1260	-	1140	_	980	_	900	_	980	_	900	mA	$t_{PC} = Min$	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{\rm in} \leq 7V \\ D_{\rm out} = {\rm Disable} \end{array}$	
Output High Voltage	v <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	$v_{OL}$	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	v	$Low I_{out} = 4.2 \text{ mA}$	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ . 3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .

• Capacitance ( $T_A = 25$ °C,  $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address)	C <sub>I1</sub>	_	161	pF	1
Input Capacitance (WE)	C <sub>12</sub>	_	193	pF	1
Input Capacitance (RAS, CAS)	C <sub>I3</sub>	_	62	pF	1
Output Capacitance (DQ <sub>0-7</sub> , 9-16, 18-25, 27-34)	C <sub>I/O1</sub>	_	29	pF	1, 2
Output Capacitance (DQ <sub>8, 17, 26, 35</sub> )	C <sub>I/O2</sub>	_	39	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm 5\%$ , V<sub>SS</sub> = 0V)1, 12 Read, Write and Refresh Cycle (Common Parameters)

			HB56D236B/SB/SBS												
Parameter	Symbol	-	6A	-	7 <b>A</b>	-	8A	-]	l0A		-8		10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	_	130	_	160	_	190		160	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	50	_	50		70	_	80	_	70	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	10000	20	10000	25	10000	25	10000	25	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10		12	_	15	_	12	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15		20	_	20		20		20		ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	22	55	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	17	40	20	55	ns	9
RAS Hold Time	tRSH	20	_	20	_	25	_	25		25	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80		100		80		100	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		10	_	10		10	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	_	16	_	16	_	16	ms	15

## **Read Cycle**

						HB5	6D236B	/SB/BS	S/SBS						
Parameter	Symbol	-6	iΑ	-7	'A	-8	-8A		-10A		8	-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80	_	100	_	80	_	100	ns	2, 3
Access Time from CAS	tCAC		20	_	20	_	25	_	25	_	25	_	25	ns	3, 4
Access Time from Address	t <sub>AA</sub>	_	30	_	35		40		45		40	_	45	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	<sup>t</sup> RCH	0	_	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	10	_	10		10		10	_	10	_	10	_	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30		35	_	40		55	_	40	_	55	_	ns	
Output Buffer Turn-off Time	tOFF	_	20	_	20	_	20	_	25	_	20	_	25	ns	6

#### **Write Cycle**

	Symbol	HB56D236B/SB/BS/SBS													
Parameter		-6A		-7A		-8	-8A		-10A		-8	-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0		0	_	0		0	_	0		0		ns	10
Write Command Hold Time	twch	15	_	15		20	_	20	_	20	_	20		ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	15	_	20		15	_	20		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		0		0		0		0		ns	11
Data-in Hold Time	t <sub>DD</sub>	15		15	_	20	_	20	_	20	_	20		ns	11

#### Refresh Cycle

			HB56D236B/SB/BS/SBS												
Parameter	Symbol	-6	iΑ	-7	A	-8	3A	-1	0 <b>A</b>	-	-8	-	10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	15	_	20		20	_	20	_	20	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10	_	10	_	10	_	ns	

#### **Fast Page Mode Cycle**

						HB	56D236B	/SB/E	S/SBS						
Parameter	Symbol		-6A		-7 <b>A</b>		-8A	-	10A		-8		-10	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55		55	_	55		55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	10	_	10		ns	
Fast Page Mode RAS Pulse Width	t <sub>RASC</sub>	_	100000		100000	_	100000	_	100000	_	100000	_	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	_	40	_	45	_	50	_	50		50	_	50	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50	_	50	_	50	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10. Early write cycle only  $(t_{WCS} \ge t_{WCS} \text{ (min)})$ .
- 11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle.
- 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refrersh).
- 13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycles.
- 14. Access time is determined by the longer of tAA or tCAC or tACP.
- 15. t<sub>REF</sub> is determined by 1,024 refresh cycles.



# **■ TIMING WAVEFORMS**

# • Read Cycle




# HB56D236B/SB Series • Early Write Cycle trc tras RAS tΤ tRCD trsh tRP tCSH **tCRP** tcas task CAS tcah **trad tral** Address Column Row twcr twch twcs twp WE ton. **t**DHR tos Valid Dout Input High-Z Din




: Don't care

0158-8

# • RAS Only Refresh Cycle



# • CAS Before RAS Refresh Cycle




## • Fast Page Mode Read Cycle trasc **TRHCP** RAS tcsH **tPC** tRSH tRCD tcas tcas tcas tCRP CAS **trad** tcp **tral** trah CAH **ţCAH** tasr tASC tasc tasc Column 2 Address Row Column 1 Column N **trcs trch** WE **tcac** tCAC **t**ACP **t**ACP toff toff toff Dout Valid Valid Valid Output 2 **Output N** Output 1 **trac** High-Z Din

: Don't care

0158-11

## • Fast Page Mode Early Write Cycle



# HB56A140 Series

## 1,048,576-Word x 40-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56A140B/SB is a 1M x 40 dynamic RAM module. mounted 10 pieces of 4 Mbit DRAM (HM514400AS) sealed in SOJ package. An outline of the HB56A140B/SB is a 72-pin single in-line package. Therefore, the HB56A140B/ SB makes high density mounting possible without surface mount technology. The HB56A140B/SB provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ.

## **■ FEATURES**

• 72-pin Single In-line Package Lead Pitch
• Single 5V (±5%) Supply
High Speed
Access Time60 ns/70 ns/80 ns/100 ns (max)
Low Power Dissipation
Operation
4200 mW (max)
Standby
Fast Page Mode Capability

- 1,024 Refresh Cycles ......(16 ms)
- · 2 Variations of Refresh RAS Only Refresh CAS Before RAS Refresh
- TTL Compatible


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package	Contact Pad
HB56A140B-6A	60 ns		
HB56A140B-7A	70 ns	72-pin SIP	Cald
HB56A140B-8A	80 ns	Socket Type	Gold
HB56A140B-10A	100 ns		
HB56A140SB-6A	60 ns		
HB56A140SB-7A	70 ns	72-pin SIP	C-13
HB56A140SB-8A	80 ns	Socket Type	Solder
HB56A140SB-10A	100 ns		

## ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>39</sub>	Data-in/Data-out
CAS	Column Address Strobe
RAS	Row Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
$v_{ m DD}$	Power Supply ( + 5V)
V <sub>SS</sub>	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

#### **■ PIN OUT**




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	ŌĒ	37	DQ <sub>33</sub>	55	DQ <sub>11</sub>
2	DQ <sub>0</sub>	20	DQ <sub>4</sub>	38	DQ <sub>35</sub>	56	DQ <sub>27</sub>
3	DQ <sub>16</sub>	21	DQ <sub>20</sub>	39	V <sub>SS</sub>	57	DQ <sub>12</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	NC	58	DQ <sub>28</sub>
5	DQ <sub>17</sub>	23	DQ <sub>21</sub>	41	CAS	59	$v_{DD}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	NC	60	DQ <sub>29</sub>
7	DQ <sub>18</sub>	25	DQ <sub>22</sub>	43	NC	61	DQ <sub>13</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS	62	DQ <sub>30</sub>
9	DQ <sub>19</sub>	27	DQ <sub>23</sub>	45	NC	63	DQ <sub>14</sub>
10	$v_{DD}$	28	A <sub>7</sub>	46	DQ <sub>37</sub>	64	DQ <sub>31</sub>
11	NC	29	DQ <sub>36</sub>	47	WE	65	DQ <sub>15</sub>
12	A <sub>0</sub>	30	$v_{DD}$	48	GND	66	DQ <sub>38</sub>
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>8</sub>	67	PD1
14	A <sub>2</sub>	32	A9	50	DQ <sub>24</sub>	68	PD2
15	A <sub>3</sub>	33	NC	51	DQ <sub>9</sub>	69	PD3
16	A <sub>4</sub>	34	NC	52	DQ <sub>25</sub>	70	PD4
17	A <sub>5</sub>	35	DQ <sub>34</sub>	53	DQ <sub>10</sub>	71	DQ39
18	A <sub>6</sub>	36	DS <sub>36</sub>	54	DQ <sub>26</sub>	72	V <sub>SS</sub>

## **■ PRESENCE DETECT PINOUT**


D: N.	Jo Pin		HB56A140B/SB							
Pin No.	Name	-6A	-7 <b>A</b>	-8A	-10A					
67	PD1	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$v_{ss}$					
68	PD2	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>					
69	PD3	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>					
70	PD4	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>					

#### **■ BLOCK DIAGRAM**



#### **■ PACKAGE OUTLINE**

Unit:  $\frac{mm}{inch}$ 



Note: Following the specification of the contact pad.

Part No.	Contact Pad
HB56A140B-XXA	Gold
HB56A140SB-XXA	Solder

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	v <sub>T</sub>	-1.0  to  +7.0	v
Supply Voltage Relative to V <sub>SS</sub>	$v_{cc}$	- 1.0 to + 7.0	v
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	10	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C

## **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.75	5.0	5.25	v	1
Input High Voltage	V <sub>IH</sub>	2.4		5.5	V	1
Input Low Voltage	$v_{IL}$	- 1.0	_	0.8	V	1

Note: 1. All voltage referenced to VSS.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_{SS} = 0V)

		•										
					HB56A	140B/SB						
Parameter	Symbol	-6	A	-7	A	-8	A	-10	)A	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	1100	_	1000		900		800	mA	t <sub>RC</sub> = min	1, 2
Standby Current	T	_	20	_	20	-	20	_	20	mA	$\begin{array}{l} \begin{array}{l} TTL \text{ Interface} \\ \hline RAS, \overline{CAS} = V_{IH} \\ D_{out} = High Z \end{array}$	
Standoy Current	I <sub>CC2</sub>		10	_	10	_	10		10	mA	$\begin{array}{l} \underline{\text{CMOS Interface}} \\ \overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2V \\ D_{\text{out}} = \text{High-Z} \end{array}$	
RAS Only Refresh Current	I <sub>CC3</sub>	_	1100	_	1000	_	900	_	800	mA	t <sub>RC</sub> = min	2
Standby Current	I <sub>CC5</sub>	_	50	_	50		50		50	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>		1100	_	1000	_	900	_	800	mA	t <sub>RC</sub> = min	
Fast Page Mode Current	I <sub>CC7</sub>	_	1100	_	1000	_	900	_	800	mA	t <sub>PC</sub> = min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm IN} \le 7V$	
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$ \begin{array}{l} 0V \leq V_{\rm OUT} \leq 7V \\ D_{\rm out} = {\rm Disable} \end{array} $	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	V	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{ mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three  $\underline{\text{times}}$  while  $\overline{\text{RAS}} = V_{\text{IL}}$ .

3. Address can be changed  $\leq 1$  time while  $\overline{CAS} = V_{IH}$ .

# $\bullet$ Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V $\pm 5\%$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input Capacitance (Address A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>	_	90	pF	1
Input Capacitance (WE, OE)	C <sub>I2</sub>	_	90	pF	1
Input Capacitance (RAS, CAS)	C <sub>I3</sub>	_	90	pF	1
Input/Output Capacitance (DQ <sub>0</sub> to DQ <sub>39</sub> )	C <sub>I/O1</sub>	_	20	pF	1

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 5%, V<sub>SS</sub> = 0V)1. 14, 15, 16 Read, Write and Refresh Cycle (Common Parameters)

AND THE RESERVE OF THE PARTY OF					HB56A	140B/SB					
Parameter	Symbol	-	6A	-	7 <b>A</b>	-	8 <b>A</b>	-1	10 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130		150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	60		70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	15	_	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	15		20	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	100		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		10	_	ns	
OE to Din Delay Time	todd	15	_	20		20	_	25	_	ns	
OE Delay Time from Din	t <sub>DZO</sub>	0		0		0		0	_	ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	0	_	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	
Refresh Period	t <sub>REF</sub>	_	16	_	16		16	_	16	ms	

# **Read Cycle**

Parameter	Symbol	-6	óΑ	-7	7A	-8	3A	-1	0 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80		100	ns	2, 3, 17
Access Time from CAS	tCAC	_	15	_	20		20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>	_	30	_	35	_	40	_	45	ns	3, 4, 13, 16
Access Time from OE	toac		15	_	20	_	20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	0		0	_	ns	
Read Command Hold Time to CAS	tRCH	0	_	0		0	_	0	_	ns	
Read Command Hold Time to RAS	tRRH	0	l –	0	_	0		0	_	ns	
Column Address to RAS Lead Time	tRAL	30		35	_	40	_	45		ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	20	0	20	0	20	ns	6
Output Buffer Turn-off Time to OE	t <sub>OFF2</sub>	0	15	0	20	0	20	0	20	ns	6
CAS to Din Delay Time	t <sub>CDD</sub>	15	_	20	_	20		25	_	ns	

## **Write Cycle**

			HB56A140B/SB									
Parameter	Symbol	-6	iΑ	-7	7 <b>A</b>	-{	3A	-1	0 <b>A</b>	Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max			
Write Command Setup Time	twcs	0	_	0		0		0	_	ns	10	
Write Command Hold Time	twcH	15	_	15	_	15	-	20	_	ns		
Write Command Pulse Width	twp	10	_	10		10	_	20	_	ns		
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	20	_	20	_	25	_	ns		
Write Command to CAS Lead Time	t <sub>CWL</sub>	15		20	_	20	_	25		ns		
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0		ns	11	
Data-in Hold Time	t <sub>DH</sub>	15		15	_	15	_	20	_	ns	11	

# **Read-Modify-Write Cycle**

			HB56A140B/SB									
Parameter	Symbol	-(	6A	-7	7 <b>A</b>	-8	BA.	-1	0 <b>A</b>	Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max			
Read-Write Cycle Time	tRWC	150	_	180	_	200		245	_	ns		
RAS to WE Delay Time	t <sub>RWD</sub>	80		95		105	_	135	_	ns	10	
CAS to WE Delay Time	t <sub>CWD</sub>	35	_	45		45	_	60		ns	10	
Column Address to WE Delay Time	t <sub>AWD</sub>	50	_	60	<u> </u>	65	_	80		ns	10	
OE Hold Time from WE	t <sub>OEH</sub>	15	_	20		20	_	25	_	ns		

# Refresh Cycle

Parameter	Symbol	HB56A140B/SB									
		-6A		-7A		-8A		-10A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10		10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10		10	_	10	_	10		ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	_	ns	

# Fast Page Mode Cycle

		HB56A140B/SB									
Parameter	Symbol	-6A		-7A		-8A		-10A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	45	_	50		55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	-	ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000		100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	t <sub>ACP</sub>	_	35	_	40	_	45	_	50	ns	13, 17
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	35	_	40		45	_	50	_	ns	
Fast Page mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	80	_	95	_	100		110		ns	

#### **Test Mode Cycle**

Parameter	Symbol	HB56A140B/SB									
		-6A		-7A		-8A		-10A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	tws	0	_	0	_	0	_	0	_	ns	
Test Mode WE Hold Time	twH	10	_	10	_	10	_	10		ns	


Notes:

- 1. AC measurements assume  $t_T = 5$  ns.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{AWD} \ge t_{AWD}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
- 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycle.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles are required.
- 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
- 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits ... CA0. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is low level. Data output pin is I/O<sub>3</sub> and data input pin is I/O<sub>2</sub>. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
- 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




## **■ TIMING WAVEFORMS**


# • Read Cycle




# • Early Write Cycle




# • Delayed Write Cycles




## • Read-Modify-Write Cycle




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




## • Fast Page Mode Read Cycle



# • Fast Page Mode Early Write Cycle




## • Fast Page Mode Delayed Write Cycle




923


## • Fast Page Mode Read-Modify-Write Cycle




#### • TEST MODE CYCLE




# • (1) Test Mode Set Cycle



## • (2) Test Mode Reset Cycle CAS Before RAS Refresh Cycle



## **RAS** Only Refresh Cycle



# HB56A240 Series

## 2.097,152-Word x 40-Bit High Density Dynamic RAM Module

#### **■ DESCRIPTION**

The HB56A240B/SB is a 2M x 40 dynamic RAM module, mounted 20 pieces of 4 Mbit DRAM (HM514400AS) sealed in SOJ package. An outline of the HB56A240B/SB is a 72-pin single in-line package. Therefore, the HB56A240B/SB makes high density mounting possible without surface mount technology. The HB56A240B/SB provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ but only on the one side of its module board.

## **■ FEATURES**

72-pin Single In-line Package     Lead Pitch
• Single 5V ( $\pm$ 5%) Supply • High Speed
Access Time 60 ns/70 ns/80 ns/100 ns (max)  • Low Power Dissipation
Operation
Standby

- Fast Page Mode Capability
- 1,024 Refresh Cycles .....(16 ms)
- 2 Variations of Refresh
   RAS Only Refresh
   CAS Before RAS Refresh
- TTL Compatible


## **■ ORDERING INFORMATION**

Part No.	Access Time	Package	Contact Pad
HB56A240B-6A	60 ns		
HB56A240B-7A	70 ns	72-pin SIP	0.11
HB56A240B-8A	80 ns	Socket Type	Gold
HB56A240B-10A	100 ns		
HB56A240SB-6A	60 ns		
HB56A240SB-7A	70 ns	72-pin SIP	g 11
HB56A240SB-8A	80 ns	Socket Type	Solder
HB56A240SB-10A	100 ns		

## **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>8</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>39</sub>	Data-in/Data-out
CASO, CASI	Column Address Strobe
RASO, RASO	Row Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
$v_{ m DD}$	Power Supply ( + 5V)
$v_{ss}$	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

#### **■ PINOUT**




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	ŌĒ	37	DQ <sub>33</sub>	55	DQ <sub>11</sub>
2	$DQ_0$	20	DQ <sub>4</sub>	38	DQ <sub>35</sub>	56	DQ <sub>27</sub>
3	DQ <sub>16</sub>	21	DQ <sub>20</sub>	39	V <sub>SS</sub>	57	DQ <sub>12</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	NC	58	DQ <sub>28</sub>
5	DQ <sub>17</sub>	23	DQ <sub>21</sub>	41	CAS0	59	$v_{DD}$
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	CAS1	60	DQ <sub>29</sub>
7	DQ <sub>18</sub>	25	DQ <sub>22</sub>	43	NC	61	DQ <sub>13</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	RAS0	62	DQ <sub>30</sub>
9	DQ <sub>19</sub>	27	DQ <sub>23</sub>	45	RAS1	63	DQ <sub>14</sub>
10	$v_{DD}$	28	A <sub>7</sub>	46	DQ37	64	DQ <sub>31</sub>
11	NC	29	DQ36	47	WE	65	DQ <sub>15</sub>
12	$A_0$	30	$v_{DD}$	48	GND	66	DQ38
13	<b>A</b> <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>8</sub>	67	PD1
14	A <sub>2</sub>	32	<b>A</b> 9	50	DQ <sub>24</sub>	68	PD2
15	A <sub>3</sub>	33	NC	51	DQ <sub>9</sub>	69	PD3
16	A <sub>4</sub>	34	NC	52	DQ <sub>25</sub>	70	PD4
17	A <sub>5</sub>	35	DQ <sub>34</sub>	53	DQ <sub>10</sub>	71	DQ39
18	A <sub>6</sub>	36	DS <sub>36</sub>	54	DQ <sub>26</sub>	72	V <sub>SS</sub>

#### ■ PRESENCE DETECT PINOUT

Din Ma	No. Pin	HB56A240B/SB								
PIII NO.	Name	-6A	-7A	-8A	-10A					
67	PD1	NC	NC	NC	NC					
68	PD2	NC	NC	NC	NC					
69	PD3	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>					
70	PD4	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>					


#### **■ BLOCK DIAGRAM**



\* D0 to D9: HM514400AS

## **PHYSICAL OUTLINE**

Unit:  $\frac{mm}{inch}$ 



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to VSS	v <sub>T</sub>	-1.0  to  +7.0	v	
Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	- 1.0 to + 7.0	v	
Short Circuit Output Current	I <sub>out</sub>	50	mA	
Power Dissipation	$P_{T}$	10	W	
Operating Temperature	T <sub>opr</sub>	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

## **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.75	5.0	5.25	v	1
Input High Voltage	$v_{IH}$	2.4		5.5	v	1
Input Low Voltage	$v_{IL}$	- 1.0		0.8	v	1

Note: 1. All voltage referenced to VSS.

## $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 5\%,$ V\_{SS} = 0V)

					HB56A2	240B/SB						
Parameter	Symbol	-6	A	-7A		A -8A		-10	)A	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	_	1150	_	1050		950		850	mA	$t_{RC} = Min$	1, 2
Standby Current	T	_	40	_	40		40	_	40	mA	$\begin{array}{l} {\text{TTL Interface}} \\ {\text{RAS, CAS}} = {\text{V}_{\text{IH}}} \\ {\text{D}_{\text{out}}} = {\text{High-Z}} \end{array}$	
Standoy Current	I <sub>CC2</sub>	_	20		20	_	20		$\begin{array}{c cccc} - & 20 & mA & \frac{CMOS \ Interface}{RAS, CAS} \geq V_{CC} - 0.2V \\ D_{out} = High-Z \end{array}$			
RAS Only Refresh Current	$I_{CC3}$		1150	_	1050	_	950	_	850	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	_	100	_	100	_	100	_	100	mA		1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	_	1150	_	1050	_	950	_	850	mA	t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	_	1150	_	1050	_	950	_	850	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$0V \le V_{\rm in} \le 7V$	
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ	$\begin{array}{l} 0V \leq V_{out} \leq 7V \\ D_{out} = Disable \end{array}$	
Output High Voltage	V <sub>OH</sub>	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	2.4	$v_{cc}$	v	$I_{\text{out}} = -5 \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	v	$I_{out} = 4.2 \mathrm{mA}$	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

## • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5V \pm 5$ %)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address A <sub>0</sub> -A <sub>9</sub> )	C <sub>I1</sub>	_	140	pF	1
Input Capacitance (WE, OE)	C <sub>I2</sub>	_	160	pF	1
Input Capacitance (RAS, CAS)	C <sub>I4</sub>	_	90	pF	1
Input/Output Capacitance (DQ <sub>0</sub> to DQ <sub>39</sub> )	C <sub>I/O1</sub>	_	25	pF	1

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .

• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 5%, V<sub>SS</sub> = 0V)1. 14, 15, 16 Read, Write and Refresh Cycles (Common Parameters)

					HB56A	240B/SI	3				
Parameter	Symbol	-	6 <b>A</b>	-	-7A		-8A		10A	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	130		150	_	180	_	ns	
RAS Precharge Time	t <sub>RP</sub>	40		50	_	60		70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	100000	ns	
CAS Pulse Width	t <sub>CAS</sub>	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	15	_	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15	_	15		20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t <sub>RSH</sub>	15		20	_	20	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	60		70	_	80		100	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10	_	10	_	ns	
OE to Din Delay Time	todd	15	_	20	_	20	_	25	_	ns	
OE Delay Time from D <sub>in</sub>	t <sub>DZO</sub>	0		0	_	0	_	0	_	ns	
CAS Setup Time from Din	t <sub>DZC</sub>	0		0	_	0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	
Refresh Period	t <sub>REF</sub>		16		16		16		16	ms	

#### • Read Cycle

					HB56A2	240B/SB					
Parameter	Symbol	-6	-6A		-7A		-8A		0 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	tRAC	_	60	_	70	_	80		100	ns	2, 3, 17
Access Time from CAS	tCAC		15	_	20	_	20	_	25	ns	3, 4, 13
Access Time from Address	t <sub>AA</sub>		30	_	35	_	40	_	45	ns	3, 4, 13, 16
Access Time from $\overline{\text{OE}}$	tOAC	_	15	_	20		20	_	25	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to CAS	tRCH	0		0	_	0	_	0		ns	
Read Command Hold Time to RAS	trrh	0	_	0	_	0	_	0	_	ns	
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45	_	ns	
Output Buffer Turn-off Time	t <sub>OFF1</sub>	0	15	0	20	0	20	0	20	ns	6
Output Buffer Turn-off Time to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	15	0	20	0	20	0	20	ns	6
CAS to Din Delay Time	$t_{\mathrm{CDD}}$	15		20	_	20	_	25	_	ns	

## • Write Cycle

			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								
Parameter	Symbol	-6	-6A		-7A		-8A		0 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	twcs	0	_	0	_	0	_	0		ns	10
Write Command Hold Time	twcH	15	_	15	_	15	_	20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10		10		10	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	20	_	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15		20		20	_	25	_	ns	
Data-in Setup Time	$t_{DS}$	0		0	_	0		0		ns	11
Data-in Hold Time	t <sub>DH</sub>	15		15		15	_	20	_	ns	11

## • Read-Modify-Write Cycle

			HB56A240B/SB								
Parameter	Symbol	-6	δ <b>A</b>	-7	'A	-8	3A	-1	0 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	tRWC	150		180	_	200		245		ns	
RAS to WE Delay Time	t <sub>RWD</sub>	80	_	95		105	_	135	_	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	35		45	_	45		60	_	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	50	_	60	_	65		80	_	ns	10
OE Hold Time from WE	t <sub>OEH</sub>	15	_	20	_	20		25	_	ns	

## • Refresh Cycle

			HB56A240B/SB									
Parameter	Symbol	-6A		-7A		-8A		-10A		Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max			
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10		10	_	10		10	_	ns		
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	10	_	ns		
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	10	I –	ns		

## • Fast Page Mode Cycle

Parameter	Symbol		-6A		-7A		-8 <b>A</b>	-	10 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	40	_	45		50	_	55	_	ns	
Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	10	_	10	_	ns	
Fast Page Mode RAS Pulse Width	tRASC		100000		100000	_	100000	_	100000	ns	12
Access Time from CAS Precharge	tACP	_	35	_	40	_	45		50	ns	13, 17
$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	t <sub>RHCP</sub>	35	_	40	_	45		50	_	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	80	_	95	_	100	_	110	_	ns	

#### Test Mode Cycle


			HB56A240B/SB								
Parameter	Symbol	-6	iΑ	-7	7A	-8	3A	-1	0 <b>A</b>	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	1	
Test Mode WE Setup Time	tws	0		0	_	0		0	_	ns	
Test Mode WE Hold Time	twH	10	_	10	_	10	_	10	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VII. (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 10. twcs, tRwD, tcwD, tAwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of condition is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to CAS leading in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
  - 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycle.
  - 13. Access time is determined by the longer of tAA or tCAC or tACP.
  - 14. An initial pulse of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$  before  $\overline{RAS}$  refresh
  - 15. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
  - 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits ... CA0. This test mode operation can be performed by  $\overline{WE}$  and  $\overline{CAS}$  before  $\overline{RAS}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is low level. Data output pin is I/O3 and data input pin is I/O2. In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
  - 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




## **■ TIMING WAVEFORMS**


## • Read Cycle




## • Early Write Cycle




## • Delayed Write Cycles




## • Read-Modify-Write Cycle




## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Fast Page Mode Read Cycle




## • Fast Page Mode Early Write Cycle




## • Fast Page Mode Delayed Write Cycle




#### • Fast Page Mode Read-Modify-Write Cycle




## • TEST MODE CYCLE




## • (1) Test Mode Set Cycle



## • (2) Test Mode Reset Cycle CAS Before RAS Refresh Cycle



## **RAS** Only Refresh Cycle



# Section 5 Video RAM

5



# HM63021 Series

#### 2048-Word x 8-Bit Line Memory

#### **■ DESCRIPTION**

HM63021 is a 2048-word x 8-bit static Serial Access Memory (SAM) with separate data inputs and outputs. Since it has an internal address counter, no external address signal is required and internal addresses are scanned serially. Using five different address scan modes, it is applicable to FIFO memories, double-speed conversions, 1H delay lines and 1H/2H delay lines for digital TV signals. Its minimum cycle times are 28 ns and 34 ns each corresponding to 8 fsc of PAL TV signals and NTSC TV signals. All intputs and outputs are TTL-compatible. This device is packaged in a 300 mil dual-in-line plastic package.


#### **■ FEATURES**

- · Five Modes for Various Applications
- Corresponds to Digital TV System with 4 fsc Sampling (PAL, NTSC)
- · Decoder Signal Output Pin; Fewer External Circuits
- · Asynchronous Read/Write Operation;

Separate Address Counter for Read/Write No Address Input Required

- Completely Static Memory: No Refresh Required
- 8-bit SAM with Separate I/O
- Single 5V Supply
- TTL Compatible

## **■ PIN OUT**



#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM63021P-28	28 ns	300 mil 28-pin
HM63021P-34	34 ns	Plastic DIP
HM63021P-45	45 ns	(DP-28N)

D 1	H/2H	TBC	DSC	TBCE		М	odes		TBCE	DSC	TBC	1H/2H	D
	CLK RES			MODE1	1 2 3	Read Contr	.1	28 27 26	V <sub>cc</sub> MODE2 MODE3		RDEC	DEC2	
				Dın0 Dın1	4			25 24	OE Dout0				
				Din2 Din3	6	¥		23 22	Dout1 Dout2				
				Din4 Din5	8	Input	Output	21 20	Dout3 Dout4				
				Dın6 Dın7	10			19	Dout5 Dout6				
				WE	11		<u> </u>	18 17	Dout7			<b>T</b>	
DEC1		WDEC		HighZ V <sub>ss</sub>	13	7	Write Contro 1	16 15	WRES			DS WT	DEC3
					L	(Тор	View)	]					

## **■ PIN DESCRIPTION**

Pin No.	Pin Name	Function
1	MODE1	Mode Input 1 (All Modes)
1	RCLK/CLK	Read Clock Input (TBCE, DSC, TBC) Clock Input (1H/2H, D)
3	RRES/RES	Read Reset Input (TBCE, DSC, TBC) Reset Input (1H/2H, D)
4-11	D <sub>in0</sub> -D <sub>in7</sub>	Data Input (All Modes)
12	WE	Write Enable Input (All Modes)
13	High Z/WDEC/DECI	High Impedance (TBCE, DSC) Write Decode Pulse Output (TBC) Decode Pulse Output 1 (1H/2H, D)
14	V <sub>SS</sub>	Ground (All Modes)
15	WCLK/WT/DEC4	Write Clock Input (TBCE, DSC, TBC) Write Timing Input (1H/2H) Decode Pulse Output 4 (D)
16	WRES/DS/DEC3	Write Reset Input (TBCE, DSC, TBC) Delay Select Input (1H/2H) Decode Pulse Output 3 (D)
17-24	D <sub>out0</sub> -D <sub>out7</sub>	Data Outputs (All Modes)
25	ŌĒ	Output Enable Input (All Modes)
26	MODE3/RDEC/DEC2	Mode Input 3 (TBCE) Read Decode Pulse Output (TBC) Decode Pulse Output 2 (1H/2H, D)
27	MODE2	Mode Input 2 (All Modes)
28	v <sub>cc</sub>	Power Supply ( + 5V) (All Modes)

## **■ MODE TABLE**

	Mode Signals		Mode	Application Example	Note
MODE1	MODE2	MODE3	Mode	rippileation Example	11010
Н	Н	Н	Time Base Compression/Expansion (TBCE)	Picture in Picture	
H	Н	L	Double Speed Conversion (DSC)	Non Interface	
H	L	_	Time Base Correction (TBC)	Time Base Corrector	1
L	Н	_	1H/2H Delay (1H/2H)	Vertical Filter	1
L	L		Delay Line (D)	Delay Line	1


Note: 1. Decoder Output Signal (RDEC, DEC2).

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Notes
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5  to  +7.0	v	1
Power Dissipation	$P_{T}$	1.0	w	
Operating Temperature	T <sub>opr</sub>	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	
Storage Temperature Under Bias	T <sub>bias</sub>	- 10 to +85	°C	

Note: 1. -3.5V for pulse width  $\leq 10$  ns.

#### **■ BLOCK DIAGRAM**



## **■ ELECTRICAL CHARACTERISTICS**

## ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
C1 17-14	v <sub>cc</sub>	4.5	5.0	5.5	v	
Supply Voltage	V <sub>SS</sub>	0	0	0	v	
T XV-14	V <sub>IH</sub>	2.4		6.0	v	
Input Voltage	$v_{IL}$	- 0.5	_	0.8	v	1

Note: 1. -3.0V for pulse width  $\leq 10$  ns.

## • DC and Operating Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	Note
Input Leakage Current	I <sub>LI</sub>	_	_	10	μΑ	$V_{\text{CC}} = 5.5V$ $V_{\text{in}} = V_{\text{SS}} \text{ to } V_{\text{CC}}$	
Output Leakage Current	I <sub>LO</sub>	_	_	10	μΑ	$ \overline{OE} = V_{IH}  V_{out} = V_{SS} \text{ to } V_{CC} $	
Operating Power Supply Current	$I_{CC}$		50	90	mA	Min. Cycle, I <sub>out</sub> = 0 mA	1
	V <sub>OL</sub>	_	_	0.4	v	$\frac{I_{OL} = 8 \text{ mA}, D_{out0} \text{ to } D_{out7}}{DEC \text{ Output Pin}}$	2
Output Voltage	V <sub>OH</sub>	2.4		_	v	$I_{OH} = -4 \text{ mA}, D_{out0} \text{ to } D_{out7} \text{ Pin}$	
	·OH	2.4			v	$I_{OH} = -1 \text{ mA}, \overline{DEC} \text{ Output Pin}$	

Notes: 1. Typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C and for reference only.

2.  $I_{OL} = 6 \text{ mA for } 45 \text{ ns version.}$ 

## • Capacitance ( $T_A = 25$ °C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions	Note
Input Capacitance	C <sub>in</sub>	_		6	pF	$V_{in} = 0V$	
Output Capacitance	C <sub>out</sub>	_		9	pF	$V_{out} = 0V$	2

Notes: 1. This parameter is sampled and not 100% tested.


2. 13, 15-24, 26 pin.


• AC Characteristics ( $V_{CC}=5V\pm10\%$ ,  $T_A=0$  to  $+70^{\circ}$ C, unless otherwise noted.)

#### **AC Test Conditions**

Input and Output Timing Reference Levels: 1.5V

Input Pulse Levels: V<sub>SS</sub> to 3V Input Rise and Fall Times: 5 ns





## **Read Cycle**

Parameter		G1	HM63021-28		HM63021-34		HM63021-45		TT. :
		Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time		t <sub>RC</sub>	28	_	34		45	_	ns
Read Clock Width		t <sub>RWL</sub>	10		10	_	15	_	ns
Troop Cross William		t <sub>RWH</sub>	10		10	_	15		ns
Access Time	Access Time		_	20	_	25		30	ns
Decode Output Access Time	(Fall)	t <sub>DA1</sub>	_	20		25	_	30	ns
Decode Output Access Time	(Rise)	t <sub>DA2</sub>	_	40	_	50	_	60	ns
Output Hold Time		tOH	5	_	5	_	5	_	ns
Danada Outnut Hald Time	(Fall)	t <sub>DOH1</sub>	5		5	_	5		ns
Decode Output Hold Time	(Rise)	t <sub>D0H2</sub>	5	_	5	_	5	_	ns
Output Enable Access Time		tOE	_	20	_	25	_	30	ns
Output Disable to Output in High Z		tonz	0	15	0	20	0	25	ns
Output Enable to Output in Low Z		tOLZ	5	_	5		5	l –	ns

## **Write Cycle**

n.	0.11	HM63	HM63021-28		HM63021-34		HM63021-45	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Weite Cuele Time	twc	28	_	34	_	45	_	ns
Write Cycle Time	t <sub>WC</sub> (1H/2H Mode)	56	_	68	_	90	_	ns
Write Clock Width	t <sub>WWL</sub>	10		10	_	15	_	ns
Willo Global Width	twwH	10		10	_	15		ns
Input Data Setup Time	t <sub>DS</sub>	5	_	5	_	7	_	ns
Input Data Hold Time	t <sub>DH</sub>	5	_	5		7	_	ns
WE Setup Time	twesl	5	_	5	_	7	_	ns
W 2 Setup Time	twesh	5		5		7	_	ns
WE Hold Time	twehl	5		5	_	7		ns
	twehh	5	_	5		7	_	ns
WT Setup Time	t <sub>WTSL</sub>	5		5	_	7	_	ns
I Strap Imio	t <sub>WTSH</sub>	5	_	5	_	7	_	ns
WT Hold Time	twTHL	5	_	5	_	7	_	ns
1 11010 11110	twthh	5	_	5	_	7	_	ns

## **Reset Cycle**

Demonstra	Symbol	HM63021-28		HM63021-34		HM63021-45		TT :
Parameter		Min	Max	Min	Max	Min	Max	Unit
Reset Setup Time	tRES	8	_	9	_	10	_	ns
Reset Hold Time	tREH	5	_	5	_	7	_	ns
Clock Setup Time Before Reset	t <sub>REPS</sub>	8	_	9	_	10	_	ns
Clock Hold Time Before Reset	tREPH	5	_	5	_	7	_	ns



#### **Mode Description**

• Time Base Compression/Expansion Mode

This mode turns HM63021 into a 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES), one each for read and write. The internal address counters increment by 1 address clock and are reset to address 0. A write-inhibit function of HM63021 stops writing automatically after the data has been written into all addresses 0 to 2047. The write-inhibit function is released by reset using WRES, and the HM63021 restarts writing into address 0.

#### • Double-Speed Conversion Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 memory with asynchronous input/output. It is used for generating non-interlaced TV signals. When the original signal and the interpolated signal (1 field delay) of interlaced signls are input to the HM63021, multiplexed per dot, it outputs non-interlaced signals for each line. 8 fsc should be input to  $\overline{RCLK}$  and  $\overline{WCLK}$ . A standard H synchronizing signal and a non-interlace H synchronizing signal are input to  $\overline{WRES}$  and  $\overline{RRES}$  respectively. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135–1024 = 111 bits) is ignored.

#### TBC Mode

This mode turns HM63021 into 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES), one each for read and write. The internal address counters increment by 1 address at each clock and are reset to address 0. The internal address counters return to address 0 after they reach address 2047. The HM63021 outputs a write decode pulse from WDEC, sychronizing it with address 2047 in the write address counter, and read a decode pulse from RDEC, synchronizing

with address 2047 in the read address counter. Using these pulses, the memory area can be extended easily (multiple-HM63021s can be used with ease).

#### 1H/2H Delay Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 delay line with synchronous input/output. Delay time is defined by the reset period of RES. Since the HM63021 outputs a 901 decode pulse (DEC1) and a 910 decode pulse (DEC2), connecting DEC2 to RES, for example, outputs 1H- and 2H- delayed signals alternately at a 8- fsc cycle when the original signal is input at a 4- fsc cycle. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135–1024 = 111 bits) is ignored.


#### Delay Line Mode

This mode turns HM63021 into a 2048-word x 8-bit delay line with synchronous input/output. Delay time (3 to 2048 bits) is defined by the reset period of RES. The delay is 2048 bits when RES is fixed High. Signals delayed by 910 bits to 1135 bits for example, can be easily obtained without external circuits by just connecting selected decoded pulses on DEC1-DEC4 to RES.


#### Notes on Using HM63021

- Hitachi recommends that pin 13 (high impedance) should be fixed by pulling up or down with a resistor (of several kΩ) in TBC or DSC mode.
- Hitachi recommends that the mode signal input pins and DS pin should be fixed by pulling them up or down with a resistor (of several kΩ).
- Data integrity cannot be guaranteed when mode is changed during operation.
- When a read address coincides with a write address in TBCE, TBC or DSC mode, the data is written correctly but it is not always read correctly.

#### (1) Read after Write (3 bits delay)




#### (2) Write after Read (2048 bits delay)



- At power on, the output of the address counter is not defined. Therefore, operations before the system is reset cannot be guaranteed, and decode signal output is not defined until after the first reset cycle.
- The decode signal is latched by a decode output latch circuit at the previous address of the internal counter address and is output synchronized with the next address. For example, WDEC in TBC mode is latched at write address 2046 and is output at write address 2047. If a write reset is performed on address 2047 at this time, the write address becomes 0 and WDEC is output.


• In the reset cycle, the input levels of WRES, RRES, RES are raised to satisfy t<sub>REH</sub>, and are fixed high until t<sub>REPH</sub> in the next pre-reset cycle is satisfied. The rise timings of the reset signals (RES, WRES, RRES) are optionals provided that the t<sub>REPS</sub> specification is satisfied. The timings at which RES, WRES, and RRES fall after preset are also optional, provided that the t<sub>REPH</sub> and t<sub>RES</sub> specifications are satisfied.

The same operation is performed in other modes.




 Hitachi recommends that t<sub>m</sub> (time between mode set and the first cycle (Pre-reset)) should be kept for 2 cycle time (56 ns/68 ns/90 ns) or more while the power supply is on.

## (1) TBCE, TBC, DSC and Delay Line Mode



#### (2) 1H/2H Delay Mode



#### **Decode Signal**

When internal address counter reaches the specified address as shown below, decode outputs become low.

Mode	Pin No.	Pin Name	Internal Address Counter	Timing of the Output Signal	Operation
TDC	$\begin{array}{c cc} TBC & 13 & \overline{WDEC} \\ \hline 26 & \overline{RDEC} \end{array}$		Write 2047	After Write 2047	Completion of Writing on all bits is detected.
100			Read 2047	Output of 2046	Completion of Reading from all bits is detected.
1H/2H	13 <u>D</u>		Read 900 (2H)	Output of 900 (1H)	By inputting this signal to pin #3, 901/1802-bit delay output is obtained.
111/211	26	DEC2	Read 909 (2H)	Output of 909 (1H)	By inputting this signal to pin #3, 910/1820-bit delay output is obtained.
			Read 900	Output of 899	By inputting this signal to pin #3, 901-bit delay output is obtained.
13	DEC1	Read 1810	Output of 1809	By inputting this signal to pin #3 after the frequency of DECI is divided into two, 1811-bit delay output is obtained.	
Delay	Delay		Read 909	Output of 908	By inputting this signal to pin #3, 910-bit delay output is obtained.
Line 26	26 DEC2	Read 1819	Output 1818	By inputting this signal to pin #3 after the frequency of DEC2 is divided into two, 1820-bit delay output is obtained.	
16		DEC3	Read 1134	Output 1133	By inputting this signal to pin #3, 1135-bit delay output is obtained.
	15	DEC4	Read 1125	Output 1124	By inputting this signal to pin #3, 1126-bit delay output is obtained.

Note: 1. When counter is reset by Reset Signal (RRES, RES, WRES), address becomes 0.

#### Write-Inhibit Function


When internal address counter is as follows, writing is inhibited automatically for the next cycle. the write-inhibit function is cancelled by reset through WRES or RES.

Mode	Write-Inhibit Function (Internal Counter Address)		
TBCE	Write-inhibit after address 2047		
DSC	Write-inhibit after address 1023 x 2		
TBC	No function		
1H/2H	Write-inhibit after address 1023		
D	No function		

Note: When address counter is reset by  $\overline{WRES}$  or  $\overline{RES}$ , address becomes 0.



#### Read Reset Cycle (TBCE, TBC Modes)




Notes: \*1. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of t<sub>REPS</sub> and t<sub>REPH</sub>, and it is not reset at the next falling edge of RCLK even if RRES is kept low.

When t<sub>RES</sub>, t<sub>REH</sub>, t<sub>REPS</sub>, and t<sub>REPH</sub> cannot meet the specifications, the reset operation is not guaranteed.

- \*2. Output is from the read address of the previous cycle.
- \*3. When RRES is fixed high, the data at the read address counter is reset after the data of address 2047 is output, and the same operation restarts.


## Write Reset Cycle (TBCE, TBC Modes)



Note: The write address counter is reset at the first falling edge of  $\overline{WCLK}$  after  $\overline{WRES}$  falls, meeting the specifications of  $t_{REPS}$  and  $t_{REPH}$ , and it is not reset at the next falling edge of  $\overline{WCLK}$  even if  $\overline{WRES}$  is kept low.

When t<sub>RES</sub>, t<sub>REH</sub>, t<sub>REPS</sub>, and t<sub>REPH</sub> cannot meet the specifications, the reset operation is not guaranteed.

#### **Reset Cycle (DSC Modes)**



\*1. The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of t<sub>REPS</sub> and t<sub>REPH</sub>, and it is not reset at the next falling edge of WCLK even if WRES is kept low.

When t<sub>RES</sub>, t<sub>REH</sub>, t<sub>REPS</sub>, and t<sub>REPH</sub> cannot meet the specifications, the reset operation is not guaranteed.


\*2. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of t<sub>REPS</sub> and t<sub>REPH</sub>, and it is not reset at the next falling edge of RCLK even if RRES is kept low.

When trees, tree, trees, and tree cannot meet the specifications, the reset operation is not guaranteed.

\*3. When tree, tree, tree (WRES to WCLK), or trees, tree, tree

\*4. When t<sub>REPS</sub> (WRES to RCLK), or t<sub>RES</sub>, t<sub>REH</sub>, t<sub>REPS</sub>, t<sub>REPH</sub> (PRES to RCLK) cannot meet the specifications, the interpolation signal B is not guaranteed. (Reset Timing II).

## Reset Cycle (1H/2H Mode)




- Notes: \*1. WT is the input during half cycle of CLK, meeting the specifications of twist, twith, twist, and twith. Data is written when WT is low. Reset is possible when WT is high.
  - \*2. Read address counter is reset at the first falling edge of  $\overline{\text{CLK}}$  after  $\overline{\text{RES}}$  falls, meeting the specifications of  $t_{\text{REPS}}$  and  $t_{\text{REPH}}$ , and it is not reset at the next falling edge of  $\overline{\text{CLK}}$  even if  $\overline{\text{RES}}$  is kept low.

    When  $t_{\text{RES}}$ ,  $t_{\text{REH}}$ ,  $t_{\text{REPS}}$ , and  $t_{\text{REPH}}$  cannot meet the specifications, the reset operation is not guaranteed.
  - \*3. When DS is fixed high, 1H output data is delayed by n bits and 2H output data is delayed by 2n bits where 2n is the reset cycle of RES.

When DS is fixed low, 1H output data is delayed by n-5 bits and 2H output data is delayed by 2n-5 bits.


## Reset Cycle (D Mode)



Note: \*1. The read address counter is reset at the first falling edge of  $\overline{\text{CLK}}$  after  $\overline{\text{RES}}$  falls, meeting the specifications of  $t_{\text{REPS}}$  and  $t_{\text{REPH}}$ , and it is not reset at the next falling edge of  $\overline{\text{CLK}}$  even if  $\overline{\text{RES}}$  is kept low.


When  $t_{\text{RES}}$ ,  $t_{\text{REH}}$ ,  $t_{\text{REPS}}$ , and  $t_{\text{REPH}}$  cannot meet the specifications, the reset operation is not guaranteed.

## Write Enable (TBCE, DSC, TBC, D Modes)




Notes: \*1. When twehl, twesh, twehh, and twesl cannot meet the specifications, the write enable operation is not guaranteed.
\*2. In the delay line mode, CLK takes the place of WCLK.

#### Write Enable (1H/2H Mode)



Note: \*1. When twTsL, twTHL, twEHL, and twEHH cannot meet the specifications, the write enbable operation is not guaranteed.


## **Decode Output (TBC, D Modes)**



Notes: \*1. In TBC mode,  $\overline{WCLK}$  or  $\overline{RCLK}$  takes the place of  $\overline{CLK}$ .

\*2. DEC is WDEC or RDEC in TBC, DEC1, DEC2, DEC3 or DEC4 in D mode.


#### Decode Output (1H/2H Mode)



Note: \*1. When twtsl, twthl, twtsh, and twthh cannot meet the specifications, the decde output operation is not guaranteed.

959

## **Output Enable (All Modes)**



Note: \*1. Transition of  $t_{OHZ}$  and  $t_{WLZ}$  is measured  $\pm 200$  mV from steady state voltage with Output Load B. This parameter is sampled and not 100% tested.

# HM53051 Series

#### 262,144-Word x 4-Bit Frame Memory

#### **■ DESCRIPTION**

HM53051P is a 262,144-word x 4-bit frame memory, using the most advanced 1.3  $\mu$ m CMOS processes. It performs serial access by an internal address generator.

It offers a high-speed cycle time of 45 ns or 60 ns (min). As input data and output data can be written or read in any cycle, synchronized with a system clock, and the delay between data read/write operations is freely settable. Y/C separation and frozen pictures can be realized easily in 4 fsc NTSC digital TV or VCR systems. Also, it enables random access in 32-word x 4-bit data block. With this function, picture in picture or a multiplexed picture can be displayed with ease.

#### **■ FEATURES**

- 262,144-Word x 4-Bit Serial Access Memory
- · Organized with Dual Ports

Serial Inputx	4-Bit
Serial Outputx	4-Bit


- · High Speed
  - Read/Write Cycle Time
     .45 ns/60 ns (min)


     Access Time
     .35 ns/40 ns (max)
- Semi-Synchronous Read/Write Cycle
- Low Power
  - Active: 200 mW (typ)
- Random Access in 32-Word x 4-Bit Blocks
- · External Refresh Control is Unnecessary

#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM53051P-45 HM53051P-60	45 ns 60 ns	300 mil 18-pin Plastic DIP (DP-18B)

#### **■ BLOCK DIAGRAM**





#### PIN OUT



#### **■ PIN DESCRIPTION**

_	
Pin Name	Function
D <sub>in</sub>	Data Input
D <sub>out</sub>	Data Output
ŌĒ	Output Enable
TAS	Transfer Address Strobe
CLK	System Clock
CGW	Clock Gate (Write)
CGR	Clock Gate (Read)
SAD	Serial Address
SAS	Serial Address Strobe
WE	Read/Write Enable


#### **■ FUNCTIONAL DESCRIPTION**

#### Serial Access Memory with I/O Separated

Read cycle and write cycle of HM53051 can be operated independently synchronized with a system clock. It realizes time compression or expansion for picture in picture in digital TV, for example.

# • Write Cycle by CGW


Write data are taken in at the falling edge of the system clock  $\overline{\text{CLK}}$  when  $\overline{\text{CGW}}$  is low. If  $\overline{\text{CGW}}$  is high, HM53051 does not enter write cycle (cycle time is defined by system clock cycle time). Time is compressed easily with  $\overline{\text{CGW}}$ .



#### • Read Cycle by CGR

Read data is output at the falling edge of the system clock  $\overline{\text{CLK}}$  when  $\overline{\text{CGR}}$  is low. If  $\overline{\text{CGR}}$  is high, HM53051 does


not enter read cycle (cycle time is defined by system clock time). Time is expanded is realized easily with  $\overline{\text{CGR}}$ .



#### **■ RANDOM ACCESS**

The HM53051 is also capable of random access by serial address input, SAD. Random access by the unit of 32-word x 4-bit is performed, when TAS is low after read address (AR0-AR12), write address (AW0-AW12) and mode setting

flags,  $\overline{\text{RF}}$  (Read Flag),  $\overline{\text{WF}}$  (Write Flag) and  $\overline{\text{MF}}$  (Mode Flag) are read into by  $\overline{\text{SAD}}$  with synchronous  $\overline{\text{SAS}}$ . In order to output data continuously, the address specified by  $\overline{\text{SAD}}$  increments automatically.



#### **■ MODE PROGRAMMING**

Operation mode in HM53051 is programmed by the combination of SAD 5-bit.


MF	WF	RF	AW0	AR0	Mode
0	0	0	х	х	Write/Read Address Asynchronous Transfer
0	0	1	х	х	Write Address Asynchronous Transfer
0	1	0	х	х	Read Address Asynchronous Transfer
0	1	1	х	х	
1	0	0	х	х	Write/Read Address Synchronous Transfer
1	0	1	х	х	Write Address Synchronous Transfer
1	1	0	х	х	Read Address Synchronous Transfer
1	1	1	1	1	System Reset
1	1	1	0	0	
1	1	1	0	1	Inhibit
I	1	1	1	U	

Note: x means Don't Care.


#### ■ READ/WRITE ADDRESS ASYNCHRONOUS TRANSFER MODE

#### • Read Address Asynchronous Transfer Mode

(1) Read address asynchronous transfer mode (1) (CGR: Low)



Note: The data block at read address AR, specified by SAD, is output starting from the 32nd system clock after the falling of  $\overline{TAS}$ .




Notes: 1. The data block at read address AR, specified by SAD, is output starting from the 32nd system clock after the falling of TAS


2. If  $\overline{GGR}$  is turned to low after 33rd clock from falling edge of  $\overline{TAS}$ , the data at read address AR( D2, D3, D4 . . . ) is output with synchronous  $\overline{CLK}$  while  $\overline{CGR}$  is low.

#### • Write Address Asynchronous Transfer Mode

(1) Write address asynchronous transfer mode (1) (GRW: Low)




Note: The data block at write address AW, specified by SAD, is taken in starting from the 1st clock after the falling edge of  $\overline{TAS}$ . (2) Write address asynchronous transfer mode (2) ( $\overline{CGW}$ : High)



Note: If  $\overline{\text{CGW}}$  is turned to low after falling of  $\overline{\text{TAS}}$ , the data block at write address AW is taken in with synchronous  $\overline{\text{CLK}}$ .


#### ■ READ/WRITE ADDRESS SYNCHRONOUS TRANSFER MODE

#### • Read Address Synchronous Transfer Mode



Note: When TAS turns to low, the data block at read address AR, specified by SAD, is output after the data block at the present read address ARN, and the next address ARN + 1 is put out.

# • Write Address Synchronous Transfer Mode



Note: When TAS turns to low, the data block being written is taken into write address AW.


#### **SYSTEM RESET MODE**

System reset mode is the same as read/write address asynchronous transfer mode except that read/write address are reset to 0.

System Reset by SAD

Note: System reset mode starts when MF, WF, RF, AWO, and ARO are all high.

#### System Reset by SAS and TAS



Note: System reset mode starts when both  $\overline{SAS}$  and  $\overline{TAS}$  are low at the falling edge of the  $\overline{CLK}$ .

# • 1 Field Delay


Note: Field-delayed data is output, when  $\overline{CGR}$  and  $\overline{CGW}$  turn to high before the system reset at the beginning of every field, and turn to low simultaneously after the 33rd clock from the system reset.

#### ■ NOTES ON USING HM53051


- Input/Output data of 32 words is not written or read in read/write address asynchronous transfer mode or during system reset. The data is written or read out in blocks of 32-word x 4-bit. Input data of less than 32 words is not written in write address asynchronous transfer mode or during system reset. When asynchronous read address transfer mode or system reset mode is activated, output from the current data block will continue. When output data from the current data block is finished, the next data block is not read out if it has less than 32 words.
- Input data is not read out immediately. The data (32 word x 4-bit) is written into the memory array in the next 32 cycles after it is taken in.

The data can be read out only after writing to the memory array is completed. If read address transfer mode is programmed after the 33 word clock from on input data block, new data can be read out. If this mode is programmed before the 33 word clock, new data or old data is output.

(1) Read/write address asynchronous transfer mode



(2) Read/write address synchronous transfer mode




#### • Mode Programming


Do not reprogram read address transfer mode before a read operation of the previous read address transfer mode or system reset mode is completed. If it is reprogrammed during a read operation, address becomes invalid, and the device may malfunction.

Do not reprogram write address transfer mode or system reset mode before a write operation of the previous write address transfer mode or system reset mode is completed. If it is reprogrammed during a write operation, address becomes invalid, and the device may malfunction.


#### (1) Read address asynchronous transfer mode




#### (2) Read address synchronous transfer mode



#### (3) Write address asynchronous transfer mode



#### (4) Write address synchronous transfer mode



 Before an address can be set, 32 CLK initialization cycles or more are required.

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	v <sub>T</sub>	-1.0  to  +7.0	v
Power Dissipation	$P_{T}$	1.0	w
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	- 35 to + 125	°C
Storage Temperature (under Bias)	T <sub>bias</sub>	- 10 to +85	°C

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	
Suppry Chage	V <sub>SS</sub>	0	0	0	v	
Input Voltage	V <sub>IH</sub>	2.7		6.5	v	
Input voltage	$v_{IL}$	- 0.5	_	0.8	v	1

Note: 1. - 3.0V for pulse width  $\leq 10$  ns.

# $\bullet$ DC and Operating Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_{SS} = 0V)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	Note
Operating Power Supply Current	I <sub>CC</sub>	_	40	60	mA	Min. Cycle, I <sub>out</sub> = 0 mA	
Input Leakage Current	I <sub>LI</sub>	- 10	_	10	μΑ	$V_{CC} = 5.5V$ $V_{in} = V_{SS} \text{ to } V_{CC}$	
Output Leakage Current	$I_{LO}$	- 10	_	10	μΑ	$\overline{OE} = V_{IH}$ $V_{out} = V_{SS} \text{ to } V_{CC}$	
Output Voltage	V <sub>OL</sub>	_	_	0.4	v	$I_{OL} = 4.2 \mathrm{mA}$	
- angui . amagu	V <sub>OH</sub>	2.4	_	_	v	$I_{OH} = -2 \text{ mA}$	]

# $\bullet$ Capacitance (T<sub>A</sub> = 25°C, f = 1.0 MHz)

Parameter	Parameter Symbol		Min Typ		Unit	Test Conditions	Note
Input Capacitance	C <sub>in</sub>	_		5	pF	$V_{in} = 0V$	
Output Capacitance	C <sub>out</sub>	_	_	7	pF	$V_{out} = 0V$	

Note: This parameter is sampled and not 100% tested.

#### HM53051 Series -

# • AC Characteristics ( $V_{CC}=5V~\pm10\%,\,T_{A}=0~to~+70^{\circ}C$ )

# **AC Test Conditions**


Input and Output Timing Reference Levels: 1.5V Input Pulse Levels:  $V_{SS}$  to 3V Input Rise and Fall Times: 5 ns Output Load: 2 TTL + 50 pF

(Including scope and jig)

Parameter	Sumb of	HM5	3051-45	HM5	Unit	
Farameter	Symbol	Min	Max	Min	Max	] Unit
System Clock Cycle Time	t <sub>CC</sub>	45	300	60	300	ns
CLK Pulse Width	t <sub>CL</sub>	15	_	15	_	ns
ODK I tilse Wittin	t <sub>CH</sub>	15	_	15	_	ns
Access Time from CLK	t <sub>AC</sub>	_	35	_	40	ns
Output Hold Time	t <sub>OH</sub>	5	_	8	_	ns
Output Enable Access Time	tOEA	_	25	_	30	ns
Output Enable to Output in Low Z	tOLZ	5	_	5	_	ns
Output Disable to Output in High Z	t <sub>OHZ</sub>	0	20	0	20	ns
CGR Setup Time	tGRS	15	_	15	_	ns
CGR Hold Time	tGRH	5	_	5		ns
CGW Setup Time	t <sub>GWS</sub>	15	_	15	_	ns
CGW Hold Time	t <sub>GWH</sub>	5	_	5	_	ns
Write Command Setup Time	twcs	15	_	15	_	ns
Write Command Hold Time	twch	5	_	5	_	ns
Data Input Setup Time	t <sub>DS</sub>	15	_	15	_	ns
Data Input Hold Time	t <sub>DH</sub>	5	_	5		ns
SAS Cycle Time	t <sub>SC</sub>	45	_	60		ns
SAS Pulse Width	t <sub>SL</sub>	15	_	15	_	ns
SAS Pulse width	t <sub>SH</sub>	15	_	15	_	ns
Serial Address Setup Time	t <sub>SAS</sub>	15	_	15		ns
Serial Address Hold Time	t <sub>SAH</sub>	5	_	5	_	ns
SAS Setup Time during Mode Programming	t <sub>SSH</sub>	15	_	15		ns
SAS Hold Time during Mode Programming	t <sub>SHH</sub>	5	_	5	_	ns
TAS Setup Time	t <sub>TS</sub>	15	_	15	_	ns
TAS Hold Time	t <sub>TH</sub>	5	_	5	_	ns
SAS Setup Time during System Reset by SAS/TAS	t <sub>SSL</sub>	15	_	15	_	ns
SAS Hold Time during System Reset by SAS/TAS	t <sub>SHL</sub>	5	_	5	_	ns

# **■ TIMING WAVEFORMS**


# • Read/Write Cycle



Notes: 1. Write cycle starts when  $\overline{CGW}$  is low and  $\overline{WE}$  is low. Data are not written when  $\overline{WE}$  is high. Time-compression mode is realized by controlling  $\overline{CGW}$ .

2. Read cycle starts when  $\overline{CGR}$  is low. Time-expansion mode is realized by controlling  $\overline{CGR}$ .


# • Read Cycle (OE Control)



Notes: 1. t<sub>OHZ</sub> is defined by the time at which the output achieves the open circuit condition.


2.  $t_{\mbox{\scriptsize OLZ}}$  and  $t_{\mbox{\scriptsize OHZ}}$  are sampled and not 100% tested.

#### Mode Selection



Note:  $\overline{SAS}$  operates asynchronously with  $\overline{CLK}$ . When  $\overline{TAS}$  is low at the falling edge of the  $\overline{CLK}$ , the address transfer cycle starts.  $\overline{SAS}$  should be high during the address transfer cycle.

# • SAS, TAS Reset Mode



Note: The mode which was selected by SAD before  $\overline{SAS}$  and  $\overline{TAS}$  reset, if  $\overline{SAS}$  and  $\overline{TAS}$  are reset, should be changed because SAD is newly taken into by SAS. The mode should be reselected by SAD after  $\overline{SAS}$  and  $\overline{TAS}$  reset.

# HM53461 Series

#### 65.536-word x 4-bit Multiport CMOS Video RAM

#### **■ DESCRIPTION**

The HM53461 is a 262,144-bit multiport memory equipped with a 64k-word x 4-bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved.

Utilizing the Hitachi 2 µm CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

#### **■ FEATURES**

Multiport Organization

(RAM; 64k-word x 4-bit and SAM; 256 word x 4-bit)

- Double Layer Polysilicon/Polyicide n-Well CMOS Process
- Single 5V (±10%)
- L


Single 5v (±10%)
Low Power
Active
RAM380 mW (max)
SAM220 mW (max)
Standby40 mW (max)
Access Time
RAM100 ns/120 ns/150 ns
SAM40 ns/40 ns/60 ns
Cycle Time Random Read or Write Cycle Time (RAM) 190 ns/220 ns/260 ns
Serial Read or Write Cycle Time (SAM)
TTL Compatible
256 Refresh Cycles
Refresh Function
RAS Only Refresh
CAS Before RAS Refresh

- Data Transfer Operation (RAM ←→ SAM)
- Fast Serial Access Operation Asynchronized with RAM Port Except Data Transfer Cycle
- Real Time Read Transfer Capability
- · Write Mask Mode Capability


Hidden Refresh


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM53461P-10	100 ns	400 mil 24-pin
HM53461P-12	120 ns	Plastic DIP
HM53461P-15	150 ns	(DP-24A)
HM53461ZP-10	100 ns	24-pin
HM53461ZP-12	120 ns	Plastic ZIP
HM53461ZP-15	150 ns	(ZP-24)



#### PIN OUT






#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Inputs
I/O <sub>1</sub> -I/O <sub>4</sub>	RAM Port Data Input/Output
SI/O <sub>1</sub> -SI/O <sub>4</sub>	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
$\overline{ m WE}$	Write Enable
DT/OE	Data Transfer/Output Enable
SOE	SAM Port Enable
$v_{\rm cc}$	Power Supply
V <sub>SS</sub>	Ground

#### **■ BLOCK DIAGRAM**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0  to  +7.0	v
Power Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-0.5  to  +7.0	v
Operating Temperature, T <sub>A</sub> (Ambient)	T <sub>opr</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	w

# **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	
Input High Voltage	v <sub>IH</sub>	2.4		6.5	v	
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	2

Notes: 1. All voltages referenced to  $V_{SS}$ .

2. -3.0V for pulse width  $\leq 10$  ns.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_{SS} = 0V)

Parameter	Cumbal	SAM I	ORT	HM53461-10	HM53461-12	HM53461-15	Unit	RAM PORT	Note	
rarameter	Symbol	Standby			TIM133401-12	HW133401-13	Unit	Test Conditions	TAGLE	
Operating Comment	$I_{CC1}$	_	×	70	60	50	mA	RAS, CAS Cycling		
Operating Current	I <sub>CC7</sub>	×	_	110	100	80	mA	t <sub>RC</sub> = Min		
Standby Current	$I_{CC2}$	_	×	7	7	7	mA	$\overline{RAS}, \overline{CAS} = V_{IH}$		
Standby Current	$I_{CC8}$	×		40	40	30	mA	KAS, CAS - VIH		
	$I_{CC3}$	_	×	60	50	40	mA	$\overline{\text{CAS}} = V_{\text{IH}},$		
RAS Only Refresh Current	I <sub>CC9</sub>	×	_	100	90	70	mA	$\frac{\overline{RAS} \text{ Cycling}}{t_{RC} = \text{Min}}$		
	I <sub>CC4</sub>	_	×	50	40	35	mA	$\overline{RAS} = V_{IL}$		
Page Mode Current	I <sub>CC10</sub>	×		90	80	65	mA	CAS Cycling t <sub>PC</sub> = Min		
CBR Refresh Current	I <sub>CC5</sub>	_	×	60	50	40	mA	RAS Cycling		
CDK Kenesii Current	I <sub>CC11</sub>	×	_	100	90	70	mA	$t_{RC} = Min$		
Data Transfer Current	$I_{CC6}$	_	×	75	65	55	mA	RAS, CAS Cycling		
Data Transfer Current	I <sub>CC12</sub>	×		115	105	85	mA	$t_{RC} = Min$		

Parameter	Symbol	Min	Max	Unit	Test Conditions	Note
Input Leakage	I <sub>LI</sub>	<b>- 10</b>	10	μΑ		
Output Leakage	$I_{LO}$	- 10	10	μΑ		!
Output High Voltage	V <sub>OH</sub>	2.4	_	v	$I_{OH} = -2 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>		0.4	V	$I_{OL} = 4.2 \text{ mA}$	

# **■ INPUT/OUTPUT CAPACITANCE**

Parameter	Symbol	Тур	Max	Unit	Note
Address	C <sub>I1</sub>	_	5	pF	
Clocks	C <sub>I2</sub>	_	5	pF	
I/O, SI/O	C <sub>I/O</sub>	_	7	pF	

# ■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(T<sub>A</sub> = 0 to +70°C,  $V_{CC}$  = 5V ±10%,  $V_{SS}$  = 0V)1, 10, 11

D	C11	HM53	461-10	HM53	461-12	HM53	461-15	TT24	Mate
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190	_	220	_	260	_	ns	
Read-Modify-Write Cycle Time	tRWC	260		300		355		ns	
Page Mode Cycle Time	t <sub>PC</sub>	70	_	85		105		ns	
Access Time from RAS	t <sub>RAC</sub>	_	100	_	120		150	ns	2, 3
Access Time from CAS	tCAC	_	50		60	_	75	ns	3, 4
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t <sub>OFF1</sub>	0	25	0	30	0	40	ns	5
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	6
RAS Precharge Time	t <sub>RP</sub>	80	_	90	_	100		ns	
RAS Pulse Width	t <sub>RAS</sub>	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	50	10000	60	10000	75	10000	ns	
RAS to CAS Delay Time	tRCD	25	50	25	60	30	75	ns	7
RAS Hold Time	t <sub>RSH</sub>	50		60	_	75		ns	
CAS Hold Time	tCSH	100	_	120	_	150	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0	_	ns	
Row Address Hold Time	tRAH	15	_	15	_	20	_	ns	
Column Address Setup Time	tASC	0		0	_	0	_	ns	
Column Address Hold Time	tCAH	20	_	20		25	_	ns	
Write Command Setup Time	twcs	0	_	0		0	_	ns	8
Write Command Hold Time	twcH	25		25	_	30	_	ns	
Write Command Pulse Width	twp	15		20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	35	_	40	_	45		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	35		40	_	45	<u> </u>	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	9
Data-in Hold Time	t <sub>DH</sub>	25	_	25		30	_	ns	8, 9
Read Command Setup Time	t <sub>RCS</sub>	0		0		0	_	ns	t
Read Command Hold Time	tRCH	0		0		0		ns	
Read Command Hold Time Referenced to RAS	tRRH	10		10		10		ns	<b> </b>
Refresh Period	t <sub>REF</sub>		4		4		4	ms	
RAS Pulse Width (Read-Modify-Write Cycle)	t <sub>RWS</sub>	170	10000	200	10000	245	10000	ns	
CAS to WE Delay	tCWD	85	_	100	_	125	_	ns	8
CAS Setup Time (CAS Before RAS Refresh)	tCSR	10		10		10	<u> </u>	ns	
CAS Hold Time (CAS Before RAS Refresh)	tCHR	20		25		30		ns	
RAS Precharge to CAS Hold Time	tRPC	10	<del> </del>	10	l	10	<u> </u>	ns	<del>                                     </del>
CAS Precharge Time	t <sub>CP</sub>	10		15		20		ns	<del> </del>
Access Time from OE	1.	1	30		35		40	ns	<b></b>
Output Buffer Turn-off Delay referenced to $\overline{\text{OE}}$	torre	0	25	0	30	0	40	ns	<del>                                     </del>
OE to Data-in Delay Time	topp	25		30		40	<del>                                     </del>	ns	
OE Hold Time referenced to WE	topp	10		15		20	<u> </u>	ns	<del>                                     </del>
Data-in to CAS Delay Time	toen	0	<del>  _</del>	0		0	<del>  _</del>	ns	<del> </del>
Data-in to CAS Delay Time  Data-in to OE Delay Time	tpgc	0		0		0	+=-		+
OE to RAS Delay Time	topp	35	<del>-</del>	40	<del>  -</del>	45	<del>                                     </del>	ns	+
	tORD	<del> </del>		<del> </del>	<del> </del>		<del>                                     </del>	ns	+
Serial Clock Cycle Time	tscc	40	40	40	40	60	60	ns	10
Access Time from SC	tSCA		40		40		60	ns	10
Access Time from SOE	tSEA		25		30		40	ns	10



# ■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{SS} = 0\text{V})^{1, 10, 11}$  (continued)

Darameter	Cumb at	HM53	461-10	HM53461-12		HM53461-15		I I I I I	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10		ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	ns	
Serial Data-out Hold Time after SC High	t <sub>SOH</sub>	10		10	_	10	_	ns	
Serial Output Buffer Turn-off Delay from SOE	t <sub>SEZ</sub>	0	25	0	25	0	30	ns	
Serial Data-in Setup TIme	t <sub>SIS</sub>	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20		25	_	ns	
DT to RAS Setup Time	t <sub>DTS</sub>	0	_	0	_	0	_	ns	
DT to RAS Hold Time (Read Transfer Cycle)	t <sub>RDH</sub>	80	_	90		110		ns	
DT to RAS Hold Time	tDTH	15		15	_	20	_	ns	
DT to CAS Hold Time	t <sub>CDH</sub>	20	_	30	_	45	_	ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	_	5		10	_	ns	
First SC to $\overline{DT}$ Hold Time	t <sub>SDH</sub>	25	_	25	_	30	_	ns	
DT to RAS Delay Time	t <sub>DTR</sub>	10	_	10	_	10	_	ns	
WE to RAS Setup Time	tws	0		0	_	0		ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	20	_	ms	
I/O to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
I/O to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	75	115	
SC to RAS Setup Time	t <sub>SRS</sub>	30	_	40	_	45	_	ns	
RAS to SC Delay Time	t <sub>SRD</sub>	25	_	30		35	_	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60	-	75		ns	
Serial Data Input to DT Delay Time	t <sub>SZD</sub>	0	_	0	_	0		ns	
SOE to RAS Setup Time	t <sub>ES</sub>	0	_	0	_	0	_	ns	
SOE to RAS Hold Time	t <sub>EH</sub>	15	_	15		20	_	ns	
Serial Write Enable Setup Time	tsws	0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	tswH	35	_	35		55	_	ns	
Serial Write Disable Setup Time	tswis	0	_	0	_	0	_	ns	
Serial Write Disable Hold Time	tswih	35	_	35	_	55	_	ns	
DT to Sout in Low-Z Delay Time	t <sub>DLZ</sub>	5		10	_	10	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 5. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- 7. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if  $t_{\mbox{RCD}}$  is greater than the specified  $t_{\mbox{RCD}}$  (max) limit, then access time is controlled exclusively by  $t_{\mbox{CAC}}$ .
- 8. twcs and tcwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 9. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
- 10. Measured with a load circuit equivalent to 2 TTL and 50 pF.
- 11. An initial pause of 100 µs is required after power-up. Then execute at least 8 initialization cycles.




# **■ TIMING WAVEFORMS**

#### • Read Cycle




# • Early Write Cycle



Note: \*1. When  $\overline{WE}$  is "H" level, all the data on the I/O can be written into the cell.


When  $\overline{WE}$  is "L" level, the data on the I/O are not written except for when I/O is "high" at the falling edge of  $\overline{RAS}$ .

# • Delayed Write Cycle



Note: \*1. When  $\overline{WE}$  is "H" level, all the data on I/O<sub>1</sub>-I/O<sub>4</sub> can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .

# • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on  $I/O_1-I/O_4$  can be written into the memory cell.


When  $\overline{WE}$  is "L" level, the data on  $I/O_5$  are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .

977

#### • Page Mode Read Cycle




# • Page Mode Write Cycle (Early Write)



Note: \*1. When  $\overline{WE}$  is "H" level, all the data on  $I/O_1-I/O_4$  can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .


# • Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on  $I/O_1-I/O_4$  can be written into the memory cell.

When  $\overline{WE}$  is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Hidden Refresh Cycle




# • Read Transfer Cycle (1)\*1, \*2



Notes: \*1. In the case that the previous data transfer cycle was read transfer.

- \*2. Assume that SOE is "L" level.
- \*3. CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

#### • Read Transfer Cycle (2)\*1, \*2




Notes: \*1. In the case that the previous data transfer cycle was write transfer or pseudo transfer.

- \*2. Assume that  $\overline{SOE}$  is "L" level.
- \*3. CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.




# • Pseudo Transfer Cycle




Note: \*1. CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

# • Write Transfer Cycle




Note: \*1. CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

# • Serial Read Cycle



# • Serial Write Cycle



# HM53462 Series

# 65,536-Word x 4-Bit Multiport CMOS Video RAM (with Logic Operation Mode)

#### ■ DESCRIPTION

The HM53462 is a 262,144-bit multiport memory equipped with a 64k-word x 4-bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved. RAM port has another new function, logic operation capability. By this function logic operation between memory data and input data can be done in one cycle. Utilizing the Hitachi 2 µm CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

#### **■ FEATURES**

· Multiport Organization

(RAM; 64k-word x 4-bit and SAM; 256-word x 4-bit)


- Double Layer Polysilicon/Polyicide N-Well CMOS Process
- Single 5V (±10%)
- Lo

Low Power	
Active RAM	380 mW (max)
SAM	220 mW (max)
Standby	40 mW (max)
Access Time	
RAM	100 ns/120 ns/150 ns
SAM	
Cycle Time	
Random Read or Write Cycle Time (RAM)	190 ns/220 ns/260 ns
Serial Read or Write Cycle Time (SAM)	40 ns/40 ns/60 ns
TTL Compatible	
• 256 Refresh Cycles	4 ms
Refresh Function	
RAS Only Refresh	
CAS Before RAS Refresh	
Hidden Refresh	


- Bidirectional Data Transfer Operation (RAM ←→ SAM)
- · Fast Serial Access Operation Asynchronized with RAM Port except Data Transfer Cycle
- · Real Time Read Transfer Capability
- · Write Mask Mode Capability
- · Logic Operation Capability between Din and Dout
- SAM Organization Can Be Changed to 1024 x 1


#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM53462P-10	100 ns	400 mil 24-pin
HM53462P-12	120 ns	Plastic DIP
HM53462P-15	150 ns	(DP-24A)
HM53462ZP-10	100 ns	24-pin
HM53462ZP-12	120 ns	Plastic DIP
HM53462ZP-15	150 ns	(ZP-24)



#### **■ PIN OUT**






#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>7</sub>	Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	RAM Port Data Input/Output
SI/O <sub>1</sub> -SI/O <sub>4</sub>	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SOE	SAM Port Enable
v <sub>cc</sub>	Power Supply
V <sub>SS</sub>	Ground

# **■ BLOCK DIAGRAM**



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$v_{T}$	-1.0  to  +7.0	v
Power Supply Voltage Relative to V <sub>SS</sub>	v <sub>cc</sub>	-0.5  to  +7.0	v
Operating Temperature	Topr	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	$P_{\mathrm{T}}$	1.0	W

# ■ INPUT/OUTPUT CAPACITANCE

Parameter	Symbol	Тур	Max	Unit	Note
Address	C <sub>I1</sub>	_	5	pF	
Clocks	C <sub>I2</sub>		5	pF	
I/O, SI/O	C <sub>I/O</sub>	_	7	pF	

#### **■ ELECTRICAL CHARACTERISTICS**

ullet Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V	
Input High Voltage	$v_{IH}$	2.4	_	6.5	V	
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	2

Notes: 1. All voltages referenced to  $V_{SS}$ .

2. -3.0V for pulse width  $\leq 10$  ns.

 $\bullet$  DC Electrical Characteristics (T\_A = 0 to  $+70^{\circ}\text{C},\,\text{V}_{CC} = 5\text{V}\,\pm10\%,\,\text{V}_{SS} = 0\text{V})$ 

RAM Port	Symbol	SAM	Port	HM53462	HM53462	HM53462	Unit	Note
KAMI FOIL	Symbol	Standby	Active	-10	-12	-15	Ont	Note
Operating Current RAS, CAS Cycling	I <sub>CC1</sub>		×	70	60	50	mA	
$t_{RC} = min$	I <sub>CC7</sub>	×	_	110	100	80	mA	
Standby Current $\overline{RAS}$ , $\overline{CAS} = V_{IH}$	$I_{CC2}$	_	×	7	7	7	mA	
Standoy Current RAS, CAS = VIH	I <sub>CC8</sub>	×	_	40	40	30	mA	
RAS Only Refresh Current	I <sub>CC3</sub>		×	60	50	40	mA	
$\overline{\text{CAS}} = V_{\text{IH}}, \overline{\text{RAS}} \text{ Cycling } t_{\text{RC}} = \min$	I <sub>CC9</sub>	×		100	90	70	mA	
Page Mode Current RAS = V <sub>IL</sub> ,	I <sub>CC4</sub>	_	×	50	40	35	mA	
$\overline{\text{CAS}}$ Cycling $t_{\text{PC}} = \min$	I <sub>CC10</sub>	×	_	90	80	65	mA	
CBR Refresh Current RAS Cycling	I <sub>CC5</sub>	_	X	60	50	40	mA	
$t_{RC} = min$	I <sub>CC11</sub>	×	_	100	90	70	mA	
Data Transfer Current	I <sub>CC6</sub>	_	×	75	65	55	mA	
$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = \min$	I <sub>CC12</sub>	×	_	115	105	85	mA	

Parameter	Symbol	Min	Max	Unit	Note
Input Leakage	I <sub>LI</sub>	- 10	10	μΑ	
Output Leakage	$I_{LO}$	- 10	10	μΑ	
Output High Voltage I <sub>OH</sub> = -2 mA	v <sub>OH</sub>	2.4	_	v	
Output Low Voltage I <sub>OL</sub> = 4.2 mA	$v_{OL}$	_	0.4	V	

# $\bullet$ Electrical Characteristics and Recommended AC Operating Conditions (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm$ 10%, V\_{SS} = 0V)1, 10, 11

Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190	_	220	_	260		ns	
Read-Modify-Write Cycle Time	tRWC	260	_	300	_	355	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	70	_	85	_	105	_	ns	
Access Time from RAS	tRAC	_	100	_	120		150	ns	2, 3
Access Time from CAS	tCAC		50	_	60	_	75	ns	3, 4
Outout Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	0	25	0	30	0	40	ns	5
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	6
RAS Precharge Time	t <sub>RP</sub>	80	_	90	_	100	_	ns	
RAS Pulse Width	tRAS	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	50	10000	60	10000	75	10000	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	25	50	25	60	30	75	ns	7
RAS Hold Time	tRSH	50		60	_	75	_	ns	<u> </u>
CAS Hold Time	t <sub>CSH</sub>	100	_	120		150		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
Row Address Setup Time	tASR	0		0		0		ns	<del>                                     </del>
Row Address Hold Time	tRAH	15		15		20		ns	
Column Address Setup Time		0		0		0		ns	
Column Address Hold Time	tasc	20		20		25		ns	<u> </u>
Write Command Setup Time	t <sub>CAH</sub>	0		0		0		+	8
Write Command Hold Time	twcs					30		ns	l °
Write Command Pulse Width	twcH	25 15		25		25		ns	
Write Command to RAS Lead Time	twp					<del> </del>		ns	
	t <sub>RWL</sub>	35		40		45		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	35	<del></del>	40		45		ns	<u> </u>
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	9
Data-in Hold Time	t <sub>DH</sub>	25		25		30		ns	8, 9
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time	tRCH	0	_	0		0	_	ns	
Read Command Hold Time Referenced to RAS	tRRH	10		10	_	10		ns	
Refresh Period	t <sub>REF</sub>		4	_	4		4	ms	
RAS Pulse Width (Read-Modify-Write Cycle	t <sub>RWS</sub>	170	10000	200	10000	245	10000	ns	
CAS to WE Delay	tCWD	85	_	100	_	125	_	ns	8
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	20	_	25	_	30	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20	_	ns	
Access Time from $\overline{OE}$	tOAC	_	30	_	35	_	40	ns	
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	0	25	0	30	0	40	ns	
OE to Data-in Delay Time	t <sub>ODD</sub>	25	_	30		40	_	ns	
OE Hold Time Referenced to WE	toeh	10	_	15	_	20		ns	




# $\bullet$ Electrical Characteristics and Recommended AC Operating Conditions (continued) (TA = 0 to +70°C, V\_{CC} = 5V $\pm$ 10%, V\_{SS} = 0V)1, 10, 11

Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		T	N
		Min	Max	Min	Max	Min	Max	Unit	Note
Data-in to CAS Delay Time	tDZC	0	_	0	_	0	_	ns	
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
OE to RAS Delay Time	tORD	35	_	40		45	_	ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	40		40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	40	_	40	_	60	ns	10
Access Time from SOE	t <sub>SEA</sub>		25	_	30	_	40	ns	10
SC Pulse Width	t <sub>SC</sub>	10		10		10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10		10		10		ns	
Serial Data-out Hold Time after SC High	t <sub>SOH</sub>	10		10		10	_	ns	
Serial Output Buffer Turn-off Delay from SOE	t <sub>SEZ</sub>	0	25	0	25	0	30	ns	
Serial Data-in Setup Time	tSIS	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	25		ns	
DT to RAS Setup Time	t <sub>DTS</sub>	0	_	0		0		ns	
DT to RAS Hold Time (Read Transfer Cycle)	t <sub>RDH</sub>	80		90	_	110	_	ns	
DT to RAS Hold Time	tDTH	15		15	_	20	_	ns	
DT to CAS Hold Time	t <sub>CDH</sub>	20	_	30	_	45	_	ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	_	5	_	10	_	ns	
First SC to DT Hold Time	t <sub>SDH</sub>	25	_	25	_	30	_	ns	
DT to RAS Delay Time	t <sub>DTR</sub>	10	_	10	_	10	_	ns	
WE to RAS Setup Time	tws	0	_	0	_	0		ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	20	_	ns	
I/O to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
I/O to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	75	ns	
SC to RAS Setup Time	t <sub>SRS</sub>	30	_	40	_	45		ns	
RAS to SC Delay Time	tSRD	25		30		35	_	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60		75	_	ns	
Serial Data Input to DT Delay Time	t <sub>SZD</sub>	0		0	_	0	_	ns	
SOE to RAS Setup Time	t <sub>ES</sub>	0		0	_	0	_	ns	
SOE to RAS Hold Time	t <sub>EH</sub>	15	-	15	_	20	_	ns	
Serial Write Enable Setup Time	tsws	0		0	_	0	_	ns	
Serial Write Enable Hold Time	tswH	35	_	35	_	55	_	ns	
Serial Write Disable Setup Time	tswis	0	T -	0	_	0	_	ns	
Serial Write Disable Hold Time	tswih	35	_	35	_	55	_	ns	
DT to Sout in Low-Z Delay Time	t <sub>DLZ</sub>	5		10	_	10	_	ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max). If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$ exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
  - 5. tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 6. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
  - 7. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 8. tWC, and tCWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if town \ge town (min), the cycle is a read-write and the data output will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 9. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycle and to  $\overline{WE}$  leading edge in delayed write or readmodify-write cycles.
  - 10. Measured with a load circuit equivalent to 2 TTL and 100 pF.
  - 11. After power-up, pause for more than 100 \( \mu \) and execute at least 8 initialization cycles. Then execute at least one logic reset cycle including write mask reset (on the falling edge of RAS, WE = "Low" and I/O<sub>I</sub>-I/O = "High"), and execute one or more transport cycle for initiation of SAM port.

#### **■ TIMING WAVEFORMS**

#### Read Cycle




# • Early Write Cycle




Notes: \*1. When  $\overline{WE}$  is "H" level, then all data on the I/O can be written into the cell. When  $\overline{WE}$  is "L" level, the data on the I/O are not written except for when I/O is "H" level at the falling edge of  $\overline{RAS}$ .

#### • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on  $I/O_1-I/O_4$  can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on  $I/O_5$  are not written except for when  $I/O_5$  = "H" at the falling edge of  $\overline{RAS}$ .

# • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on  $I/O_1-I/O_4$  can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on  $I/O_5$  are not written except for when  $I/O_5$  = "H" at the falling edge of  $\overline{RAS}$ .

# • Page Mode Read Cycle




# • Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on I/O<sub>1</sub>-I/O<sub>4</sub> can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .

# • Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on I/O<sub>1</sub>-I/O<sub>4</sub> can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



#### • Hidden Refresh Cycle



# • Read Transfer Cycle (1)\*1, \*2




Notes: \*1. In the case that the previous data transfer cycle was read transfer.

- \*2. Assume that SOE is "Low".
- \*3. CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.




# • Read Transfer Cycle (2)\*1,\*2



Notes: \*1. In the case that the previous data transfer cycle was read transfer.


- \*2. Assume that SOE is "Low".
- \*3. CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.

# • Pseudo Transfer Cycle




Note: \*1. CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

#### • Write Transfer Cycle




Note: \*1. CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

# • Serial Read Cycle



# • Serial Write Cycle



# • Electrical AC Characteristics (Logic Operation Mode)

Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		TTia	Misto
		Min	Max	Min	Max	Min	Max	Unit	Note
Write Cycle Time	tFRC	230	_	265	_	310	_	ns	
RAS Pulse Width in Write Cycle	t <sub>RFS</sub>	140	10000	165	10000	200	10000	ns	
CAS Pulse Width in Write Cycle	t <sub>CFS</sub>	80	10000	95	10000	105	10000	ns	
CAS Hold Time in Write Cycle	tFCSH	140	_	165		200	_	ns	
RAS Hold Time in Write Cycle	tFRSH	80	_	95	_	105	_	ns	
Page Mode Cycle Time (Write Cycle)	tFPC	100		120	_	135	_	ns	
CAS Hold Time (Logic Operation Set/Reset Cycle)	t <sub>FCHR</sub>	90	_	100		120	_	ns	
$\overline{\text{CAS}}$ Hold Time from $\overline{\text{RAS}}$ Precharge (x4 $\rightarrow$ x1 Set Cycle)	<sup>t</sup> PSCH	10	_	10	_	10	_	ns	

# • Logic Code (FC0-3 are AX0-AX3 in Logic Operation Set Cycle)


-	-			• •	•
ECI	ECO	EC1	FC0	L	OGIC
FC3	FC2	FC1	FCU	Symbol	Write Data
0	0	0	0	0	Zero
0	0	0	1	AND1	Di•Mi
0	0	1	0	AND2	Di∙Mi
0	0	1	1	$X4 \rightarrow X1$	
0	1	0	0	AND3	Di∙Mi
0	1	0	1	THROUGH	Di
0	1	1	0	EOR	Di•Mi + Di•Mi
0	1	1	1	OR1	Di + Mi
1	0	0	0	NOR	<del>Di</del> ∙Mi
1	0	0	1	ENOR	Di∙Mi + Di∙Mi
1	0	1	0	INV1	Di
1	0	1	1	OR2	Di + Mi
1	1	0	0	INV2	Mi
1	1	0	1	OR3	Di + Mi
1	1	1	0	NAND	Di + Mi
1	1	1	1	1	ONE

- → SAM Organization Changes to 1024 x 1
- → Logic Operation Mode Reset

Di :External Data-in

Mi :The Data of the Memory Cell

# • Logic Operation Set Reset Cycle (With CAS Before RAS Refresh)




Notes: \*1. Logic code A<sub>0</sub>-A<sub>3</sub> (A<sub>4</sub>-A<sub>7</sub>: don't care)

\*2. Write mask data.


#### **■ LOGIC OPERATION MODE**

# • Early Write Cycle




Note: \*1. When  $\overline{WE}$  is "high", the all data on the I/O can be written into the cell. When  $\overline{WE}$  is "low", the data on the I/O are not written except for when I/O is "high" at the falling edge of  $\overline{RAS}$ .

# • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is "H" level, all the data on I/O<sub>1-4</sub> can be written into the memory cell. When  $\overline{WE}$  is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of  $\overline{RAS}$ .

#### • Page Mode Write Cycle (Delayed Write)



Note: \*1. When  $\overline{WE}$  is "high", the all data on the I/O can be written into the cell. When  $\overline{WE}$  is "low", the data on the I/O are not written except for when I/O is "high" at the falling edge of  $\overline{RAS}$ .

# • Page Mode Write Cycle (Early Write)



Note: \*1. When WE is "high", the all data on the I/O can be written into the cell. When WE is "low", the data on the I/O are not written except for when I/O is "high" at the falling edge of RAS.

#### **■ DESCRIPTION**

#### 1. LOGIC OPERATION MODE

HM53462 has an internal logic operation unit which makes a process of graphics simple. The logic is determined in "Logic operation set/reset cycle", and the operation is executed in every write cycle succeeding to the logic operation set/reset cycle. In this mode the internal read-modify-write operation is executed and the cell data is converted into the new data given by the logic operation between Din and the old cell data.

#### 2. LOGIC OPERATION SET/RESET CYCLE

A logic operation set/reset cycle is performed by bringing  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  low when  $\overline{\text{RAS}}$  falls (Fig. 1). The logic code and the bits to be masked are determined respectively by AX0-3 state and I/O<sub>1-4</sub> state at the falling edge of  $\overline{\text{RAS}}$ . Furthermore, in this cycle  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh operation is executed, too. In this case of executing the conventional  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh operation,  $\overline{\text{WE}}$  must be high when  $\overline{\text{RAS}}$  falls.

#### 2.1 Logic Code

The logic code is shown in Table 1. When power is turned on, at least one logic reset cycle including write mask reset is required to initialize logic code. If the logic code is (AX3, AX2, AX1, AX0) = (0, 0, 1, 1), the SAM organization is changed converter (Fig. 2). In the case that the SAM organization is changed to 1024 x 1, one data transfer cycle is needed to initialize the SAM selector.

One the SAM organization is changed to 1024 x 1, this code is maintained unless power is turned off.

#### 2.2 Write Mask

HM53462 has two kinds of mask registers (register 1, 2). The register 1 is set by bringing WE low at the falling edge of RAS during the write cycle, and the mask data is available only in this cycle. The register 2 is set by level of I/O in the logic operation set/reset cycle, and the mask data is available until the next logic operation set/reset cycle. If the register 1 is set during the current logic operation mode, the mask data of the register 1 is preferred (that of the register 2 is ignored) and the logic becomes "THROUGH" only in this cycle (Fig. 3).




Figure 1. Logic Operation Set/Reset Cycle

# • Table 1. Logic Code (FC0-FC3 are AX0-AX3 in Logic Operation Set Cycle)

OGIC	L	ECO	EC1	ECO	EGI
Write Data	Symbol	FC0	FC1	FC2	FC3
Zero	0	0	0	0	0
Di∙Mi	AND1	1	0	0	0
Di∙Mi	AND2	0	1	0	0
_	$X4 \rightarrow X1$	1	1	0	0
Di∙Mi	AND3	0	0	1	0
Di	THROUGH	1	0	1	0
<del>Di</del> •Mi + Di• <del>Mi</del>	EOR	0	1	1	0
Di + Mi	OR1	1	1	1	0
Di∙Mi	NOR	0	0	0	1
Di∙Mi + Di∙Mi	ENOR	1	0	0	1
Di	INV1	0	1	0	1
Di + Mi	OR2	1	1	0	1
Mi	INV2	0	0	1	1
Di + Mi	OR3	1	0	1	1
$\overline{\text{Di}} + \overline{\text{Mi}}$	NAND	0	1	1	1
ONE	1	1	1	1	1

- → SAM Organization Changes to 1024 x 1
- → Logic Operation Mode Reset

- Di :External Data-in
- Mi :The Data of the Memory Cell






Figure 2. The Shift Way of SAM Data

# 1) By 4 Mode (SAM Organization: 256 x 4)



# 2) By 1 Mode (SAM Organization: 1024 x 1)






Figure 3. Example of Logic Operation Mode

# HM534251 Series

#### 262,144 x 4-Bit Multiport CMOS Video Random Access Memory

#### **■ DESCRIPTION**

The HM534251 is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

#### **■ FEATURES**

Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability

<-word x 4-bit and SAM	И: 512-word x 4-bit
RAM	100 ns/100 ns/120 ns/150 ns (max)
SAM	30 ns/35 ns/40 ns/50 ns (max)
RAM	190 ns/190 ns/220 ns/260 ns (min)
SAM	30 ns/40 ns/40 ns/60 ns (min)
RAM	385 mW (max)
SAM	358 mW (max)
	40 mW (max)
	RAM

- · High-Speed Page Mode Capability
- Mask Write Mode Capability
- · Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)

RAS Only Refresh
CAS Before RAS Refresh
Hidden Refresh

• TTL Compatible

# **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM534251JP-10	100 ns	400 mil
HM534251JP-11	100 ns	28-pin
HM534251JP-12	120 ns	Plastic SOJ
HM534251JP-15	150 ns	(CP-28D)
HM534251ZP-10	100 ns	400 mil
HM534251ZP-11	100 ns	28-pin
HM534251ZP-12	120 ns	Plastic ZIP
HM534251ZP-15	150 ns	(ZP-28)

# **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>3</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>3</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
v <sub>cc</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	Non Connection


# HM534251ZP Series 150 ns (max) /50 ns (max) 260 ns (min) 85 mW (max) 88 mW (max) 40 mW (max) SDZP28


HM534251JP Series

(CP-28D)


3DCP28D

#### **■ PIN OUT**





#### **■ BLOCK DIAGRAM**



#### **PIN FUNCTION**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM534251.

• Table 1. Operation Cycles of the HM534251

	Input Level Falling Edge	Operation Cycle			
CAS	<u>DT</u> / <u>OE</u>	<u> </u>			
Н	Н	Н	X	RAM Read/Write	
Н	Н	L	X	Mask Write	
Н	L	Н	X	Read Transfer	
Н	L	L	Н	Pseudo Transfer	
Н	L	L	L	Write Transfer	
L	X	Х	Х	CBR Refresh	

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}.$  Column address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{CAS}.$  In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534251 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read

cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a normal write cycle is executed. After that,  $\overline{\text{WE}}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{\text{WE}}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_3$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}/\text{OE}}$  (input pin):  $\overline{\text{DT}/\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC,. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>3</sub> (input/output pins): SI/O's are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle of write transfer cycle, SI/O inputs data.

#### **■ OPERATION OF HM534251**

#### • Operation of RAM Port

**RAM Read Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high, at the falling edge of  $\overline{RAS}$ )

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}}/\overline{\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t<sub>AA</sub>) and  $\overline{\text{RAS}}$  to column address delay time (t<sub>RAD</sub>) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after  $\overline{\text{RAS}}$  is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If  $\overline{\text{WE}}$  is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{WE}$  falling edge. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting  $\overline{OE}$  high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

**High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t\_AA),  $\overline{\text{RAS}}$  to column address delay time (t\_RAD), and access time from  $\overline{\text{CAS}}$  precharge (t\_ACP) are added. In one  $\overline{\text{RAS}}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t\_RASP max (100  $\mu\text{s}$ ).

#### Transfer Operation

HM534251 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ .

They have the following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer

(a) Read transfer cycle: RAM → SAM

(b) Write transfer cycle: RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle: SI/O output

Pseudo transfer cycle, write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address.

**Read Transfer Cycle** (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by setting  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (512 x 4-bit) determined by this cycle is transferred synchronously at the rising of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) is specified between the last SAM access before transfer and  $\overline{DT}/\overline{OE}$  rising edge, and  $t_{SDH}$  (min) between the first SAM access and  $\overline{DT}/\overline{OE}$  rising edge (see Figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after  $t_{RLZ}$  (min) after the  $\overline{RAS}$  falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  low, and  $\overline{\text{SE}}$  high, at the falling edge of  $\overline{\text{RAS}}$ . The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{\text{RAS}}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{\text{RAS}}$  low, therefore, SC should not be raised.






Figure 1. Real Time Read Transfer

Write Transfer Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low,  $\overline{\text{WE}}$  low, and  $\overline{\text{SE}}$  low at the falling edge of  $\overline{\text{RAS}}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

# SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If SE is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

#### **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so  $\overline{\text{SE}}$  high can mask data for SAM.

# Refresh RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1)  $\overline{\text{RAS}}$  only refresh cycle, (2)  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate  $\overline{\text{RAS}}$  such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS Only Refresh Cycle: RAS only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address ( = refresh address) from external circuits. To distinguish this cycle from data transfer cycle. DT/OE should be high at the falling edge of RAS.

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	v <sub>T</sub>	1.0 to + 7.0	v	1
Power Supply Voltage	v <sub>cc</sub>	-0.5 to $+7.0$	v	1
Power Dissipation	P <sub>T</sub>	1.0	W	
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS

# **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	$v_{IH}$	2.4	_	6.5	V	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	1, 2

Notes: 1. All voltage referenced to VSS.

2. -3.0V for pulse width  $\leq 10$  ns.

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	C1	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534251-15		Unit	Test Conditions			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM Port	SAM Port	Note	
Operating	$I_{CC1}$		70	_	70		60	_	55	mA	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Current	I <sub>CC7</sub>	_	120	_	120		100		85	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 2	
Standby	$I_{CC2}$	_	7	_	7	_	7	_	7	mA	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Current	I <sub>CC8</sub>	_	65	_	55		55	_	40	mA	$= v_{IH}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$		
RAS Only	I <sub>CC3</sub>		70		70		60	_	55	mA	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Refresh Current	I <sub>CC9</sub>	_	120	_	120		100		85	mA	$\begin{array}{l} CAS = V_{IH} \\ t_{RC} = Min \end{array}$	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	2	
Page Mode	I <sub>CC4</sub>		80		80		70	_	60	mA	CAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Current	I <sub>CC10</sub>	1	130	_	130		110	_	90	mA	$\frac{\overline{RAS}}{t_{RC}} = V_{IL}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 3	
CAS Before	$I_{CC5}$	_	60		60	_	50	_	40	mA	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$		
RAS Refresh Current	I <sub>CC11</sub>	_	110	_	110		90	_	70	mA	$t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$		
Data	$I_{CC6}$		95	_	95		90	_	85	mA	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Transfer Current	$I_{CC12}$	-	135		135		125		115	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	2	
Input Leakage Current	I <sub>LI</sub>	<del>-</del> 10	10	- 10	10	- 10	10	- 10	10	μΑ				
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ				
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4		2.4	_	2.4	_	v	IO	$I_{OH} = -2  \text{mA}$		
Output Low Voltage	$v_{OL}$	_	0.4		0.4	_	0.4		0.4	v	I <sub>C</sub>	$I_{\rm OL}=4.2{\rm mA}$		

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .




• Capacitance ( $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ , f = 1 MHz, Bias: Clock, I/O =  $V_{CC}$ , Address =  $V_{SS}$ )


Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_	_	5	pF
Clocks	C <sub>I2</sub>	_	_	5	pF
I/O, SI/O	C <sub>I/O</sub>	_	_	7	pF

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )1, 11

#### **Test Conditions**

Input Rise and Fall Time Output Load Input Timing Reference Levels Output Timing Reference Levels 5 ns See Figures 0.8V, 2.4V 0.4V, 2.4V





Note: 1. Including Scope & Jig.

#### **Common Parameters**

Parameter	Count of	HM53	4251-10	HM53	HM534251-11		HM534251-12		HM534251-15		Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190	_	190	_	220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	80	_	90	_	100	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	tRAH	15	_	15	_	15		20	_	ns	
Column Address Setup Time	tASC	0	_	0		0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	20	_	20	_	20		25	_	ns	
RAS to CAS Delay Time	tRCD	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	tRSH	30	_	30	_	35	_	40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	100	_	100	_	120		150	_	ns	
CAS to RAS Pre- charge Time	tCRP	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t <sub>REF</sub>	_	8		8		8		8	ms	

# **Common Parameters** (continued)

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Ont	Note
DT to RAS Setup Time	t <sub>DTS</sub>	0		0	_	0	_	0	_	ns	
DT to RAS Hold Time	t <sub>DTH</sub>	15	<del></del>	15	_	15	_	20	_	ns	
Data-in to $\overline{\text{OE}}$ Delay Time	t <sub>DZO</sub>	0	_	0	_	0	_	0	_	ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0		0		0		0		ns	

# Read Cycle (RAM), Page Mode Read Cycle

		HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	100	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	30	_	30	_	35	_	40	ns	3, 5
Access Time from $\overline{OE}$	tOAC	_	30		30	_	35		40	ns	3
Address Access Time	t <sub>AA</sub>	_	45		45	_	55	_	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>		25		25	_	30	_	40	ns	7
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	25		25		30		40	ns	7
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0		0	_	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	-	0	_	0	_	0		ns	12
Read Command Hold Time Referenced to RAS	trrh	10	_	10	_	10	_	10	_	ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15		20		ns	
Access Time from CAS Precharge	t <sub>ACP</sub>		50	_	50	_	60		75	ns	
RAS Pulse Width in Page Mode	tRASP	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# Write Cycle (RAM), Page Mode Write Cycle

Parameter	C1 -1	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	t <sub>WCS</sub>	0		0		0	_	0	_	ns	9
Write Command Hold Time	t <sub>WCH</sub>	25	_	25	_	25	_	30	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15		15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30	_	30		35	_	40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0		0		0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25		25	_	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	_	0		0		0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	15	_	20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0		0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	10	_	10	_	15	_	20	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15		20	_	ns	
RAS Pulse Width in Page Mode	t <sub>RASP</sub>	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# Read-Modify-Write Cycle

D (1)		HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	**	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	255	_	255	_	295	_	350	_	ns	
RAS Pulse Width	t <sub>RWS</sub>	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	tCWD	65		65	_	75	_	90	_	ns	9
Column Address to WE Delay	t <sub>AWD</sub>	80		80	_	95		120	_	ns	9
OE to Data-in Delay Time	t <sub>ODD</sub>	25	_	25	_	30		40	_	ns	
Access Time from RAS	tRAC		100		100	_	120	_	150	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	30	_	30	_	35		40	ns	3, 5
Access Time from $\overline{OE}$	tOAC	_	30	_	30	_	35	_	40	ns	3
Address Access Time	t <sub>AA</sub>	_	45		45	_	55		70	ns	3, 6
RAS to Column Address Delay	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6



# Read-Modify-Write Cycle (continued)

Parameter	Cb-a1	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	25	_	25	_	30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30		30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30		30		35		40	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	20	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25	_	25		30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0		0		ns	
WE to RAS Hold Time	t <sub>WH</sub>	15		15		15		20		ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	10		10	_	15	_	20	_	ns	

# **Refresh Cycle**

Parameter	Symbol	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umi	Note
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10		10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	20	_	20	_	25	_	30	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10		ns	

# **Transfer Cycle**

Parameter	Symbol	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umi	Note
WE to RAS Setup Time	tws	0	_	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15		15	_	15	_	20	_	ns	
SE to RAS Setup Time	t <sub>ES</sub>	0	_	0	_	0	_	0	_	ns	
SE to RAS Hold Time	t <sub>EH</sub>	15	_	15		15	_	20		ns	
RAS to SC Delay Time	t <sub>SRD</sub>	25		30		30	_	35	_	ns	
SC to RAS Setup Time	t <sub>SRS</sub>	30		40	_	40		45	_	ns	

# Transfer Cycle (continued)

Parameter	Sumbal	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
DT Hold Time from RAS	t <sub>RDH</sub>	80	_	90	_	90	_	110	_	ns	
DT Hold Time from CAS	t <sub>CDH</sub>	20	_	30		30	_	45		ns	
Last SC to DT Delay Time	tSDD	5	_	5	_	5	_	10	_	ns	
First SC to DT Hold Time	tSDH	20		25		25	_	30		ns	
DT to RAS Lead Time	tDTL	50	_	50	_	50		50		ns	
DT Hold Time Referenced to RAS High	<sup>t</sup> DTHH	20		25	_	25		30	_	ns	
DT Precharge Time	t <sub>DTP</sub>	30	_	35	_	35		40		ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60	_	60	_	75	_	ns	
Serial Data Input to RAS Delay Time	t <sub>SZR</sub>		10		10	_	10	_	10	ns	
Serial Output Buffer Turn-off Delay from RAS	tSRZ	10	50	10	60	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5	_	10	_	10	_	10	_	ns	
Serial Clock Cycle Time	tscc	30		40	_	40	_	60	_	ns	
Serial Clock Cycle Time	t <sub>SCC2</sub>	40	_	40	_	40		60		ns	13
Access Time from SC	t <sub>SCA</sub>	_	30		35	_	40	_	50	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10		10		10		10		ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10		ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	20	_	25	_	ns	

#### **Serial Read Cycle**

D	C1-1	HM53-	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	TT!a	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	30		35	_	40	_	50	ns	4
Access Time from SE	t <sub>SEA</sub>	_	25	_	30	_	30	_	40	ns	4
Serial Data-out Hold Time	tsoh	7	_	7	_	7	_	7		ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10		ns	
Serial Output Buffer Turn-off Delay from SE	t <sub>SEZ</sub>		25	_	25	_	25	_	30	ns	7

#### **Serial Write Cycle**

D	611	HM53	4251-10	HM53	4251-11	HM534	251-12	HM534	251-15	TT	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30		40	_	40	_	60	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10		10	_	10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0		0	_	0		0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15		20	_	20		25		ns	
Serial Write Enable Setup Time	t <sub>SWS</sub>	0	_	0		0	_	0		ns	
Serial Write Enable Hold Time	t <sub>SWH</sub>	30		35		35	_	50	_	ns	
Serial Write Dis- able Setup Time	t <sub>SWIS</sub>	0	_	0	_	0		0		ns	
Serial Write Dis- able Hold Time	t <sub>SWIH</sub>	30	_	35	_	35	_	50	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7. t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition (V<sub>OH</sub> 200 mV, V<sub>OL</sub> + 200 mV).
- 8.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 9. When t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or a readmodify-write cycles.
- 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 13. t<sub>CC2</sub> is defined as the last SAM cycle time before read transfer in read transfer cycle (1).




# **TIMING WAVEFORMS**

# • Read Cycle




# • Early Write Cycle



Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


1015

# • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### • Page Mode Read Cycle




#### • Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Hidden Refresh Cycle




# • Read Transfer Cycle (1)1, 2



Notes: 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


# • Read Transfer Cycle (2)




Notes: 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


# • Pseudo Transfer Cycle




# • Write Transfer Cycle



# Serial Read Cycle



# Serial Write Cycle



Notes: 1. When  $\overline{SE}$  is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

2. Address 0 is accessed next to address 511.

# HM534251A Series

#### 262,144-Word x 4-Bit Multiport CMOS Video RAM

#### **■ DESCRIPTION**

The HM534251A is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has write mask function.

#### **■ FEATURES**

Multiport Organization
Asynchronous and Simultaneous Operation of RAM
and SAM Capability
RAM256k-word x 4-bit
SAM512-word x 4-bit
Access Time
RAM80 ns/100 ns (max)
SAM
Cycle Time

Low Power

ctive RAM	360 mW (max)
SAM	280 mW (max)
Standby	38.5 mW (may)


- High-speed Page Mode Capability
- · Mask Write Mode Capability
- Bidirectional Data Transfer Cycle Between RAM and SAM Capability
- · Real Time Read Transfer Cycle Capability
- 3 Variations of Refresh ................................(8 ms/512 cycles)
   RAS Only Refresh
   CAS Before RAS Refresh
   Hidden Refresh
- TTL Compatible

#### **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM534251AJ-8 HM534251AJ-10	80 ns 100 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM534251AZ-8 HM534251AZ-10	80 ns 100 ns	400 mil 28-pin Plastic ZIP (ZP-28)

#### **■ PIN DESCRIPTION**


Pin Name	Function
$A_0 - A_8$	Address Inputs
I/O <sub>0</sub> -I/O <sub>3</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>3</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
$v_{cc}$	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection



#### **■ PIN OUT**



# ■ BLOCK DIAGRAM



#### **PIN FUNCTIONS**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determine the operation cycle of the HM534251A.

• Table 1. Operation Cycles of HM534251A

Input	Level at the	Operation Mode		
CAS	DT/OE	WE	SE	operation wode
L	X	X	X	CBR Refresh
Н	L	L	L	Write Transfer
Н	L	L	Н	Pseudo Transfer
Н	L	H	X	Read Transfer
Н	Н	L	X	Read/Mask Write
Н	Н	Н	X	Read/Write

CAS (input pin): Column address is fetched into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{\text{RAS}}.$  Column address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{\text{CAS}}.$  In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534251A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_3$  (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>3</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

#### **■ OPERATION OF HM534251A**

RAM Read Cycle (DT/OE high and CAS high at the falling edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}/\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t\_AA) and  $\overline{\text{RAS}}$  to column address delay time (t\_RAD) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high and CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after driving  $\overline{\text{RAS}}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{WE}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving OE high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is retained during the page access.

**High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. Note that address access time  $(t_{AA})$ ,  $\overline{RAS}$  to column address delay time  $(t_{RAD})$ , and the access time from  $\overline{CAS}$  precharge  $(t_{ACP})$  are added. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max  $(100~\mu s)$ .



#### • Transfer Operation

The HM534251A provides the read transfer cycle, pseudo transfer cycle and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

 Transfer data between row address and SAM data register (except for pseudo transfer cycle)

Read transfer cycle: RAM to SAM Write transfer cycle: SAM to RAM

(2) Determine SI/O state

Read transfer cycle: SI/O output Pseudo transfer cycle and write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle after power on, and determined for each transfer cycle.

**Read Transfer Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (512 x 4-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT}/\overline{OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge must be satisfied. (See figure 1.)

When read transfer cycle is executed, SI/O becomes output state by first SAM acess. Input must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low and SE high at the falling edge of RAS)

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT}/\text{OE}}$  low,  $\overline{\text{WE}}$  low and  $\overline{\text{SE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . Data should be input to SI/O later than  $t_{\text{SID}}$  (min) after  $\overline{\text{RAS}}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{\text{SRD}}$  (min) after  $\overline{\text{RAS}}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{\text{RAS}}$  low, therefore, SC must not be risen.

Write Transfer Cycle (CAS high, DT/OE low, WE low and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{\text{RAS}}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $\overline{\text{RAS}}$  becomes high. SAM access is inhibited during  $\overline{\text{RAS}}$  low. In this period, SC must not be risen.




Figure 1. Real Time Read Transfer

Data transferred to SAM by read transfer cycle can be written to other address of RAM by write transfer cycle. However, the address to write data must be the same MSB of row address (AX8) as that of the read transfer cycle.

# • SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{\text{SE}}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{\rm SE}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so  $\overline{\rm SE}$  high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS Only Refresh Cycle: RAS only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

#### **MASSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit	Note
Terminal Voltage	$v_{T}$	- 1.0 to + 7.0	v	1
Power Supply Voltage	$v_{cc}$	-0.5  to  +7.0	v	1
Power Dissipation	$P_{T}$	1.0	w	
Operating Temperature	T <sub>opr</sub>	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS.

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width  $\leq 10$  ns.

#### • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol HM534		251A-8 HM534		251A-10	Unit	Test Conditions		
Parameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port	
	I <sub>CC1</sub>	_	65		50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Operating Current	I <sub>CC7</sub>	_	115	_	100	mA	$\begin{array}{l} \text{Cycling} \\ t_{\text{RC}} = \text{Min} \end{array}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
	I <sub>CC2</sub>	_	7	_	7	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Standby Current	I <sub>CC8</sub>		50		50	mA	= V <sub>IH</sub>	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	

# $\bullet$ DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V) (continued)

Parameter	Cumb al	HM534	1251A-8	HM534	251A-10	Unit	Test	Conditions
rarameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port
RAS Only	I <sub>CC3</sub>	_	65	_	50	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Refresh Current	I <sub>CC9</sub>	-	115	_	100	mA	$ \overline{CAS} = V_{IH}  t_{RC} = Min $	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
	I <sub>CC4</sub>	_	70		65	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Page Mode Current	I <sub>CC10</sub>		120		115	mA	$\overline{RAS} = V_{IL}$ $t_{PC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
CAS Defere DAS	I <sub>CC5</sub>	_	55	_	40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
CAS Before RAS Refresh Current	I <sub>CC11</sub>	_	105	_	90	mA	t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
	I <sub>CC6</sub>	_	75		60	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Data Transfer Current	I <sub>CC12</sub>	_	125	_	110	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	μΑ		
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	μΑ		
Output High Voltage	v <sub>oh</sub>	2.4		2.4		V	$I_{OH} = -2  \text{mA}$	
Output Low Voltage	V <sub>OL</sub>		0.4		0.4	v	$I_{OL} = 4.2 \mathrm{mA}$	

Note: 1. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

# • Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_	<del></del>	5	pF
Clock	C <sub>I2</sub>	_	_	5	pF
I/O, SI/O, QSF	C <sub>I/O</sub>		_	7	pF

 $\bullet$  AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%,$  V\_SS = 0V)1,  $^{16}$ 

# **Test Conditions**

Input Rise and Fall Time:

Output Load:

Input Timing Reference Levels: Output Timing Reference Levels: 5 ns

See Figures 0.8V, 2.4V 0.4V, 2.4V

0083-5

Output Load (A) Output Load (B)  $I_{OH} = -2mA$  $I_{OH} = -2mA$  $I_{OL}=4.2mA$ I/0 SI/O 100pF\*1 50pF\*1

Note: \*1. Including scope & jig.

0083-6

# **Common Parameter**

D	C1 -1	HM53	4251A-8	HM534	251A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Onit	Note
Random Read or Write Cycle Time	tRC	150	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	_	25	_	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0	_	ns	
Column Address Hold Time	tCAH	15	_	20	_	ns	
RAS to CAS Delay Time	tRCD	20	60	25	75	ns	2
RAS Hold Time Referenced to CAS	tRSH	20	_	25		ns	
CAS Hold Time Referenced to RAS	t <sub>CSH</sub>	80	_	100	_	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	ns	3
Refresh Period	t <sub>REF</sub>	_	8	_	8	ms	
DT to RAS Setup Time	t <sub>DTS</sub>	0		0	_	ns	
DT to RAS Hold Time	t <sub>DTH</sub>	10	_	15	_	ns	
Data-in to CAS Delay Time	tDZC	0	_	0	_	ns	4
Data-in to OE Delay Time	tDZO	0	_	0	_	ns	4
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	20	_	25	ns	5
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	20	_	25	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

Parameter	Cb.al	HM53	4251A-8	HM534	251A-10	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Ont	Note
Access Time from RAS	tRAC		80	_	100	ns	6, 7
Access Time from CAS	tCAC	_	20	_	25	ns	7, 8
Access Time from $\overline{OE}$	tOAC	_	20	_	25	ns	7
Address Access Time	t <sub>AA</sub>		40	_	45	ns	7, 9
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	l
Read Command Hold Time	tRCH	0	_	0	_	ns	10
Read Command Hold Time Referenced to $\overline{RAS}$	tRRH	10		10		ns	10
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	2
Column Address to RAS Lead Time	tRAL	40	_	45	_	ns	
Column Address to CAS Lead Time	tCAL	40	_	45		ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	45	_	50	ns	
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

# Write Cycle (RAM), Page Mode Write Cycle

Parameter	C11	HM53	4251A-8	HM534	251A-10	TT:4	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0		ns	11
Write Command Hold Time	twcH	15	_	20	_	ns	
Write Command Pulse Width	twp	15	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
WE to RAS Setup Time	tws	0	_	0	_	ns	
WE to RAS Hold Time	twH	10	_	15	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	10	_	15		ns	
OE Hold Time Referenced to WE	toeh	20	_	25	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55		ns	
CAS Precharge Time	t <sub>CP</sub>	10		10	_	ns	
CAS to Data-in Delay Time	t <sub>CDD</sub>	20	_	25		ns	13
Page Mode RAS Pulse Width	trasp	80	100000	100	100000	ns	

# Read-Modify-Write Cycle

Parameter	C1	HM53	4251A-8	HM534	251A-10	TT!4	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRWC	200	_	250	_	ns	
RAS Pulse Width (Read-Modify-Write Cycle)	t <sub>RWS</sub>	130	10000	160	10000	ns	
CAS to WE Delay Time	tCWD	45	_	55	_	ns	14
Column Address to WE Delay Time	t <sub>AWD</sub>	65	_	75	_	ns	14
OE to Data-in Delay Time	t <sub>ODD</sub>	20	_	25		ns	12
Access Time from RAS	tRAC	_	80		100	ns	6, 7
Access Time from CAS	tCAC	_	20	_	25	ns	7, 8
Access Time from OE	tOAC		20	_	25	ns	7
Address Access Time	t <sub>AA</sub>	_	40	_	45	ns	7, 9
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20		25		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	25	_	ns	
Write Command Pulse Width	twp	15		20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
OE Hold Time Referenced to WE	tOEH	20	_	25	_	ns	

# Refresh Cycle

Parameter			4251A-8	HM534	251A-10	Unit	Note
	Symbol	Min	Max	Min	Max	] Unit	Note
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	15	_	20		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10		10		ns	



## HM534251A Series -

## **Read Transfer Cycle**

D		HM53-	4251A-8	HM534	251A-10		Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
DT Hold Time Referenced to RAS	tRDH	70	10000	90	10000	ns	
DT Hold Time Referenced to CAS	t <sub>CDH</sub>	20	_	25	_	ns	
$\overline{DT}$ Hold Time Referenced to Column Address	t <sub>ADH</sub>	30	_	35	_	ns	
DT Precharge Time	t <sub>DTP</sub>	40		45	_	ns	
DT to RAS Delay Time	t <sub>DRD</sub>	70	_	90	_	ns	
SC to RAS Setup Time	t <sub>SRS</sub>	30		30	_	ns	
1'st SC to RAS Hold Time	tSRH	85	_	105		ns	
1'st SC to CAS Hold Time	tsch	30		35	_	ns	
1'st SC to Column Address Hold Time	tSAH	50	_	55	_	ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	_	5		ns	
1'st SC to $\overline{DT}$ Hold Time	t <sub>SDH</sub>	15	_	15	_	ns	
Serial Data-in to 1'st SC Delay Time	t <sub>SZS</sub>	0	_	0	_	ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Time	t <sub>SCP</sub>	10		10	_	ns	
SC Access Time	t <sub>SCA</sub>		25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0		0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45		ns	
DT High Hold Time to RAS Precharge Time	tDTHH	25	_	30		ns	

## Pseudo Transfer Cycle, Write Transfer Cycle

December	01.1	HM53	4251A-8	HM534	251A-10	TT	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
SE Setup Time Referenced to RAS	t <sub>ES</sub>	0	0	0	0	ns	
$\overline{\text{SE}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>EH</sub>	10	_	15		ns	
SC Setup Time Referenced to RAS	tsrs	30	_	30		ns	
RAS to SC Delay Time	tSRD	25	_	25		ns	
Serial Output Buffer Turn-off Time Referenced to $\overline{RAS}$	t <sub>SRZ</sub>	10	45	10	50	ns	
RAS to Serial Data-in Delay Time	tSID	45	_	50		ns	
Serial Clock Cycle Time	tscc	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Time	t <sub>SCP</sub>	10		10		ns	
SC Access Time	t <sub>SCA</sub>	-	25	_	25	ns	15
SE Access Time	t <sub>SEA</sub>		25		25	ns	15
Serial Data-out Hold Time	tsoh	5	_	5	_	ns	
Serial Write Enable Setup Time	tsws	5	_	5	_	ns	
Serial Data-in Setup Time	tsis	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20	_	ns	

#### Serial Read Cycle, Serial Write Cycle

D	C11	HM534	4251A-8	HM534	251A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30		30	-	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10		10	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	25	_	25	ns	15
Access Time from SE	t <sub>SEA</sub>	_	25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5		ns	
Serial Output Buffer Turn-off Time Referenced to SE	$t_{ m SEZ}$	_	20	_	25	ns	5
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	ns	
Serial Write Enable Setup Time	t <sub>SWS</sub>	5	_	5	_	ns	
Serial Write Enable Hold Time	tswH	15	_	20	_	ns	
Serial Write Disable Setup Time	tswis	5	_	5		ns	
Serial Write Disable Hold Time	tswih	15	_	20	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 2. When  $t_{RCD} > t_{RCD}$  (max) and  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
- 3. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input singals. Transition time t<sub>T</sub> is measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t<sub>DZC</sub> (min) or t<sub>DZO</sub> (min) must be satisfied.
- 5. t<sub>OFF1</sub> (max), t<sub>OFF2</sub> (max) and t<sub>SEZ</sub> (max) are defined as the time at which the output achieves the open circuit condition (V<sub>OH</sub> 200 mV, V<sub>OL</sub> + 200 mV).
- 6. Assume that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 10. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 11. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of  $\overline{CAS}$  or  $\overline{WE}$ .
- 13. Either t<sub>CDD</sub> (min) or t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.




#### **■ TIMING WAVEFORMS**

## • Read Cycle




## • Early Write Cycle




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

## Delayed Write Cycle




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

#### • Read-Modify-Write Cycle




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

#### • Page Mode Read Cycle




## • Page Mode Write Cycle (Early Write)




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

## • Page Mode Write Cycle (Delayed Write)




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.


## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Hidden Refresh Cycle




## • Read Transfer Cycle (1)




## • Read Transfer Cycle (2)




## • Pseudo Transfer Cycle




## • Write Transfer Cycle



## • Serial Read Cycle



## • Serial Write Cycle



## HM534252 Series

### 262,144-Word x 4-Bit Multiport CMOS Video RAM

#### **■ DESCRIPTION**

The HM534252 is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function.

It also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

#### **■ FEATURES**


V
it
it
K)
K)
K)
K)
x)
K)

- Logic Operation Mode Capability
- · 2 Types of Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
   RAS Only Refresh
   CAS Before RAS Refresh
- Hidden Refresh


#### **■ PIN DESCRIPTION**


TTL Compatible

Pin Name	Function
$A_0-A_8$	Address Inputs
I/O <sub>0</sub> -I/O <sub>3</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>3</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
$v_{cc}$	Power Supply
$ m V_{SS}$	Ground
NC	No Connection



#### **■ PIN OUT**






#### **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM534252JP-10	100 ns	400 mil
HM534252JP-11	100 ns	28-pin
HM534252JP-12	120 ns	Plastic SOJ
HM534252JP-15	150 ns	(CP-28D)
HM534252ZP-10	100 ns	400 mil
HM534252ZP-11	100 ns	28-pin
HM534252ZP-12	120 ns	Plastic ZIP
HM534252ZP-15	150 ns	(ZP-28)



#### **■ BLOCK DIAGRAM**



#### **■ PIN FUNCTION**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of those signals determine the operation of the HM534252.

#### • Table 1. Operation Cycles of the HM534252

	Input Level Falling Edge		Operation Cycle		
CAS	DT/OE	WE	SE		
Н	Н	H	X	RAM Read/Write	
Н	H	L	X	Mask Write	
Н	L	Н	X	Read Transfer	
Н	L	L	Н	Pseudo Transfer	
Н	L	L	L	Write Transfer	
L	X	Н	X	CBR Refresh	
L	X	L	X	Logic Operation Set/Reset	

Note: X; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}.$  Column address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{CAS}.$  In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534252 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read

cycle.) When  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ , a normal write cycle is executed. After that,  $\overline{WE}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{WE}$  level at the falling edge of  $\overline{RAS}$ . When  $\overline{WE}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{WE}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_3$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}/\text{OE}}$  (input pin):  $\overline{\text{DT}/\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{RAM}}$  and  $\overline{\text{SAM}}$  operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in a serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>3</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

#### **■ OPERATION OF HM534252**

#### Operation of RAM Port

RAM Read Cycle (DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}}/\overline{\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data outputs through I/O pin. At the falling edge of RAS,  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (tAA) and  $\overline{\text{RAS}}$  to column address delay time (tRAD) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When CAS and WE are set low after RAS is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written, WE should be high at the falling edge of RAS to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If  $\overline{\text{WE}}$  is set low after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{\text{WE}}$  falling edge. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{\text{OE}}$  in high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting OE high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle, So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle (DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore address access time  $(t_{AA})$ ,  $\overline{\text{RAS}}$  to column address delay time  $(t_{RAD})$ , and access time from  $\overline{\text{CAS}}$  precharge  $(t_{ACP})$  are added. In one  $\overline{\text{RAS}}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RAS}$  max (10  $\mu$ s).

#### **Transfer Operation**

The HM534252 provides the transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ .

They have following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer(a) Read transfer cycle:RAM → SAM
  - (b) Write transfer cycle:RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O) Read transfer cycle: SI/O output Pseudo transfer cycle, write transfer cycle: SI/O input

) Determine first SAM address to acc

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

**Read Transfer Cycle** (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (512 x 4-bit) determined by this cycle is transferred synchronously at the rising edge of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address.

This cycle can access SAM serially even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) is specified between the last SAM access before transfer and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge, and  $t_{SDH}$  (min) between the first SAM access and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge (see figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data outputs after t<sub>RLZ</sub> (min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{CAS}$  is high  $\overline{DT/OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high, at the falling edge of  $\overline{RAS}$ . The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{RAS}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC should not be raised.






Figure 1. Real Time Read Transfer

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{\text{RAS}}$ . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high. SAM access is inhibited during  $\overline{\text{RAS}}$  low. In this period, SC should not be raised.

#### • SAM Port Operation

#### **Serial Read Cycle**

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If SE is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

#### **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so  $\overline{\text{SE}}$  high can mask data for SAM.

#### Refresh

### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS Only Refresh Cycle: RAS only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because CAS internal circuits don't operate. To distinguish this cycle from data transfer cycle, DT/OE should be high at the falling edge of RAS.

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address does not need to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS only refresh cycles because CAS circuits don't operate. To distinguish this cycle from logic operation set/reset cycle, WE should be high at the falling edge of RAS.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

#### **Logic Operation Mode**

The HM534252 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read modify write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

# **Logic Operation Set/Reset Cycle** ( $\overline{CAS}$ and $\overline{WE}$ Low at the falling edge of $\overline{RAS}$ )

In logic operation set/reset cycle, the following operations are performed at the same time; (1) Selection of logic operations and logic operation mode set/reset, (2) Mask data programming, (3) CAS before RAS refresh.

Figure 2 shows the timing for logic operation set/reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of RAS respectively. When write cycle is performed after this cycle, the logic operation write cycle

starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modi-fy-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one RAS cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data"

#### Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0-A3 levels at the falling edge of  $\overline{\text{RAS}}$ . (A4-A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0, 1, 0, 1) resets the logic operation mode. When write cycle is performed after than, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of  $\overline{\text{RAS}}$  in logic operation set/reset cycle when mask data is not used.

#### (2) Mask data programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset



## • Table 2. Logic Code

	Logic	Code		Sh-a1	Note	
A3	A2	A1	A0	Symbol	Write Data	Note
0	0	0	0	Zero	0	
0	0	0	1	AND1	Di • Mi	
0	0	1	0	AND2	<del>Di</del> • Mi	Logic Operation Mode Set
0	0	1	1	_	Mi	
0	1	0	0	AND3	Di • <del>Mi</del>	
0	1	0	1	THROUGH	Di	Logic Operation Mode Reset
0	1	1	0	EOR	<del>Di</del> • Mi + Di • <del>Mi</del>	
0	1	1	1	OR1	Di • Mi	
1	0	0	0	NOR	<del>Di</del> • <del>Mi</del>	
1	0	0	1	ENOR	Di • Mi + <del>Di</del> • <del>Mi</del>	
1	0	1	0	INV1	Ūi	Logic Operation Made Set
1	0	1	1	OR2	<u>Di</u> + Mi	Logic Operation Mode Set
1	1	0	0	INV2	Mi	
1	1	0	1	OR3	Di + Mi	
1	1	1	0	NAND	<del>Di</del> + <del>Mi</del>	
1	1	1	1	One	1	

Notes: Di; External data-in

Mi; The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function



Also, temporary mask data is programmed by falling WE at the falling edge of FAS in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

# Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed internally.

- (1) Reading memory data in given address into internal bus.
- (2) Performing operation between input data and memory data.
- (3) Writing the result of (2) into address given by (1).




Figure 4. Sequence of Raster Operation

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	$v_{T}$	-1.0  to  +7.0	v	1
Power Supply Voltage	v <sub>cc</sub>	-0.5  to  +7.0	v	1
Power Dissipation	P <sub>T</sub>	1.0	W	
Operating Temperature	T <sub>opr</sub>	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to V<sub>SS</sub>.

#### **ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.



<sup>2.</sup> -3.0V for pulse width  $\leq 10$  ns.

## $\bullet$ DC Characteristics (T\_A = 0 to 70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)

Danamatan	Sb al	HM534	252-10	HM534	1252-11	HM534	1252-12	HM534	252-15	Unit	Te	st Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umi	RAM Port	SAM Port	Note
Operating	I <sub>CC1</sub>		70		70	-	60	_	55	mA	RAS,	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC7</sub>	_	120	_	120	-	100	_	85	mA	$\frac{\text{CAS Cycling}}{t_{\text{RC}}} = \text{Min}$	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 2
Standby	I <sub>CC2</sub>	_	7	-	7		7	_	7	mA	RAS.	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC8</sub>	-	65	_	55	_	55	_	40	mA	$\frac{RAS}{CAS} = V_{IH}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
RAS Only	$I_{CC3}$	_	70	_	70	_	60	_	55	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Refresh Current	I <sub>CC9</sub>	-	120	_	120		100	_	85	mA	$\frac{\overline{CAS}}{t_{RC}} = V_{IH}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	2
Page Mode	I <sub>CC4</sub>	_	80		80	_	70		60	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC10</sub>		130	_	130	_	110	_	90	mA	$\begin{vmatrix} RAS = V_{IL} \\ t_{RC} = Min \end{vmatrix} \begin{vmatrix} \overline{SE} \\ t_{SC} \end{vmatrix}$	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 3
CAS Before RAS	I <sub>CC5</sub>		60	_	60	_	50	_	40	mA		$SC = V_{IL}, \overline{SE} = V_{IH}$	
Refresh Current	I <sub>CC11</sub>	-	110	_	110	_	90	_	70	mA	t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Data Transfer	$I_{CC6}$		95	_	95		90	_	85	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC12</sub>	_	135		135	_	125	_	115	mA	$\begin{array}{l} \text{Cycling} \\ t_{\text{RC}} = \text{Min} \end{array}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	2
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ			
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μΑ			
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4	_	2.4	_	2.4		v	$I_{OH} = -2$	mA	
Output Low Voltage	V <sub>OL</sub>	_	0.4	_	0.4	_	0.4	_	0.4	v	$I_{\rm OL}=4.2~{\rm m}$	A	

Notes: 1.  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

- 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .


## ullet Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_	_	5	pF
Clock	C <sub>I2</sub>			5	pF
I/O, SI/O	C <sub>I/O</sub>	_	_	7	pF

## $\bullet$ AC Characteristics (T\_A = 0 to +70°C, $V_{CC}$ = 5V $\pm 10\%,\,V_{SS}$ = 0V)(1, 11)

#### **Test Conditions**

Input Rise and Fall Time 5 ns
Output Load See figures
Input Timing Reference Levels 0.8V, 2.4V
Output Timing Reference Levels 0.4V, 2.4V



Note: \*1. Including scope & jig.

#### **Common Parameter**

Parameter	Symbol	HM534	4252-10	HM534	4252-11	HM534	1252-12	HM534	4252-15	Unit	Note
Tarameter	Symoon	Min	Max	Min	Max	Min	Max	Min	Max		11010
Random Read or Write Cycle Time	t <sub>RC</sub>	190	_	190	_	220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	80	_	90	_	100	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	15	_	20		ns	
Column Address Setup Time	t <sub>ASC</sub>	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	20	_	20	_	20	_	25		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t <sub>RSH</sub>	30	_	30	_	35	_	40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	100		100	_	120	_	150	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10		ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t <sub>REF</sub>	_	8	_	8		8	_	8	ms	
DT to RAS Setup Time	t <sub>DTS</sub>	0		0		0		0		ns	
DT to RAS Hold Time	t <sub>DTH</sub>	15	_	15	_	15		20		ns	
Data-in to OE Delay Time	t <sub>DZO</sub>	0		0		0	_	0		ns	
Data-in to CAS Delay Time	tDZC	0	_	0		0		0		ns	

## Read Cycle (RAM), Page Mode Read Cycle

Parameter	0 1 . 1	HM534	1252-10	HM534	1252-11	HM534	4252-12	HM534	4252-15	TT:4	NT.4.
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	100	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	tCAC		30	_	30	_	35	_	40	ns	3, 5
Access Time from $\overline{OE}$	tOAC	_	30	_	30	_	35	_	40	ns	3
Address Access Time	t <sub>AA</sub>	_	45	_	45		55	_	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	25		25	_	30		40	ns	7
Output Buffer Turn-off Delay Referenced to $\overline{OE}$	t <sub>OFF2</sub>	_	25	_	25		30	_	40	ns	7
Read Command Setup Time	tRCS	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time	tRCH	0	_	0	_	0		0		ns	12
Read Command Hold Time Referenced to RAS	tRRH	10	_	10	_	10	_	10		ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55		65	_	80		ns	
CAS Precharge Time	t <sub>CP</sub>	10		10	_	15	_	20		ns	
Access Time from CAS Precharge	t <sub>ACP</sub>		50		50		60	_	75	ns	

## Write Cycle (RAM), Page Mode Write Cycle

ъ .		HM534	4252-10	HM53	4252-11	HM534	4252-12	HM534	252-15		\
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	0	_	ns	9
Write Command Hold Time	twcH	25	_	25	_	25	_	30		ns	
Write Command Pulse Width	twp	15	_	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	tRWL	30	_	30	_	35	_	40		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30		30	_	35		40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0	_	0		ns	
WE to RAS Hold Time	twH	15	_	15	_	15	_	20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15		15	_	20	_	ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	10	_	10	_	15	_	20		ns	
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10	_	15		20		ns	

## Read-Modify-Write Cycle

D	6 1.1	HM53	4252-10	HM53	4252-11	HM53	4252-12	HM53	4252-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read Modify Write Cycle Time	tRWC	255		255	_	295	-	350		ns	
RAS Pulse Width	t <sub>RWS</sub>	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	tCWD	65	_	65	_	75	_	90	_	ns	9
Column Address to WE Delay	t <sub>AWD</sub>	80	_	80	_	95	_	120	_	ns	9
OE to Data-in Delay Time	todd	25	_	25	_	30	_	40	_	ns	
Access Time from RAS	tRAC	_	100	_	100	_	120		150	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	30	_	30	_	35	_	40	ns	3, 5
Access Time from OE	tOAC		30		30	_	35		40	ns	3
Address Access Time	t <sub>AA</sub>	_	45	_	45		55	_	70	ns	3, 6
RAS to Column Address Delay	tRAD	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t <sub>OFF2</sub>	_	25	_	25	_	30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	30		35		40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30		30	_	35	_	40	_	ns	
Write Command Pulse Width	twp	15		15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25		25	_	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0		0	_	ns	
WE to RAS Hold Time	twH	15		15	_	15	_	20		ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15		15	_	15	_	20		ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	10		10	_	15	_	20		ns	

## Refresh Cycle

Parameter	Cumb at	HM534	4252-10	HM534	4252-11	HM534	1252-12	HM534	1252-15	T I : 4	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10		10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh)	tCHR	20	_	20	_	25	_	30	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10		10	_	10	_	10		ns	

## **Transfer Cycle**

n	6 1 1	HM534	4252-10	HM534	1252-11	HM534	4252-12	HM534	1252-15		<b>N</b> T .
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
WE to RAS Setup Time	tws	0	_	0	_	0	_	0	_	ns	
WE to RAS Hold Time	twH	15		15	_	15		20	_	ns	
SE to RAS Setup Time	t <sub>ES</sub>	0	_	0		0		0	_	ns	
SE to RAS Hold Time	t <sub>EH</sub>	15	_	15	_	15		20	_	ns	
RAS to SC Delay Time	tSRD	25		30	_	30	_	35		ns	
SC to RAS Setup Time	t <sub>SRS</sub>	30	_	40		40	_	45	_	ns	
DT Hold Time from RAS	t <sub>RDH</sub>	80	_	90	_	90	_	110	_	ns	
DT Hold Time from CAS	t <sub>CDH</sub>	20	_	30	-	30	_	45	_	ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	_	5	_	5	_	10	_	ns	
First SC to DT Hold Time	t <sub>SDH</sub>	20	_	25	-	25	_	30	_	ns	
DT to RAS Lead Time	t <sub>DTL</sub>	50	_	50	_	50	_	50	_	ns	
DT Hold Time Referenced to RAS High	t <sub>DTHH</sub>	20	_	25	_	25		30	_	ns	
DT Precharge Time	t <sub>DTP</sub>	30	_	35	_	35		40		ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50		60	_	60		75		ns	
Serial Data Input to RAS Delay Time	t <sub>SZR</sub>	_	10		10	_	10	_	10	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5	_	10	_	10	_	10	_	ns	
Serial Clock Cycle Time	tscc	30	_	40	_	40	_	60	_	ns	
Serial Clock Cycle Time	t <sub>SCC2</sub>	40	_	40	_	40	_	60	_	ns	13
Access Time from SC	t <sub>SCA</sub>	_	30	_	40	_	40	_	50	ns	4
Serial Data-out Hold Time	tsoh	7	_	7	_	7	_	7		ns	4
SC Pulse Width	t <sub>SC</sub>	10		10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10		ns	
Serial Data-in Setup Time	tSIS	0		0	_	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15		20	_	20		25	_	ns	

## **Serial Read Cycle**

Parameter	Cromb al	HM534252-10		HM53	4252-11	HM53	4252-12	HM534	4252-15	Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>		30		40	_	40	_	50	ns	4
Access Time from SE	t <sub>SEA</sub>		25	_	30	_	30	_	40	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7		7		ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10		10	_	10	_	10	_	ns	
Serial Output Buffer Turn-off Delay from $\overline{SE}$	t <sub>SEZ</sub>	_	25	_	25	_	25		30	ns	7

1057

#### **Serial Write Cycle**

D	G11	HM53	4252-10	HM534	4252-11	HM53	4252-12	HM534	4252-15	Unit	NI
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ont	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	40	_	60	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10		10	_	10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	0		0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	20	_	25		ns	
Serial Write Enable Setup Time	tsws	0	_	0	_	0		0		ns	
Serial Write Enable Hold Time	t <sub>SWH</sub>	30	_	35	_	35		50		ns	
Serial Write Disable Setup Time	t <sub>SWIS</sub>	0		0		0		0	_	ns	
Serial Write Disable Hold Time	tswih	30		35		35	_	50		ns	

#### **Logic Operation Mode**

Parameter	C11	HM53	1252-10	HM53	4252-11	HM53	4252-12	HM53	4252-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umit	Note
CAS Hold Time (Logic Operation Set/Reset Cycle)	tFCHR	90		90	_	100		120		ns	
RAS Pulse Width in Write Cycle	t <sub>RFS</sub>	140	10000	140	10000	165	10000	200	10000	ns	
CAS Pulse Width in Write Cycle	t <sub>CFS</sub>	60	10000	60	10000	70	10000	80	10000	ns	
CAS Hold Time in Write Cycle	tFCSH	140	_	140	_	165		200		ns	
RAS Hold Time in Write Cycle	tFRSH	60		60	_	70	_	80	_	ns	
Write Cycle Time	tFRC	230	_	230	_	265	_	310		ns	
Page Mode Cycle Time (Write Cycle)	t <sub>FPC</sub>	85		85		100	_	120	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 1. AC measurements assume v<sub>1</sub> = 5 ns.
- Assume that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds that value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7. t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition (V<sub>OH</sub> 200 mV, V<sub>OL</sub> + 200 mV).
- 8. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 9. When t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or readmodify-write cycles.
- 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 13. t<sub>SCC2</sub> is defined as the last SAM cycle time before read transfer in read transfer cycle (1).




#### **■ TIMING WAVEFORMS**

## • Read Cycle




## • Early Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Page Mode Read Cycle




### • Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


## • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle



## • Hidden Refresh Cycle




## • Read Transfer Cycle (1)\*1,\*2



Notes: \*1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

- \*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)
- \*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

## • Read Transfer Cycle (2)\*1, \*2




Notes: \*1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

\*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


<sup>\*3.</sup> CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

## • Pseudo Transfer Cycle




Note: \*1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

## • Write Transfer Cycle




Note: \*1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

## • Serial Read Cycle




## • Serial Write Cycle



Notes: \*1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

\*2. Address 0 is accessed next to address 511.


## • Logic Operation Set/Reset Cycle



\*1. Logic code A0-A3. \*2. Write mask data. Notes:


## ■ LOGIC OPERATION MODE TIMING WAVEFORMS

#### • Early Write Cycle




Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Page Mode Write Cycle (Delayed Write)



Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Page Mode Write Cycle (Early Write)



Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# HM534253 Series


# 262,144-Word x 4-Bit Multiport CMOS Video RAM


#### **■ DESCRIPTION**

The HM534253 is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. In addition, it has two new functions. Flash write clears the data of one row in one cycle in RAM. Special read transfer internally detects that the last address in SAM is read and transfers the next data of one row automatically from RAM if a transfer cycle has previously been executed. These functions make it easier to use the HM534253.

#### **■ FEATURES**

Multiport Organization	Multiport Org
Asynchronous and Simultaneous Operation of RAM and SAM Capability	Asynchr
RAM256k-word x 4-Bit	RAM
SAM	SAM
• Access Time RAM	<ul> <li>Access Time</li> </ul>
SAM	•
• Cycle Time RAM	<ul> <li>Cycle Time</li> </ul>
SAM30 ns/40 ns/60 ns (min)	•
Low Power	<ul> <li>Low Power</li> </ul>
Active RAM385 mW (max)	Active
SAM275 mW (max)	•
Standby40 mW (max)	Standby
High-Speed Page Mode Capability	High-Speed





HM534253JP Series

(CP-28D) HM534253ZP Series

(ZP-28)

3DCP28D

3D7P28

- Bidirectional Data Transfer Cycle
- Between RAM and SAM Capability
- Special Read Transfer Cycle Capability
- · Flash Write Cycle Capability

Mask Write Mode Capability

- 3 Variations of Refresh (8 ms/512 cycles) RAS Only Refresh CAS Before RAS Refresh Hidden Refresh
- TTL Compatible

# **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM534253JP-10	100 ns	400 mil 28-pin
HM534253JP-12	120 ns	Plastic SOJ
HM534253JP-15	150 ns	(CP-28D)
HM534253ZP-10	100 ns	400 mil 28-pin
HM534253ZP-12	120 ns	Plastic ZIP
HM534253ZP-15	150 ns	(ZP-28)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>3</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>3</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Data Register Empty Flag
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection



#### **■ BLOCK DIAGRAM**



#### **■ PIN FUNCTION**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HMS34253.

# • Table 1. Operation Cycles of the HM534253

Inpu	t Level at the	Falling	Edge of	RAS	Operation
CAS	DT/OE	WE	SE	DSF	Cycle
Н	Н	Н	X	L	RAM Read/Write
Н	Н	Н	X	Н	Color Register Set
Н	Н	L	X	L	Mask Write
Н	Н	L	X	Н	Flash Write
Н	L	Н	х	L	Special Read Initialization
Н	L	Н	х	Н	Special Read Transfer
Н	L	L	Н	X	Pseudo Transfer
Н	L	L	L	X	Write Transfer
L	X	X	X	X	CBR Refresh

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}.$  Column address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{CAS}.$  In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$  (input pin):  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM534253 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read

cycle.) When  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ , a normal write cycle is executed. After that,  $\overline{WE}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{WE}$  level at the falling edge of  $\overline{RAS}$ . When  $\overline{WE}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{WE}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_3$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write and flash write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{RAM}}$  and  $\overline{\text{SAM}}$  operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>3</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a special read transfer cycle or special read initialization cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special data input flag pin. It is set to high when new functions such as color register set, special read transfer, and flash write, are used.



QSF (output pin): The HM534253 has a double buffer organization which includes two SAM data registers to relax the restriction of timings of  $\overline{\text{DT}}/\overline{\text{DE}}$  and SC in real time transfer cycle. QSF flag turns high when output from one of SAM data registers finished (data register empty flag). If the condition is detected and special read transfer cycle is executed, data is transferred to the empty register. SC (serial clock) and data transfer cycle can be set asynchronously because detection of the last address in SAM and change of data register are executed automatically in the chip. It makes the system design flexible.

#### **■ OPERATION OF HM534253**

# Operation of RAM Port

RAM Read Cycle (DT/OE high, CAS high, DSF low at the falling edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}/\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t\_{AA}) and  $\overline{\text{RAS}}$  to column address delay time (t\_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read Modify Write) (DT/OE high, CAS high, DSF low at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after driving  $\overline{\text{RAS}}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If  $\overline{\text{WE}}$  is set low after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{\text{WE}}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{\text{OE}}$  in high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read modify write cycle and enables read/write to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{OE}$  high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

**High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high, DSF low at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t\_AA),  $\overline{\text{RAS}}$  to column address delay time (t\_RAD), and access time from  $\overline{\text{CAS}}$  precharge (t\_ACP) are added. In one  $\overline{\text{RAS}}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t\_RAS max (10  $\mu\text{s}$ ).

- Flash Write Function (See figure 1)
- Color Register Set Cycle (CAS•DT/OE•WE high, DSF high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle. 4 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it preserves the data until reset. The data set is just as same as in the usual write cycle except that DSF is set high at the falling edge of RAS, and early write and delayed write cycle can be executed. In this cycle, memory array access is not executed, so it is unnecessary to give row and column addresses.

 Flash Write Cycle (CAS\*DT/OE high, WE low, DSF high at the falling edge of RAS)

In a flash write cycle, a row of data (512 x 4 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also possible to mask I/O in this cycle. When  $\overline{\text{CAS-DT/OE}}$  is set high,  $\overline{\text{WE}}$  is low, and DSF is high at the falling edge of  $\overline{\text{RAS}}$ , this cycle starts. Then, the row address to clear is given to row address and mask data is to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is preserved. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time.






Figure 1. Use of Flash Write

#### Transfer Operation

The HM534253 provides the special read initialization cycle, special read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have the following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
  - (a) Special read initialization cycle,Special read transfer cycle: RAM → SAM

(b) Write transfer cycle: RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O) Special read initialization cycle: SI/O output

Pseudo transfer cycle, write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Special Read Initialization Cycle (CAS high, DT/OE low, WE high, DSF low at the falling edge of RAS)

If CAS is high, DT/OE is low, WE high, and DSF low at the falling edge of RAS, this cycle becomes a special read initialization cycle. Special read initialization is used (1) to start special read transfer operation and (2) to switch SAM input/output pin (SI/O), set in input state by pseudo transfer cycle or write transfer cycle, to output state.

If the clock is set as mentioned before, address of SAM transfer word line is set to row address and first SAM address to access (SAM start address) to column address, it becomes possible to execute SAM read after  $t_{SRD}$  (min) after  $\overline{RAS}$  is high. In this cycle, SI/O outputs uncertain data after the  $\overline{RAS}$  falling edge. So when SAM is in input state before executing this cycle, it is necessary to stop input before the  $\overline{RAS}$  falling edge.

SAM access is inhibited while  $\overline{\text{RAS}}$  is low in this cycle. SC should not be raised during  $\overline{\text{RAS}}$  low.

Special Read Transfer Cycle (CAS high, DT/OE low, WE high, DSF high at the falling edge of RAS)

Ordinary multiport video RAM has some problems; (1) severe limitation on timings between processor clock  $\overline{DT}/\overline{OE}$  and CRT clock SC, (2) complicated external control circuit to detect SAM last address externally and to insert transfer cycle synchronously. Special read transfer cycle makes it possible to relax the timing limitations and to set serial clock (SC) and transfer cycle perfectly synchronously.

Figure 2 shows the block diagram for a special read transfer. SAM double buffers are composed of two data registers (DR). When data is read out from DR0 serially, special read transfer cycle transfers a row of RAM data, which will be read from SAM next, to DR1.

The end of data read from DR0 is detected internally and data register switching circuit automatically switches to DR1 output. So data can be output continuously.

Figure 3 shows special read transfer operation sequence. QSF flag indicates that reading out from data register has finished (data register empty flag), and special read transfer can be executed while QSF is high. At first, special read operation starts by executing a special read initialization cycle. So QSF becomes high, the processor gives row address and SAM start address, which is need next, to the memory, and inserts a special read transfer cycle. Data register becomes full after a special read transfer cycle, so QSF becomes low during the cycle. When the last SAM address is accessed, QSF becomes high and the data register, which outputs from the next SAM address, changes, and serial access can be executed.

By executing these handshakes, serial clock and transfer cycle can be executed perfectly asynchronously, and flexibility of the system design is improved.

Special read transfer cycle is set by making  $\overline{\text{CAS}}$  high,  $\overline{\text{DT}/\text{OE}}$  low,  $\overline{\text{WE}}$  high, and DSF high at the falling edge of  $\overline{\text{RAS}}$  (same as for special read initialization cycle except DSF). Like in other transfer cycles, the address of the word line to transfer into data register is specified by row address and SAM start is specified by column address. When the last SAM address data is output, the next data is output from the SAM start address specified by this  $\overline{\text{RAS}}$  cycle. This transfer cycle can be executed asynchronously with SAM cycle. However, it is necessary to execute SAM access after  $\overline{\text{RAS}}$  becomes high after SAM start address is specified by  $\overline{\text{RAS}}$  cycle. (See figure 4.)

QSF should be high at the falling edge of RAS to execute a special read transfer cycle. A cycle whose QSF is low is neglected (refresh is executed). When the previous transfer cycle is a pseudo transfer or write transfer cycle and SI/O is in input state, special read transfer cycle cannot be used (neglected). Special read initialization cycle is required to switch SI/O to output state.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high, at the falling edge of RAS. The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{RAS}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high, like in the special read initialization cycle. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{\text{RAS}}$ . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{\text{SRD}}$  (min) after  $\overline{\text{RAS}}$  becomes high. SAM access is inhibited during  $\overline{\text{RAS}}$  low. In this period, SC should not be raised.






Figure 2. Block Diagram for Special Read Transfer




Figure 3. Special Read Transfer Operation Sequence




Figure 4. The Restriction of Special Read Transfer

#### ■ SAM PORT OPERATION

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is special read initialization cycle or special read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When the last address is accessed at the state of QSF low (data register is full), it is signaled to external circuits that special read transfer is enabled by making QSF high. Next, after SAM access, output data register is switched, then the row address data given by previous special read transfer cycle is output from the SAM start address. If special read transfer isn't performed (QSF high), the column address 0 of the same row address is accessed after the last address is accessed.

# Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If \$\overline{SE}\$ is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so \$\overline{SE}\$ high can be used to mask data for SAM.

#### **■ REFRESH**

#### RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

 $\overline{\text{RAS}}$  Only Refresh Cycle:  $\overline{\text{RAS}}$  only refresh cycle is performed by activating only  $\overline{\text{RAS}}$  cycle with  $\overline{\text{CAS}}$  fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because  $\overline{\text{CAS}}$  internal circuits don't operate. To distinguish this cycle from data transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$ .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in RAS only refresh cycles because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

# **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V <sub>T</sub>	- 1.0 to + 7.0	v	1
Power Supply Voltage	v <sub>cc</sub>	-0.5  to  +7.0	v	1
Power Dissipation	P <sub>T</sub>	1.0	w	
Operating Temperature	T <sub>opr</sub>	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS

# **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } + 70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4		6.5	V	1
Input Low Voltage	V <sub>IL</sub>	- 0.5		0.8	V	1, 2

Notes: 1. All voltages referenced to V<sub>SS</sub>.

2. -3.0V for pulse width  $\leq 10$  ns.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to $+70^{\circ}\text{C},\,\text{V}_{\text{CC}}$ = 5V $\pm10\%,\,\text{V}_{\text{SS}}$ = 0V)

Domonoston	Counch of	HM53	4253-10	HM53	4253-12	HM534	253-15	Timia	Test	Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	RAM Port	SAM Port	
Operating	I <sub>CC1</sub>		70		60	_	50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	$I_{CC7}$	_	120	_	100	_	80	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Standby	$I_{CC2}$	-	7		7	_	7	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC8</sub>		50		40	_	30	mA	= V <sub>IH</sub>	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
RAS Only	$I_{CC3}$		60		50		40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Refresh Current	I <sub>CC9</sub>		110	_	90	_	70	mA	$\frac{\overline{CAS} = V_{IH}}{t_{RC} = Min}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Page Mode	I <sub>CC4</sub>		65		55	_	45	mA	CAS Cycling	$SC, \overline{SE} = V_{IH}$	
Current	I <sub>CC10</sub>		115		95		75	mA	$\overline{RAS} = V_{IL}$ $t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
CAS Before	I <sub>CC5</sub>		60		50		40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
RAS Refresh Current	I <sub>CC11</sub>	-	110	_	90		70	mA	$t_{RC} = Min$	$\overline{\text{SE}} = V_{\text{IL}}$ , SC Cycling $t_{\text{SCC}} = \text{Min}$	
Data	I <sub>CC6</sub>		90		90		90	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Transfer Current	I <sub>CC12</sub>		125	_	125	_	125	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ			
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	μΑ			
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4		2.4		v	$I_{OH} = -2 \text{ mA}$		
Output Low Voltage	v <sub>OL</sub>	_	0.4	_	0.4	_	0.4	v	$I_{OL} = 4.2 \text{ mA}$		


# ullet Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_		5	pF
Clock	C <sub>12</sub>	_	_	5	pF
I/O, SI/O	C <sub>I/O</sub>	_	_	7	pF

# $\bullet$ AC Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)1. 11 Test Conditions

Input Rise and Fall Time Output Load Input Timing Reference Levels Output Timing Reference Levels

5 ns See Figures 0.8V, 2.4V 0.4V, 2.4V



Note: \*1. Including scope & jig.

# **Common Parameters**

Parameter	G 1 1	HM534	4253-10	HM534	<del>1</del> 253-12	HM534	253-15	Unit	N7
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190	_	220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	90	_	100	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	20	_	ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	tRCD	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	trsh	30	_	35	_	40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	100	_	120	_	150		ns	
CAS to RAS Precharge Time	tCRP	10		10	_	10		ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	8
Refresh Period	t <sub>REF</sub>		8	_	8	_	8	ms	
DT to RAS Setup Time	t <sub>DTS</sub>	0	_	0		0	_	ns	
DT to RAS Hold Time	tDTH	15	_	15		20	_	ns	
DSF to RAS Setup Time	t <sub>SPS</sub>	0	_	0	_	0	_	ns	
DSF to RAS Hold Time	tSPH	25	_	25	_	30		ns	
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0		0		0		ns	

# Read Cycle (RAM), Page Mode Read Cycle

D .	c 1 1	HM53	4253-10	HM53	4253-12	HM534	253-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	30	_	35	_	40	ns	3, 5
Access Time from $\overline{OE}$	tOAC	_	30	_	35		40	ns	3
Address Access Time	t <sub>AA</sub>	_	45	_	55	_	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	0	25	0	30	0	40	ns	7
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	0	25	0	30	0	40	ns	7
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	_	0		0	_	ns	12
Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	10		10	_	10		ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55	_	65	_	80		ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50		60		75	ns	

# Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

D	C11	HM53	HM534253-10		4253-12	HM534	253-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Onit	Note
Write Command Setup Time	twcs	0	_	0		0	_	ns	9
Write Command Hold Time	twch	25		25	_	30		ns	
Write Command Pulse Width	twp	15	_	20		25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30	_	35		40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0		ns	
WE to RAS Hold Time	twH	15	_	15	_	20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	tOEH	10	_	15		20	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20	_	ns	

# HM534253 Series

# **Read-Modify-Write Cycle**

Demonster	C1	HM53	4253-10	HM53	4253-12	HM534	253-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRWC	255		295	_	350	_	ns	
RAS Pulse Width	t <sub>RWS</sub>	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t <sub>CWD</sub>	65	_	75	_	90	_	ns	9
Column Address to WE Delay	t <sub>AWD</sub>	80	_	95	_	120	_	ns	9
OE to Data-in Delay Time	todd	25	_	30	_	40		ns	
Access Time from RAS	tRAC	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>		30	_	35	_	40	ns	3, 5
Access Time from OE	tOAC	_	30	_	35	_	40	ns	3
Address Access Time	t <sub>AA</sub>		45		55	_	70	ns	3, 6
RAS to Column Address Delay	t <sub>RAD</sub>	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	0	25	0	30	0	40	ns	
Read Command Setup Time	tRCS	0		0	_	0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30		35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30		35	_	40		ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	20		25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25		25	_	30		ns	10
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	twH	15	_	15	_	20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0		0		0		ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20		ns	
OE Hold Time Referenced to WE	tOEH	10		15	_	20		ns	

# Refresh Cycle

Dominion	Comple of	HM534253-10		HM534253-12		HM534253-15		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Oint	14016
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10		10		10	_	ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	20		25		30	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10		10		10	_	ns	

# **Transfer Cycle**

D	C1 - 1	HM53	4253-10	HM53	4253-12	HM534	253-15	T7 :	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
WE to RAS Setup Time	tws	0		0	_	0		ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	20	_	ns	
SE to RAS Setup Time	t <sub>ES</sub>	0	_	0	_	0	_	ns	
SE to RAS Hold Time	t <sub>EH</sub>	15	_	15	_	20	_	ns	
RAS to SC Delay Time	tSRD	25		30		35	_	ns	
SC to RAS Setup Time	tSRS	30	_	40	_	45	_	ns	
RAS to QSF Delay Time	t <sub>RQD</sub>	_	100	_	120	_	150	ns	4
RAS to QSF (high) Delay Time	t <sub>RQH</sub>	_	TBD	_	TBD	_	TBD	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60	_	75	_	ns	
Serial Data Input to RAS Delay Time	tszr	_	10	_	10		10	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5	_	10	_	10	_	ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>		30	_	40	_	50	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10		ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15		20		25	_	ns	

# **Serial Read Cycle**

D	C1 -1	HM53	4253-10	HM53	4253-12	HM534	1253-15	TT:4	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30		40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	30	_	40	_	50	ns	4
Access Time from SE	t <sub>SEA</sub>	_	25	_	30	_	40	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10		10	_	10	_	ns	
Serial Output Buffer Turn-off Delay from SE	t <sub>SEZ</sub>	0	25	0	25	0	30	ns	7
Last SC to QSF Delay Time	t <sub>SQD</sub>	_	TBD	_	TBD		TBD	ns	4

#### Serial Write Cycle

D	0 1 1	HM53	4253-10	HM534253-12		HM534	253-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	60	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	ns	
SC Precharge Width	tSCP	10		10	_	10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20	_	25	_	ns	
Serial Write Enable Setup Time	tsws	0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	tswH	30	_	35	_	50	_	ns	
Serial Write Disable Setup Time	tswis	0	_	0	_	0		ns	
Serial Write Disable Hold time	tswih	30	_	35	_	50	_	ns	

# Flash Write Cycle

D	Cul1	HM534253-10		HM53	4253-12	HM534	253-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ont	Note
Flash Write Cycle Time	t <sub>RCFW</sub>	230		265	_	310	_	ns	
RAS Pulse Width	t <sub>RCSFW</sub>	140	_	165	_	200	_	ns	
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	twH	15		15	_	20		ns	
CAS High Level Hold Time Referenced to RAS	t <sub>CHHR</sub>	20	_	25	_	30	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 2. Assume that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7.  $t_{OFF}$  (max) is defined as the time at which the output achieves the open circuit condition ( $V_{OH}$  200 mV,  $V_{OL}$  + 200 mV).
- $8.~V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 9. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data out pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by  $\overline{OE}$ .
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or readmodify-write cycles.
- 11. After power-up, pause for 100 μs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.




# **TIMING WAVEFORMS**

# • Read Cycle




# • Early Write Cycle



Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


1083

# • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Page Mode Read Cycle




# • Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Hidden Refresh Cycle




# • Special Read Initialization Cycle (1)\*1, \*2



Notes: \*1. When the previous data transfer cycle is a special read transfer cycle or special read initialization cycle, it is specified as special read initialization cycle (1).

- \*2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
- \*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


# Special Read Initialization Cycle (2)\*1,\*2



Notes: \*1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is specified as special read initialization cycle (2).

- \*2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
- \*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


# • Special Read Transfer Cycle\*1, \*2



Notes: \*1. When QSF in low level at the faling edge of RAS, the special read transfer cycle is not performed.

- \*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance state.)
- \*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


# • Pseudo Transfer Cycle



Note: \*1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.




# • Write Transfer Cycle




Note: \*1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

# • Serial Read Cycle




# Serial Write Cycle



Notes: \*1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.


\*2. Address 0 is accessed next to addres 511.

# • Serial Read Cycle (Around Address 511 in SAM)




Note: \*1. Address (i) is the SAM start address provided in the previous special read transfer cycle. When special read transfer cycle isn't executed (QSF remains in high level), address 0 is accessed next to address 511.

# • Color Register Set Cycle (Early Write)




Note: \*1. The level of address pin is don't care, but cannot be changed in this period.

# • Color Register Set Cycle (Delayed Write)



Note: \*1. The level of address pin is don't care, but cannot be changed in this period.

# • Flash Write Cycle



# 262.144-Word x 4-Bit Multiport CMOS Video RAM

#### ■ DESCRIPTION

The HM534253A is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a logic operation mode by internal logic-arithmetic unit and a write mask function. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word x 4-bit and the data of one row (512-word x 4-bit) respectively in one cycle of RAM. And the HM534253A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 256-word x 4-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

#### **■ FEATURES**

· Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability RAM: 256k-word x 4-bit and SAM: 512-word x 4-bit

Access Time


RAM......80 ns/100 ns (max) Cvcle Time

SAM .......30 ns/30 ns (min) Low Power 


- High-Speed Page Mode Capability
- · Logic Operation Mode Capability
- Mask Write Mode Capability
- · Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Split Transfer Cycle Capability
- Block Write Mode Capability
- Flash Write Mode Capability
- · 3 Variations of Refresh (8 ms/512 cycles) RAS Only Refresh CAS Before RAS Refresh Hidden Refresh
- TTL Compatible


#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>3</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>3</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Special Function Output Flag
$v_{cc}$	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection



#### PIN OUT






#### ■ ORDERING INFORMATION

Part No.	Access Time	Package
HM534253AJ-8 HM534253AJ-10	80 ns 100 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM534253AZ-8 HM534253AZ-10	80 ns 100 ns	400 mil 28-pin Plastic ZIP (ZP-28)

# **■ BLOCK DIAGRAM**



#### **PIN FUNCTIONS**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determine the operation cycle of the HM534253A.

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of CAS, which determines the operation mode of HM534253A. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}$ . Column address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534253A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O<sub>0</sub>-I/O<sub>3</sub> (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In

block write cycle, they function as address mask data at the falling edge of  $\overline{\text{CAS}}$ .

 $\overline{\text{DT}/\text{OE}}$  (input pin):  $\overline{\text{DT}/\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{RAM}}$  and  $\overline{\text{SAM}}$  operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>3</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle. SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of RAS when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of CAS when block write is executed.

QSF (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM and from high to low by accessing 511 address in SAM.

• Table 1. Operation Cycles of the HM534253A

	Input Level at	the Falling Edg	ge of RAS		DSF at the Falling	O
CAS	DT/OE	WE	SE	DSF	Edge of CAS	Operation Mode
L	x	L	X	X	_	Logic Operation Set/Reset
L	X	Н	X	Х	_	CBR Refresh
Н	L	L	L	L	X	Write Transfer
Н	L	L	Н	L	X	Pseudo Transfer
Н	L	L	X	Н	X	Split Write Transfer
Н	L	Н	X	L	X	Read Transfer
Н	L	Н	X	Н	X	Split Read Transfer
Н	Н	L	X	L	L	Read/Mask Write
Н	Н	L	X	L	Н	Mask Block Write
Н	Н	L	X	Н	X	Flash Write
Н	Н	Н	X	L	L	Read/Write
Н	Н	Н	X	L	H	Block Write
Н	Н	Н	X	Н	X	Color Register Read/Write

Note: X; Don't care.

### **■ OPERATION OF HM534253A**

• RAM Read Cycle (DT/OE high, CAS high and DSF low at the falling edge of RAS, DSF low at the falling edge of CAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}/\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t\_AA) and  $\overline{\text{RAS}}$  to column address delay time (t\_RAD) specifications are added to enable high-speed page mode.

# • RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

(DT/OE high, CAS high and DSF low at the falling edge of RAS, DSF low at the falling edge of (CAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after driving  $\overline{\text{RAS}}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{\text{WE}}$  is set low after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{\text{WE}}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{\text{OE}}$  in high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode, the mask data is retained during the page access.

• **High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time ( $t_{AA}$ ),  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

• Color Register Set/Read Cycle (CAS high, DT/OE high, WE high and DSF high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 4 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just as same as the usual write cycle except that DSF is set high at the falling edge of  $\overline{\text{RAS}}$ , and read, early write and delayed write cycle can be executed. In this cycle, HM534253A refreshes the row address fetched at the falling edge of  $\overline{\text{RAS}}$ .

• Flash Write Cycle (CAS high, DT/OE high, WE low and DSF high at the falling edge of RAS)

In a flash write cycle, a row of data (512-word x 4-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When  $\overline{\text{CAS}}$  and  $\overline{\text{DT}/\text{OE}}$  is set high,  $\overline{\text{WE}}$  is low, and DSF is high at the falling edge of  $\overline{\text{RAS}}$ , this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• Block Write Cycle (CAS high,  $\overline{\text{DT}}/\overline{\text{OE}}$  high and DSF low at the falling edge of  $\overline{\text{RAS}}$ , DSF high at the falling edge of  $\overline{\text{CAS}}$ )

In a block write cycle, 4 columns of data (4-word x 4-bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of CAS determines the address to be cleared. (See figure 2.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

 Normal Mode Block Write Cycle (WE high at the falling edge of RAS)

The data on 4 I/Os are all cleared when  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ .

 Mask Block Write Mode (WE low at the falling edge of RAS)

When WE is low at the falling edge of RAS, HM534253A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle, High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the RAS cycle. In page mode block write cycle, the mask data is retained during the page access.






Figure 1. Use of Flash Write




Figure 2. Use of Block Write



### • Transfer Operation

The HM534253A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}/\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

 Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle and split read transfer cycle: RAM to SAM

Write transfer cycle and split write transfer cycle: SAM to RAM

(2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle).

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

**Read Transfer Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . The row address data (512 x 4-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT}/\overline{OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{\text{DT}/\text{OE}}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{\text{DT}/\text{OE}}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, SE high and DSF low at the falling edge of RAS)

Pseudo transfer cycle switchs SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  low.  $\overline{WE}$  low,  $\overline{SE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . Data should be input to SI/O later than  $t_{SID}$  (min) after  $\overline{RAS}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC must not be risen.

Write Transfer Cycle (CAS high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low,  $\overline{\text{WE}}$  low,  $\overline{\text{SE}}$  low and DSF low at the falling edge of  $\overline{\text{RAS}}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t<sub>SRD</sub> (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).

Split Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF high at the falling edge of RAS)

To execute a continuous serial read by real time read transfer, HM534253A must satisfy SC and  $\overline{\text{DT}}/\overline{\text{OE}}$  timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word x 4-bit each. Let us suppose that data is read from upper data register DR1 (The row address AX8 is 0




Figure 3. Real Time Read Transfer



and SAM address A8 is 1). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word x 4-bit data are transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data are read from data register DR1, 256-word x 4-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data are read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX8 is 1. In split read data transfer, the SAM start address A8 is automatically set in the data register which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

Split read transfer cycle is set when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT}}/\overline{\text{OE}}$  is low,  $\overline{\text{WE}}$  is high and DSF is high at the falling edge of  $\overline{\text{RAS}}$ . The cycle can be executed asynchronously with SC. However, HM534253A must be satisfied  $t_{STS}$  (min) timing specified between SC rising and  $\overline{\text{RAS}}$  falling. SAM start address must be accessed, satisfying  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings specified between  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.




Figure 4. Block Diagram for Split Transfer




Figure 5. Limitation in Split Transfer



Split Write Transfer Cycle (CAS high, DT/OE low, WE low and DSF high at the falling edge of RAS).

A continuous serial write cannot be executed because accessing SAM is inhibited during  $\overline{\text{RAS}}$  low in write transfer. Split write transfer cycle makes it possible. In this cycle,  $t_{STS}$  (min),  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.

# • SAM Port Operation

#### **Serial Read Cycle**

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{\text{SE}}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

# **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so SE high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

### • Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS Only Refresh Cycle: RAS only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input

through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because  $\overline{\text{CAS}}$  circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, WE must be high at the falling edge of RAS.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

#### Logic Operation Mode

The HM534253A supports logic operation capability on RAM port. It executes logic operation between the memory cell data and external input data in logic operation mode write cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

**Logic Operation Set/Reset Cycle** ( $\overline{CAS}$  low and  $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ ).

In logic operation set/reset cycle, the following operations are executed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CBR refresh.

Figure 6 shows the timing for logic operation set/reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin respectively at the falling edge of RAS. When write cycle is executed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle, which writes the operation result of external data and memory cell data into memory cell, is executed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. Mask data is available only for one RAS cycle, in mask write cycle, mask block write cycle and flash write cycle. Here, the mask data programmed in mask write cycle, mask block write cycle and flash write cycle is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

 Selection of Logic Operations and Logic Operation Mode Set/Reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0–A3 levels at the falling edge of  $\overline{\text{RAS}}$ . (A4-A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0,1,0,1)(THROUGH) resets the logic operation mode. When write cycle is executed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O must be at high level at the falling edge of  $\overline{\text{RAS}}$  in logic operation set/reset cycle when mask data is not used.



# · Mask Data Programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.

Also, temporary mask data can be programmed by falling  $\overline{\text{WE}}$  at the falling edge of  $\overline{\text{RAS}}$  in logic operation mode cycle, after mask data is programmed. The temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O whose temporary mask data is 1. (See figure 7.) These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask them.




Figure 6. Logic Operation Set/Reset

# • Table 2. Logic Code

	Logic	c Code	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	C1	Write Data	Note		
<b>A</b> 3	A2	A1	<b>A</b> 0	Symbol	write Data	Note		
0	0	0	0	ZERO	0			
0	0	0	1	AND1	Di•Mi			
0	0	1	0	AND2	<del>Di</del> ∙Mi	Logic Operation Mode Set		
0	0	1	1		Mi			
0	1	0	0	AND3	Di∙Mi			
0	1	0	1	THROUGH	Di	Logic Operation Mode Reset		
υ	1	1	0	EOR	<del>Di</del> •Mi + Di• <del>Mi</del>			
0	1	1	1	OR1	Di + Mi			
1	0	0	0	NOR	<u>Di•Mi</u>			
1	0	0	1	ENOR	Di•Mi + Di•Mi			
1	0	1	0	INV1	Di	Ii- On anti- Made Set		
1	0	1	1	OR2	Di + Mi	Logic Operation Mode Set		
1	1	0	0	INV2	Mi			
1	1	0	1	OR3	Di + Mi			
1	1	1	0	NAND	$\overline{\text{Di}} + \overline{\text{Mi}}$			
1	1	1	1	ONE	1			

Notes: Di: External Data-in.

Mi: The data of the memory cell.




Figure 7. 2 Types of Mask Write Function and Logic Operation Function

# **Logic Operation Mode Write Cycle** (Early Write, Delayed Write and Page Mode)

Write cycle after logic operation set cycle is logic operation mode write cycle. However, this mode is reset in block write, mask block write, flash write, and mask write cycle. In logic operation mode write cycle, the following read-modifywrite operation is executed internally.

(1) Reading memory cell data in given address into internal

- (2) Executing operation between the data given in I/O pin and memory cell data.
- (3) Writing the result of (2) into address given by (1).

Figure 8 shows the sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation and destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 8. Sequence of Raster Operation

# ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note	
Terminal Voltage	V <sub>T</sub>	-1.0  to  +7.0	v	1	
Power Supply Voltage	v <sub>cc</sub>	-0.5  to  +7.0	v	1	
Power Dissipation	P <sub>T</sub>	1.0	W		
Operating Temperature	Topr	0 to + 70	°C		
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C		

Note: 1. Relative to VSS.

#### **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Voltage	$v_{IH}$	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	V	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width  $\leq 10$  ns.

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%$ , V\_SS = 0V)

D	C11	HM534	1253A-8	HM534	253A-10	TT	Test	Conditions
Parameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port
Operating	$I_{CC1}$	_	65	_	50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC7</sub>		115		100	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SOC} = Min$
Standby	$I_{CC2}$	_	7	_	7	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC8</sub>	_	50		50	mA	= V <sub>IH</sub>	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SOC} = Min$
RAS Only	$I_{CC3}$	_	65		50	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Refresh Current	I <sub>CC9</sub>	-	115		100	mA	$\overline{CAS} = V_{IH}$ $t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SOC} = M_{in}$
Page Mode	I <sub>CC4</sub>		70	_	65	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC10</sub>		120		115	mA	$\overline{RAS} = V_{IL}$ $t_{PC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SOC} = Min$
CAS Before	I <sub>CC5</sub>	_	55	_	40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
RAS Refresh Current	I <sub>CC11</sub>	_	105		90	mA	t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SOC} = Min$
Data	$I_{CC6}$		75	_	60	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Transfer Current	I <sub>CC12</sub>	_	125		110	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SOC} = Min$
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	μΑ		
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	μΑ		
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4	_	v	$I_{OH} = -2  \text{mA}$	
Output Low Voltage	V <sub>OL</sub>	_	0.4	_	0.4	v	$I_{\rm OL} = 4.2  \rm mA$	


Note: 1.  $I_{CC}$  depends on output loading condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

# ullet Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_	_	5	pF
Clock	C <sub>I2</sub>	_	_	5	pF
I/O, SI/O, QSF	C <sub>I/O</sub>	_	_	7	pF

# • AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%, V<sub>SS</sub> = 0V)1. 16 Test Conditions

Input Rise and Fall Time 5 ns
Output Load See figures
Input Timing Reference Levels 0.8V, 2.4V
Output Timing Reference Levels 0.4V, 2.4V



Note: \*1. Including scope and jig.

### **Common Parameter**

Demonstra	9 1 1	HM53	4253A-8	HM534	1253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	_	25	_	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	tRAH	10	_	15	_	ns	
Column Address Setup Time	tASC	0	_	0		ns	
Column Address Hold Time	tCAH	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	60	25	75	ns	2
RAS Hold Time Referenced to CAS	tRSH	20	_	25	_	ns	
CAS Hold Time Referenced to RAS	tCSH	80		100	_	ns	
CAS to RAS Precharge Time	tCRP	10		10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	ns	3
Refresh Period	tREF		8	_	8	ms	
DT to RAS Setup Time	t <sub>DTS</sub>	0	_	0	_	ns	
DT to RAS Hold Time	tDTH	10	_	15	_	ns	
DSF to RAS Setup Time	t <sub>FSR</sub>	0		0	_	ns	
DSF to RAS Hold Time	tRFH	10	_	15	_	ns	
DSF to CAS Setup Time	t <sub>FSC</sub>	0		0		ns	
DSF to CAS Hold Time	t <sub>CFH</sub>	15	_	20	_	ns	
Data-in to CAS Delay Time	tDZC	0		0	_	ns	4
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0	_	ns	4
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	20	_	25	ns	5
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	20	_	25	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

Parameter	Count of	HM53	4253A-8	HM534	1253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	ns	6, 7
Access Time from CAS	tCAC	_	20	_	25	ns	7, 8
Access Time from OE	tOAC	_	20	_	25	ns	7
Address Access Time	t <sub>AA</sub>	_	40	_	45	ns	7, 9
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time	tRCH	0	_	0	_	ns	10
Read Command Hold Time Referenced to RAS	trrh	10	_	10	_	ns	10
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	2
Column Address to RAS Lead Time	tRAL	40	_	45	_	ns	
Column Address to CAS Lead Time	tCAL	40	_	45	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	45	_	50	ns	
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

# Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Paramatan	C1	HM53	4253A-8	HM534	253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	ns	11
Write Command Hold Time	twch	15	_	20	_	ns	
Write Command Pulse Width	twp	15		20	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tCWL	20		25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	12
Data-in Hold Time	t <sub>DH</sub>	15		20	_	ns	12
WE to RAS Setup Time	tws	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	10		15	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	10		15	_	ns	
OE Hold Time Referenced to WE	tOEH	20	_	25	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55		ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	
CAS to Data-in Delay Time	tCDD	20	_	25	_	ns	13
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	



# Read-Modify-Write Cycle

Parameter	C11	HM53	4253A-8	HM534	253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRWC	200	_	250	-	ns	
RAS Pulse Width (Read-Modify-Write Cycle)	t <sub>RWS</sub>	130	10000	160	10000	ns	
CAS to WE Delay Time	tCWD	45	_	55	_	ns	14
Column Address to WE Delay Time	t <sub>AWD</sub>	65	_	75	_	ns	14
OE to Data-in Delay Time	todd	20	_	25	_	ns	12
Access Time from RAS	tRAC	_	80	_	100	ns	6, 7
Access Time from CAS	t <sub>CAC</sub>	_	20	_	25	ns	7, 8
Access Time from $\overline{\rm OE}$	toac	_	20	_	25	ns	7
Address Access Time	t <sub>AA</sub>	_	40	_	45	ns	7, 9
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0	_	ns	
Write Command to RAS Lead Time	tRWL	20		25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	25	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	20		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
OE Hold Time Referenced to WE	t <sub>OEH</sub>	20	_	25		ns	

# **Refresh Cycle**

Parameter	C11	HM53	HM534253A-8		HM534253A-10		Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15	_	20	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	ns	

# Flash Write Cycle, Block Write Cycle

Parameter	Compha1	HM534	4253A-8	HM534	253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Omt	Note
CAS to Data-in Delay Time	tCDD	20	_	25	_	ns	13
OE to Data-in Delay Time	tODD	20		25		ns	13

# **Read Transfer Cycle**

Description	C11	HM53	4253A-8	HM534	253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	] Omi	Note
DT Hold Time Referenced to RAS	tRDH	70	10000	90	10000	ns	
DT Hold Time Referenced to CAS	t <sub>CDH</sub>	20	_	25		ns	
$\overline{DT}$ Hold Time Referenced to Column Address	t <sub>ADH</sub>	30	_	35	_	ns	
DT Precharge Time	t <sub>DTP</sub>	40	_	45		ns	
$\overline{\mathrm{DT}}$ to $\overline{\mathrm{RAS}}$ Delay Time	t <sub>DRD</sub>	70	_	90	_	ns	
SC to RAS Setup Time	t <sub>SRS</sub>	30	_	30	_	ns	
1st SC to RAS Hold Time	t <sub>SRH</sub>	85		105	_	ns	
1st SC to CAS Hold Time	t <sub>SCH</sub>	30	_	35		ns	
1st SC to Column Address Hold Time	t <sub>SAH</sub>	50	_	55	_	ns	

# Read Transfer Cycle (continued)

Powerston	Compleal	HM53	4253A-8	HM534	253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Last SC to DT Delay Time	tSDD	5	_	5		ns	
1st SC to $\overline{DT}$ Hold Time	t <sub>SDH</sub>	15	_	15	_	ns	
RAS to QSF Delay Time	t <sub>RQD</sub>	_	95	_	115	ns	15
CAS to QSF Delay Time	tCQD		35	_	40	ns	15
DT to QSF Delay Time	t <sub>DQD</sub>	_	25	_	30	ns	15
QSF Hold Time Referenced to RAS	t <sub>RQH</sub>	20	_	25	-	ns	
QSF Hold Time Referenced to CAS	t <sub>CQH</sub>	5	_	5	_	ns	
QSF Hold Time Referenced to $\overline{DT}$	t <sub>DQH</sub>	5	_	5	-	ns	
Serial Data-in to 1st SC Delay Time	t <sub>SZS</sub>	0		0	_	ns	
Serial Clock Cycle Time	tscc	30		30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10		ns	
SC Precharge Time	tSCP	10	_	10	_	ns	
SC Access Time	tSCA		25		25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5		5	_	ns	
Serial Data-in Setup Time	tSIS	0		0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20		ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40		45	_	ns	
$\overline{\mathrm{DT}}$ High Hold Time to $\overline{\mathrm{RAS}}$ Precharge	t <sub>DTHH</sub>	25		30	_	ns	

# **Pseudo Transfer Cycle, Write Transfer Cycle**

Parameter	S1	HM53	4253A-8	HM53	4253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
SE Setup Time Referenced to RAS	t <sub>ES</sub>	0		0		ns	
SE Hold Time Referenced to RAS	t <sub>EH</sub>	10	_	15	_	ns	
SC Setup Time Referenced to RAS	t <sub>SRS</sub>	30	_	30	_	ns	
RAS to SC Delay Time	tSRD	25	_	25	_	ns	
Serial Output Buffer Turn-off Time Referenced to RAS	t <sub>SRZ</sub>	10	45	10	50	ns	
RAS to Serial Data-in Delay Time	t <sub>SID</sub>	45	_	50	_	ns	
RAS to QSF Delay Time	tRQD	_	95		115	ns	15
CAS to QSF Delay Time	tCQD		35	_	40	ns	15
QSF Hold Time Referenced to RAS	tRQH	20	_	25		ns	
QSF Hold Time Referenced to CAS	t <sub>CQH</sub>	5		5		ns	
Serial Clock Cycle Time	tscc	30	-	30		ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Time	t <sub>SCP</sub>	10		10	_	ns	
SC Access Time	t <sub>SCA</sub>	_	25		25	ns	15
SE Access Time	t <sub>SEA</sub>	_	25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5	_	ns	
Serial Write Enable Setup Time	tsws	5		5		ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20		ns	

# Split Read Transfer Cycle, Split Write Transfer Cycle

Parameter	C11	HM534	4253A-8	HM534	253A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Split Transfer Setup Time	t <sub>STS</sub>	20	_	25		ns	
Split Transfer Hold Time Referenced to RAS	t <sub>RST</sub>	80	_	100	_	ns	
Split Transfer Hold Time Referenced to CAS	t <sub>CST</sub>	20	_	25	_	ns	
Split Transfer Hold Time Referenced to Column Address	t <sub>AST</sub>	40		45	_	ns	
SC to QSF Delay Time	t <sub>SQD</sub>	_	25	_	30	ns	15
QSF Hold Time Referenced to SC	t <sub>SQH</sub>	5		5		ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Time	t <sub>SCP</sub>	10		10		ns	
SC Access Time	t <sub>SCA</sub>	_	25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5		5		ns	
Serial Data-out Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20		ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Column Address to RAS Lead Time	tRAL	40	_	45	_	ns	

# Serial Read Cycle, Serial Write Cycle

D	9 1 1	HM53	4253A-8	HM534	253A-10	Unit	None
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	ns	
Access Time from SC	t <sub>SCA</sub>		25	_	25	ns	15
Access Time from SE	t <sub>SEA</sub>		25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5	_	ns	
Serial Output Buffer Turn-off Time Referenced to SE	t <sub>SEZ</sub>		20	_	25	ns	5
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20	_	ns	
Serial Write Enable Setup Time	tsws	5	_	5	_	ns	
Serial Write Enable Hold Time	tswH	15	_	20	_	ns	
Serial Write Disable Setup Time	tswis	5	_	5	_	ns	
Serial Write Disable Hold Time	tswih	15	_	20		ns	


#### **Logic Operation Mode**

D	G1	HM53	4253A-8	HM534	253A-10	TILLIA	NI-4-
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS)	t <sub>CHR</sub>	15	_	20	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10		10		ns	
Write Cycle Time	tFRC	170	_	215	_	ns	
RAS Pulse Width	tFRS	100	10000	125	10000	ns	
Page Mode Cycle Time	tFPC	70	_	80	_	ns	
CAS Pulse Width	t <sub>FCS</sub>	40	_	50	_	ns	
RAS Hold Time Referenced to CAS	tFRSH	.40	_	50	_	ns	
CAS Hold Time Referenced to RAS	tFCSH	100	_	125		ns	
Column Address to RAS Lead Time	tFRA	60		70	_	ns	
Column Address to CAS Lead Time	tFCA	60	_	70	_	ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Write Command Setup Time	twcs	0	_	0		ns	
Write Command Hold Time	twcH	15	_	20	_	ns	
Write Command Pulse Width	twp	15	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	20		25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0		0		ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
WE to RAS Setup Time	tws	0	_	0	_	ns	
WE to RAS Hold Time	twH	10	_	15		ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0		0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	10	_	15	_	ns	
OE Hold Time Referenced to WE	tDEH	20	_	25		ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. When  $t_{RCD} > t_{RCD}$  (max) or  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
  - 3. V<sub>IH</sub> (min) and V<sub>II</sub> (max) are reference levels for measuring timing of input signals. Transition time t<sub>T</sub> is measured between VIH and VII.
  - 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either tDZC (min) or tDZO (min) must be satisfied.
  - 5. t<sub>OFF1</sub> (max) t<sub>OFF2</sub> (max) and t<sub>SEZ</sub> (max) are defined as the time at which the output achieves the open circuit condition  $(V_{OH} - 200 \text{ mV}, V_{OL} + 200 \text{ mV}).$
  - 6. Assume that t<sub>RCD</sub>≤t<sub>RCD</sub> (max) and t<sub>RAD</sub>≤t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
  - 9. When t<sub>RCD</sub>≤t<sub>RCD</sub> (max) and t<sub>RAD</sub>≥t<sub>RAD</sub> (max), access time is specified by t<sub>AA</sub>.
  - 10. If either  $t_{\mbox{\scriptsize RCH}}$  of  $t_{\mbox{\scriptsize RRH}}$  is satisfied, operation is guaranteed.
  - 11. When twcs≥twcs (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condi-
  - 12. These parameters are specified by the later falling edge of  $\overline{CAS}$  or  $\overline{WE}$ .
  - 13. Either t<sub>CDD</sub> (min) or t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
  - 14. When t<sub>AWD</sub>≥t<sub>AWD</sub> (min) and t<sub>CWD</sub>≥t<sub>CWD</sub> (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. topp (min) must be satisfied because output buffer must be turned off by  $\overline{OE}$  prior to applying data to the device.
  - 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
  - 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.

#### **■ TIMING WAVEFORMS**


### • Read Cycle




### • Early Write Cycle




#### Delayed Write Cycle




### • Read-Modify-Write Cycle




#### • Page Mode Read Cycle




#### • Page Mode Write Cycle (Early Write)




#### Page Mode Write Cycle (Delayed Write)




# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




### • Hidden Refresh Cycle




# • Color Register Set Cycle (Early Write)




# • Color Register Set Cycle (Delayed Write)




#### • Color Register Read Cycle




# • Flash Write Cycle




#### Block Write Cycle



# • Page Mode Block Write Cycle




### • Read Transfer Cycle (1)




Notes: \*1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and  $\overline{CAS}$  falling edge of this cycle (QSF is switched by  $\overline{DT}$  rising).

\*2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by RAS or CAS falling).


### • Read Transfer Cycle (2)



### • Pseudo Transfer Cycle




### Write Transfer Cycle




1123

### • Split Read Transfer Cycle




Note: \*1. If the next transfer cycle after read transfer cycle is split read transfer cycle, one or more access to SC are required between read transfer cycle and split read transfer cycle.


# • Split Write Transfer Cycle




#### Serial Read Cycle




### • Serial Write Cycle



# • Logic Operation Set/Reset Cycle




### • Logic Operation Mode Early Write Cycle



Note: \*1. When  $\overline{WE}$  is high, this cycle enters a logic operation mode. When  $\overline{WE}$  is low, logic operation mode is reset, and a temporary mask write cycle starts.


# • Logic Operation Mode Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high, this cycle enters a logic operation mode. When  $\overline{WE}$  is low, logic operation mode is reset, and a temporary mask write cycle starts.

1127


#### • Logic Operation Mode Page Mode Write Cycle (Early Write)



### • Logic Operation Mode Page Mode Write Cycle (Delayed Write)



### • Logic Operation Mode Read-Modify-Write Cycle



0086-44

Note: \*1. When  $\overline{WE}$  is high, this cycle enters a logic operation mode. When  $\overline{WE}$  is low, logic operation mode is reset, and a temporary mask write cycle starts.

#### 131.072 x 8-Bit Multiport CMOS Video Random Access Memory

#### **■ DESCRIPTION**

The HM538121 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

#### ■ FEATURES

Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit

<ul> <li>Access Time</li> </ul>	RAM	100 ns/100 ns/120 ns/150 ns (max)
	SAM	30 ns/35 ns/40 ns/50 ns (max)
<ul> <li>Cycle Time</li> </ul>	RAM	190 ns/190 ns/220 ns/260 ns (min)
	SAM	30 ns/40 ns/40 ns/60 ns (min)
<ul> <li>Low Power</li> </ul>		
Active	RAM	495 mW (max)
	CAM	460 mM (max)

Standby .......40 mW (max)


- · High-Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles) RAS Only Refresh CAS Before RAS Refresh
- Hidden Refresh TTL Compatible

#### ■ ORDERING INFORMATION


Part No.	Access	Package	
Ture 110.	RAM	SAM	1 dekage
HM538121JP-10	100 ns	30 ns	400 mil
HM538121JP-11	100 ns	35 ns	40-pin
HM538121JP-12	120 ns	40 ns	Plastic SOJ
HM538121JP-15	150 ns	50 ns	(CP-40D)

#### PIN DESCRIPTION


Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>7</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	Non Connection



#### **■ PIN OUT**



#### ■ BLOCK DIAGRAM



#### **■ PIN FUNCTION**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM538121.

Table 1. Operation Cycles of the HM538121

	Input Level Falling Edge			Operation Cycle
CAS	DT/OE	WE	SE	
Н	Н	Н	X	RAM Read/Write
Н	Н	L	X	Mask Write
Н	L	Н	X	Read Transfer
Н	L	L	H	Pseudo Transfer
Н	L	L	L	Write Transfer
L	X	X	X	CBR Refresh

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}$ . Column address is determined by  $A_0-A_7$  level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$  (input pin):  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM538121 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read

cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a normal write cycle is executed. After that,  $\overline{\text{WE}}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{\text{WE}}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_7$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{RAM}}$  and  $\overline{\text{SAM}}$  operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>7</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

#### ■ OPERATION OF HM538121

#### Operation of RAM Port

RAM Read Cycle (DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT/OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT/OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t<sub>AA</sub>) and  $\overline{\text{RAS}}$  to column address delay time (t<sub>RAD</sub>) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of BAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after  $\overline{\text{RAS}}$  is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling edge. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting  $\overline{\text{OE}}$  high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

**High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time ( $t_{\text{AA}}$ ),  $\overline{\text{RAS}}$  to column address delay time ( $t_{\text{RAD}}$ ), and access time from  $\overline{\text{CAS}}$  precharge ( $t_{\text{ACP}}$ ) are added. In one  $\overline{\text{RAS}}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{\text{RASP}}$  max (100  $\mu$ s).

#### • Transfer Operation

HM538121 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ .

They have the following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer

(a) Read transfer cycle: RAM → SAM(b) Write transfer cycle: RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle: SI/O output

Pseudo transfer cycle, write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start ad-

dress) after transferring at column address.

**Read Transfer Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by setting  $\overline{\text{DT}}/\overline{\text{OE}}$  low and  $\overline{\text{WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address data (256 x 8-bit) determined by this cycle is transferred synchronously at the rising of  $\overline{\text{DT}}/\overline{\text{OE}}$ . After the rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ , the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) is specified between the last SAM access before transfer and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge, and  $t_{SDH}$  (min) between the first SAM access and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge (see Figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after  $t_{RLZ}$  (min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high, at the falling edge of  $\overline{RAS}$ . The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{RAS}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{\text{RAS}}$ . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high. SAM access is inhibited during  $\overline{\text{RAS}}$  low. In this period, SC should not be raised.






Figure 1. Real Time Read Transfer

# • SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If  $\overline{\text{SE}}$  is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

#### **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so  $\overline{\text{SE}}$  high can mask data for SAM.

#### • Refresh

#### RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR)

refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

 $\overline{\text{RAS}}$  Only Refresh Cycle:  $\overline{\text{RAS}}$  only refresh cycle is performed by activating only  $\overline{\text{RAS}}$  cycle with  $\overline{\text{CAS}}$  fixed to high by inputting the row address ( = refresh address) from external circuits. To distinguish this cycle from data transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$ .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.



#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V <sub>T</sub>	-1.0  to  +7.0	v	1
Power Supply Voltage	V <sub>CC</sub>	-0.5  to  +7.0	v	1
Power Dissipation	PT	1.0	w	
Operating Temperature	Topr	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS.

# **■ ELECTRICAL CHARACTERISTICS**

### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	v	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1
Input Low Voltage	V <sub>IL</sub>	- 0.5		0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width  $\leq 10$  ns.

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

D	G 1.1	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Te	st Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM Port	SAM Port	Note
Operating	$I_{CC1}$	_	90		90	_	80	_	70	mA	RAS, CAS	$\overline{\text{SE}} = V_{\text{IH}}, \text{SC} = V_{\text{IL}}$	
Current	I <sub>CC7</sub>	_	160	_	160	_	140	_	120	mA	$\begin{array}{l} \text{Cycling} \\ t_{\text{RC}} = \text{Min} \end{array}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
Standby	$I_{CC2}$	_	7	_	7	_	7	_	7	mA	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$	
Current	$I_{CC8}$	_	85	_	70		70		55	mA	$= V_{IH}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
RAS Only	$I_{CC3}$		90	_	90	_	80		70	mA	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$	
Refresh Current	I <sub>CC9</sub>	_	150	_	150	_	130		110	mA	$\frac{\overline{CAS}}{t_{RC}} = V_{IH}$	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
Page Mode	$I_{CC4}$	_	115	_	115		105		95	mA	CAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$	
Current	I <sub>CC10</sub>	_	185	_	185		160	_	140	mA	$RAS = V_{IL}$ $t_{PC} = Min$	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
CAS Before	$I_{CC5}$	_	80	_	80		70	_	60	mA	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$	
RAS Refresh Current	I <sub>CC11</sub>	_	130	ı	130		110		90	mA	$t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
Data	$I_{CC6}$		115		115		110		100	mA	$\overline{RAS}$ , $\overline{CAS}$	$\overline{SE} = V_{IH}, SC = V_{IL}$	
Transfer Current	I <sub>CC12</sub>		185	_	185		160		140	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ			
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ			
Output High Voltage	v <sub>OH</sub>	2.4		2.4	_	2.4	_	2.4	_	v	I <sub>O</sub>	H = -2  mA	
Output Low Voltage	$v_{OL}$	_	0.4	_	0.4	_	0.4	_	0.4	v	I <sub>C</sub>	<sub>OL</sub> = 4.2 mA	

Notes: 1.  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition  $(I_{I/O} = I_{SI/O} = 0 \text{ mA})$ .

- 2. Address can be changed less than three times in one  $\overline{RAS}$  cycle.
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4. Address must be fixed.



 $\bullet$  Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>		_	5	pF
Clocks	C <sub>I2</sub>	_	_	5	pF
I/O, SI/O	C <sub>I/O</sub>	_	_	7	pF

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )1, 11


### **Test Conditions**

 Input Rise and Fall Time
 5 ns

 Output Load
 See Figures

 Input Timing Reference Levels
 0.8V, 2.4V

 Output Timing Reference Levels
 0.4V, 2.4V



#### **Common Parameters**

D	6 1 1	HM53	8121-10	HM53	8121-11	HM538	3121-12	HM53	88121-15	77	Mate
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190	_	190	_	220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	80		90		100	_	ns	
RAS Pulse Width	tRAS	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0	_	0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	15	_	20	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	20	_	20	_	20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	tRSH	30	_	30	_	35		40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	100		100	_	120		150	_	ns	
CAS to RAS Pre-charge Time	t <sub>CRP</sub>	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t <sub>REF</sub>	_	8	_	8	_	8	_	8	ms	

1135

### **Common Parameters** (continued)

Parameter Sy	Symbol	HM53	8121-10	HM53	HM538121-11		HM538121-12		8121-15	Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
DT to RAS Setup Time	t <sub>DTS</sub>	0	_	0	_	0	_	0	_	ns	
DT to RAS Hold Time	t <sub>DTH</sub>	15	_	15	_	15	_	20		ns	
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0	_	0	_	0		ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0	_	0	_	0	_	0	_	ns	

# Read Cycle (RAM), Page Mode Read Cycle

Parameter	G11	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	100	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	tCAC	_	30		30	_	35	_	40	ns	3, 5
Access Time from OE	tOAC	_	30	_	30	_	35	_	40	ns	3
Address Access Time	t <sub>AA</sub>	_	45	_	45	_	55		70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>		25		25		30		40	ns	7
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	25		25	_	30	_	40	ns	7
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		0	_	ns	
Read Command Hold Time	tRCH	0	_	0	_	0	_	0		ns	12
Read Command Hold Time Referenced to RAS	tRRH	10	_	10	_	10	_	10		ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10		15		20	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50		50	_	60	_	75	ns	
RAS Pulse Width in Page Mode	tRASP	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# Write Cycle (RAM), Page Mode Write Cycle

D	6 1 1	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	3121-15	77.	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	t <sub>WCS</sub>	0		0		0	_	0	_	ns	9
Write Command Hold Time	twcH	25	_	25		25	_	30	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15		15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30		30		35		40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0		0		ns	10
Data-in Hold Time	t <sub>DH</sub>	25		25		25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	_	0		0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15		15		20		ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0		0	_	0		ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15		15	_	15		20	_	ns	
OE Hold Time Referenced to WE	toeh	10	_	10		15	_	20	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15	_	20	_	ns	
RAS Pulse Width in Page Mode	t <sub>RASP</sub>	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# **Read-Modify-Write Cycle**

D	C1-1	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	3121-15	TT. :4	Mari
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	255	_	255	_	295		350	_	ns	
RAS Pulse Width	t <sub>RWS</sub>	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	tCWD	65	_	65	_	75	_	90	_	ns	9
Column Address to WE Delay	t <sub>AWD</sub>	80		80		95		120	_	ns	9
OE to Data-in Delay Time	todd	25	_	25	_	30	_	40	_	ns	
Access Time from RAS	tRAC		100		100	_	120		150	ns	2, 3
Access Time from CAS	tCAC	_	30		30	_	35		40	ns	3, 5
Access Time from OE	tOAC	_	30	_	30		35	_	40	ns	3
Address Access Time	t <sub>AA</sub>		45		45	_	55		70	ns	3, 6



# Read-Modify-Write Cycle (continued)

D	S11	HM53	8121-10	HM53	8121-11	HM538	3121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
RAS to Column Address Delay	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	25	_	25	_	30		40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0		0		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	30	_	35		40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30		30	_	35		40	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0		0		ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25		25		30	_	ns	10
WE to RAS Setup Time	t <sub>WS</sub>	0	_	0		0	_	0		ns	
WE to RAS Hold Time	t <sub>WH</sub>	15		15		15		20		ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0		0		0		0		ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15		15		20	_	ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	10	_	10		15		20	_	ns	

# **Refresh Cycle**

Parameter		HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oilt	Note
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10		10	_	10		ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	20	_	20	_	25		30	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10		10	_	ns	

# **Transfer Cycle**

Parameter	C1	HM538121-10		HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
WE to RAS Setup Time	tws	0	_	0	_	0		0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	15	_	20		ns	
SE to RAS Setup Time	t <sub>ES</sub>	0		0	_	0	_	0		ns	
SE to RAS Hold Time	t <sub>EH</sub>	15		15		15		20	_	ns	
RAS to SC Delay Time	t <sub>SRD</sub>	25		30		30		35	_	ns	

# Transfer Cycle (continued)

Parameter	Symbol	HM53	8121-10	HM53	8121-11	HM538	3121-12	HM538	3121-15	Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	14066
SC to RAS Setup Time	t <sub>SRS</sub>	30		40	_	40		45	_	ns	
DT Hold Time from RAS	t <sub>RDH</sub>	80	_	90	_	90	_	110	_	ns	
DT Hold Time from CAS	t <sub>CDH</sub>	20	_	30		30		45	_	ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5		5	_	5		10	_	ns	
First SC to DT Hold Time	t <sub>SDH</sub>	20		25	_	25	_	30	_	ns	
DT to RAS Lead Time	t <sub>DTL</sub>	50	_	50	_	50	_	50	_	ns	
DT Hold Time Referenced to RAS High	t <sub>DTHH</sub>	20	_	25	_	25		30	_	ns	
DT Precharge Time	t <sub>DTP</sub>	30	_	35		35	_	40	_	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60	_	60	_	75	_	ns	
Serial Data Input to RAS Delay Time	t <sub>SZR</sub>	_	10	_	10	_	10		10	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5		10	_	10	_	10	_	ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	40	_	60	_	ns	
Serial Clock Cycle Time	t <sub>SCC2</sub>	40	_	40	_	40	_	60	_	ns	13
Access Time from SC	t <sub>SCA</sub>	_	30	_	35		40		50	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10		ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0		0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	20	_	25	_	ns	



#### Serial Read Cycle

D	C11	HM538121-10		HM53	8121-11	HM538	121-12	HM538	121-15	TT:4	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30		40	_	40	_	60	_	ns	
Access Time from SC	tSCA	_	30	_	35	_	40	_	50	ns	4
Access Time from $\overline{SE}$	t <sub>SEA</sub>	_	25		30	_	30	_	40	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7		7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10		ns	
Serial Output Buffer Turn-off Delay from SE	t <sub>SEZ</sub>		25	_	25	_	25	_	30	ns	7

#### **Serial Write Cycle**


Parameter	C11	HM538121-10		HM53	8121-11	HM538	3121-12	HM538	3121-15	Unit	N
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	40	_	60	_	ns	
SC Pulse Width	tsc	10	_	10	_	10	_	10		ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0		0	_	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15		20		20	_	25	_	ns	
Serial Write Enable Setup Time	t <sub>SWS</sub>	0		0	_	0		0	_	ns	
Serial Write Enable Hold Time	t <sub>SWH</sub>	30		35	_	35		50		ns	
Serial Write Dis- able Setup Time	t <sub>SWIS</sub>	0		0	_	0		0		ns	
Serial Write Dis- able Hold Time	tswih	30		35		35		50	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7.  $t_{OFF}$  (max) is defined as the time at which the output achieves the open circuit condition ( $V_{OH} 200 \text{ mV}$ ),  $V_{OL} + 200 \text{ mV}$ ).
- 8. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 9. When t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by OE.
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or a readmodify-write cycles.
- 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 13. t<sub>CC2</sub> is defined as the last SAM cycle time before read transfer in read transfer cycle (1).
- 14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
- 15. When  $\overline{SE}$  is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
- 16. When CAS and DT/OE are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

#### **■ TIMING WAVEFORMS**

# • Read Cycle




### • Early Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

### • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### • Page Mode Read Cycle




## • Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

## • Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • TAS Before RAS Refresh Cycle



## • Hidden Refresh Cycle




## • Read Transfer Cycle (1) 1, 2



Notes: 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


## • Read Transfer Cycle (2) 1, 2




Notes: 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


# • Pseudo Transfer Cycle



# • Write Transfer Cycle




## Serial Read Cycle



Note: 1. Address 0 is accessed next to address 255.

# • Serial Write Cycle



Note: 1. When  $\overline{SE}$  is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

2. Address 0 is accessed next to address 255.

## 262,144-Word x 4-Bit Multiport CMOS Video RAM

#### **■ DESCRIPTION**

The HM538121A is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has write mask function.

#### **■ FEATURES**


- · Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Real Time Read Transfer Cycle Capability
- 3 Variations of Refresh (8 ms/512 cycles)
   RAS Only Refresh
   CAS Before RAS Refresh
   Hidden Refresh
- TTL Compatible

## **■ ORDERING INFORMATION**


Part No.	Access Time	Package
HM538121AJ-8 HM538121AJ-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM538121AZ-8 HM538121AZ-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)


## **■ PIN DESCRIPTION**

Pin Name	Function
$A_0$ - $A_8$	Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>7</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
$v_{\rm cc}$	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection




#### **■ PIN OUT**





## **■ BLOCK DIAGRAM**



#### **■ PIN FUNCTIONS**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determine the operation cycle of the HM538121A.

Table 1. Operation Cycles of the HM538121A

Input	Level at the	Falling Edge	of RAS	On antion Made
CAS	DT/OE	WE	SE	Operation Mode
L	X	X	X	CBR Refresh
Н	L	L	L	Write Transfer
Н	L	L	Н	Pseudo Transfer
Н	L	Н	X	Read Transfer
Н	Н	L	X	Read/Mask Write
Н	Н	Н	Х	Read/Write

Note: X: Don't care.

CAS (input pin): Column address is fetched into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address (AX\_0-AX\_8), is determined by  $A_0-A_8$  level at the falling edge of  $\overline{\mbox{RAS}}$ . Column (AY\_0-AY\_7) address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{\mbox{CAS}}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$  (input pin):  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM538121A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a normal write cycle is executed. After that,  $\overline{\text{WE}}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{\text{WE}}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_3$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{\rm RAS}$  (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>7</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

#### ■ OPERATION OF HM538121A

• RAM Read Cycle (DT/OE high and CAS high at the falling edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}/\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (tAA) and  $\overline{\text{RAS}}$  to column address delay time (tRAD) specifications are added to enable high-speed page mode.

- RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high and CAS high at the falling edge of RAS)
- Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after driving  $\overline{\text{RAS}}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is retained during the page access.



• High-Speed Page Mode Cycle ( $\overline{DT}/\overline{OE}$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. Its cycle time is one third of the random read/write cycle. Note that address access time (t<sub>AA</sub>),  $\overline{\text{RAS}}$  to column address delay time (t<sub>RAD</sub>), and access time from  $\overline{\text{CAS}}$  precharge (t<sub>ACP</sub>) are added. In one  $\overline{\text{RAS}}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t<sub>RASP</sub> max (100  $\mu$ s).

#### Transfer Operation

The HM538121A provides the read transfer cycle, pseudo transfer cycle and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

 Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle: RAM to SAM Write transfer cycle: SAM to RAM

(2) Determine SI/O state

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle after power on, and determined for each transfer cycle.

• Read Transfer Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low and  $\overline{\text{WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge

of  $\overline{\text{DT}}/\overline{\text{OE}}$ . After the rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT}/\overline{OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT}/\overline{OE}$  rising edge must be satisfied. (See figure 1.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.

• Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . Data should be input to SI/O later than  $t_{SID}$  (min) after  $\overline{RAS}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC must not be risen.

• Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{\text{RAS}}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high. SAM access is inhibited during  $\overline{\text{RAS}}$  low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle can be written to other address of RAM by write transfer cycle. However, the address to write data must be the same MSB of row address (AX8) as that of the read transfer cycle.




Figure 1. Real Time Read Transfer



# • SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{\text{SE}}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{SE}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

# • Refresh RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cy-

cles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS Only Refresh Cycle: RAS only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/DE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

## **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	$v_{T}$	-1.0  to  +7.0	v	1
Power Supply Voltage	$v_{cc}$	-0.5  to  +7.0	v	1
Power Dissipation	$P_{T}$	1.0	w	
Operating Temperature	T <sub>opr</sub>	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS.

#### **■ ELECTRICAL CHARACTERISTICS**

#### • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	$v_{IH}$	2.4	_	6.5	v	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width 10 ns.

## • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Sumb at	HM538	3121A-8	HM538	121A-10	TT!4	Te	est Conditions
rarameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port
Operating	I <sub>CC1</sub>	_	65	_	50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC7</sub>		115	_	100	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
Standby	$I_{CC2}$	_	7	_	7	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC8</sub>	_	50	_	50	mA	$= V_{IH}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
RAS Only	I <sub>CC3</sub>	_	65	_	50	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Refresh Current	I <sub>CC9</sub>	_	115		100	mA	$\overline{CAS} = V_{IH}$ $t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$ , $V_{SS} = 0$ V) (continued)

D	C11	HM538	8121A-8	HM538	121A-10	TT-:t	Test	Conditions
Parameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port
Page Mode	I <sub>CC4</sub>		70		65	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
Current	I <sub>CC10</sub>	_	120	_	115	mA	$\overline{RAS} = V_{IL}$ $t_{PC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
CAS Before	I <sub>CC5</sub>	_	55	_	40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$
RAS Refresh Current	I <sub>CC11</sub>	_	105		90	mA	$t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
Data	$I_{CC6}$	_	75	_	60	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$
Transfer Current	I <sub>CC12</sub>	_	125		110	mA	$\begin{array}{c} \text{Cycling} \\ \text{t}_{\text{RC}} = \text{Min} \end{array}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	μΑ		
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	μА		
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4		v	$I_{OH} = -2 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	_	0.4	_	0.4	v	$I_{OL} = 4.2 \text{ mA}$	


Note: 1. I<sub>CC</sub> depends on output loading condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

# • Capacitance ( $T_A = 25$ °C, $V_{CC} = 5$ V, f = 1 MHz, Bias: Clock, I/O = $V_{CC}$ , Address = $V_{SS}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_	_	5	pF
Clock	C <sub>I2</sub>	_	_	5	pF
I/O, SI/O, QSF	C <sub>I/O</sub>	_	_	7	pF

# $\bullet$ AC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)1, 16 Test Conditions

Input Rise and Fall Time 5 ns
Output Load See figures
Input Timing Reference Levels 0.8V, 2.4V
Output Timing Reference Levels 0.4V, 2.4V



Note: \*1. Including scope and jig.

#### **Common Parameter**

Downstan	C11	HM53	8121A-8	HM538	3121A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	150	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	80	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	ns	
CAS Pulse Width	tCAS	20	_	25	_	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	15		ns	
Column Address Setup Time	tASC	0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	20	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	60	25	75	ns	2
$\overline{RAS}$ Hold Time Referenced to $\overline{CAS}$	t <sub>RSH</sub>	20	_	25	_	ns	
$\overline{\text{CAS}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>CSH</sub>	80		100	_	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10		10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	ns	3
Refresh Period	t <sub>REF</sub>		8		8	ms	
$\overline{\mathrm{DT}}$ to $\overline{\mathrm{RAS}}$ Setup Time	t <sub>DTS</sub>	0	_	0	_	ns	
DT to RAS Hold Time	t <sub>DTH</sub>	10	_	15	_	ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0	_	0	_	ns	4
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0		ns	4
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	20		25	ns	5
Output Buffer Turn-off Delay Referenced to $\overline{OE}$	t <sub>OFF2</sub>	_	20	_	25	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

Demonstra	G11	HM53	8121A-8	HM538	121A-10	TT-:4	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	ns	6, 7
Access Time from CAS	tCAC	_	20		25	ns	7, 8
Access Time from OE	tOAC	_	20	_	25	ns	7
Address Access Time	t <sub>AA</sub>		40	_	45	ns	7, 9
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Read Command Hold Time	tRCH	0	_	0	_	ns	10
Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	10	_	10		ns	10
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	2
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	_	45	_	ns	
Column Address to CAS Lead Time	t <sub>CAL</sub>	40	_	45	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	45	_	50	ns	
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

## Write Cycle (RAM), Page Mode Write Cycle

Parameter	Count of	HM53	8121A-8	HM538	3121A-10	Unit	NT-4-
Parameter	Symbol	Min	Max	Min	Max	] Unit	Note
Write Command Setup Time	t <sub>WCS</sub>	0	_	0	_	ns	11
Write Command Hold Time	twch	15	_	20	_	ns	
Write Command Pulse Width	twp	15	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
WE to RAS Setup Time	tws	0	_	0	_	ns	
WE to RAS Hold Time	twH	10	_	15	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	10	_	15	_	ns	
OE Hold Time Referenced to WE	tOEH	20	<u> </u>	25	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	
CAS to Data-in Delay Time	t <sub>CDD</sub>	20	_	25	_	ns	13
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

# **Read-Modify-Write Cycle**

D	G 1 1	HM53	8121A-8	HM538	121A-10	Unit	• Note
Parameter	Symbol	Min	Max	Min	Max	Unit	* Note
Read-Modify-Write Cycle Time	tRWC	200		250	_	ns	
RAS Pulse Width (Read-Modify-Write Cycle)	t <sub>RWS</sub>	130	10000	160	10000	ns	
CAS to WE Delay Time	t <sub>CWD</sub>	45		55	_	ns	14
Column Address to WE Delay Time	t <sub>AWD</sub>	65	_	75	_	ns	14
OE to Data-in Delay Time	t <sub>ODD</sub>	20		25		ns	12
Access Time from RAS	tRAC	_	80	_	100	ns	6, 7
Access Time from CAS	tCAC	_	20	_	25	ns	7, 8
Access Time from OE	tOAC	_	20	_	25	ns	7
Address Access Time	t <sub>AA</sub>	_	40	_	45	ns	7, 9
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	25	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	ns	12
Data-in Hold Time	t <sub>DH</sub>	15		20	_	ns	12
OE Hold Time Referenced to WE	t <sub>OEH</sub>	20	_	25	_	ns	

# Refresh Cycle

Demonster	Carrada a 1	HM53	8121A-8	HM538	121A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	15		20		ns	
RAS Precharge to CAS Hold Time	tRPC	10		10	_	ns	



## **Read Transfer Cycle**

D		HM53	8121A-8	HM538	121A-10	TILL	NT 4
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
DT Hold Time Referenced to RAS	tRDH	70	10000	90	10000	ns	
DT Hold Time Referenced to CAS	t <sub>CDH</sub>	20	_	25	-	ns	
DT Hold Time Referenced to Column Address	t <sub>ADH</sub>	30	_	35		ns	
DT Precharge Time	t <sub>DTP</sub>	40		45		ns	
DT to RAS Delay Time	tDRD	70		90		ns	
SC to RAS Setup Time	tSRS	30		30		ns	
1st SC to RAS Hold Time	tSRH	85		105		ns	
1st SC to CAS Hold Time	t <sub>SCH</sub>	30	_	35		ns	
1st SC to Column Address Hold Time	t <sub>SAH</sub>	50		55		ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	_	5		ns	
1st SC to DT Hold Time	t <sub>SDH</sub>	15		15		ns	
Serial Data-in to 1st SC Delay Time	t <sub>SZS</sub>	0		0		ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10		ns	
SC Precharge Time	t <sub>SCP</sub>	10	_	10	_	ns	
SC Access Time	t <sub>SCA</sub>	_	25		25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5		ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0		0		ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15		20		ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40		45	_	ns	
DT High Hold Time to RAS Precharge	tDTHH	25	_	30		ns	

# Pseudo Transfer Cycle, Write Transfer Cycle

	0 1 1	HM53	8121A-8	HM538	121A-10	Timit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
SE Setup Time Referenced to RAS	t <sub>ES</sub>	0	_	0	_	ns	
$\overline{SE}$ Hold Time Referenced to $\overline{RAS}$	t <sub>EH</sub>	10	_	15		ns	
SC Setup Time Referenced to RAS	t <sub>SRS</sub>	30		30	_	ns	
RAS to SC Delay Time	tSRD	25	_	25	_	ns	
Serial Output Buffer Turn-off Time Referenced to RAS	t <sub>SRZ</sub>	10	45	10	50	ns	
RAS to Serial Data-in Delay Time	t <sub>SID</sub>	45	_	50		ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10		10		ns	
SC Precharge Time	t <sub>SCP</sub>	10	_	10	_	ns	
SC Access Time	t <sub>SCA</sub>	_	25	_	25	ns	15
SE Access Time	t <sub>SEA</sub>		25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5		5		ns	
Serial Write Enable Setup Time	tsws	5	_	5	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0		0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	ns	

#### Serial Read Cycle, Serial Write Cycle

D	Ch a1	HM53	8121A-8	HM538	121A-10	¥7	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30		30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10		ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	25	_	25	ns	15
Access Time from SE	t <sub>SEA</sub>	_	25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5	_	ns	
Serial Output Buffer Turn-off Time Referenced to SE	t <sub>SEZ</sub>		20	_	25	ns	5
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold time	tSIH	15	_	20	_	ns	
Serial Write Enable Setup Time	tsws	5	_	5	_	ns	
Serial Write Enable Hold Time	tswH	15	_	20	_	ns	
Serial Write Disable Setup Time	tswis	5		5		ns	
Serial Write Disable Hold Time	tswih	15	_	20	_	ns	


Notes: 1. AC measurements assume  $t_T = 5$  ns.

- 2. When  $t_{RCD} > t_{RCD}$  (max) or  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition time t<sub>T</sub> is measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t<sub>DZC</sub> (min) or t<sub>DZO</sub> (min) must be satisfied.
- 5.  $t_{OFF1}$  (max),  $t_{OFF2}$  (max) and  $t_{SEZ}$  (max) are defined as the time at which the output achieves the open circuit condition  $(V_{OH} 200 \text{ mV}, V_{OL} + 200 \text{ mV})$ .
- Assume that t<sub>RCD</sub> > t<sub>RCD</sub> (max) and t<sub>RAD</sub> > t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 8. When  $t_{RCD} > t_{RCD}$  (max) and  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 9. When  $t_{RCD} > t_{RCD}$  (max) and  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 10. If either t<sub>RCH</sub> of t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 11. When t<sub>WCS</sub> > t<sub>WCS</sub> (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of  $\overline{CAS}$  or  $\overline{WE}$ .
- 13. Either t<sub>CDD</sub> (min) or t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t<sub>AWD</sub> > t<sub>AWD</sub> (min) and t<sub>CWD</sub> > t<sub>CWD</sub> (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t<sub>ODD</sub> (min) must be satisfied because output buffer must be turned off by  $\overline{OE}$  prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 16. After power-up, pause for 100  $\mu s$  or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation.




### **■ TIMING WAVEFORMS**

## • Read Cycle




## • Early Write Cycle




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

# • Delayed Write Cycle




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

# • Read-Modify-Write Cycle




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

## • Page Mode Read Cycle




## • Page Mode Write Cycle (Early Write)




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.

# • Page Mode Write Cycle (Delayed Write)




Note: \*1. This cycle becomes a normal mode write cycle when  $\overline{WE}$  is high and a mask write cycle when  $\overline{WE}$  is low.


# • RAS Only Refresh Cycle




## • CAS Before RAS Refresh Cycle




## • Hidden Refresh Cycle




## • Read Transfer Cycle (1)




# • Read Transfer Cycle (2)




## • Pseudo Transfer Cycle




## • Write Transfer Cycle



## Serial Read Cycle



## Serial Write Cycle



## 131,072 x 8-Bit Multiport CMOS Video Random Access Memory

#### **■ DESCRIPTION**

The HM538122 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function.

It also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

#### **■ FEATURES**

Multiport Organization

a.upo.t o.g	,	
Asynchro	onous and Simultaneous Opera	ation of RAM and SAM Capability
RAM.		128k-word x 8-Bit
SAM.		256-word x 8-Bit
<ul> <li>Access Time</li> </ul>	RAM	100 ns/100 ns/120 ns/150 ns (max)
	SAM	30 ns/35 ns/40 ns/50 ns (max)
<ul> <li>Cycle Time</li> </ul>	RAM	190 ns/190 ns/220 ns/260 ns (min)
•	SAM	30 ns/40 ns/40 ns/60 ns (min)
<ul> <li>Low Power</li> </ul>		
Active	RAM	495 mW (max)
	SAM	468 mW (max)
Standby		40 mW (max)


- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- · 2 Types of Mask Write Mode Capability
- · Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
   RAS Only Refresh
   CAS Before RAS Refresh
   Hidden Refresh
- TTL Compatible

#### **■ ORDERING INFORMATION**


Part No.	Access	Destass	
	RAM	SAM	Package
HM538122JP-10	100 ns	30 ns	400 mil
HM538122JP-11	100 ns	35 ns	40-pin
HM538122JP-12	120 ns	40 ns	Plastic SOJ
HM538122JP-15	150 ns	50 ns	(CP-40D)

#### **■ PIN DESCRIPTION**


Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>7</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
v <sub>cc</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	Non Connection



#### PIN OUT



#### **■ BLOCK DIAGRAM**



#### **■ PIN FUNCTION**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM538122.

• Table 1. Operation Cycles of the HM538122

At T	Input Le		Operation Cycle			
CAS	ŪT∕ŌE	WE	SE	•		
Н	Н	Н	X	RAM Read/Write		
Н	Н	L	X	Mask Write		
Н	L	Н	X	Read Transfer		
Н	L	L	Н	Pseudo Transfer		
Н	L	L	L	Write Transfer		
L	X	Н	X	CBR Refresh		
L	X	L	X	Logic Operation Set/Reset		

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{\text{RAS}}$ . Column address is determined by  $A_0-A_7$  level at the falling edge of  $\overline{\text{CAS}}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$  (input pin):  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM538122 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a normal write cycle is executed. After that,  $\overline{\text{WE}}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{\text{WE}}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0$ - $I/O_7$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{\text{RAS}}$  (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial

write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>7</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

#### **■ OPERATION OF HM538122**

## Operation of RAM Port

RAM Read Cycle (DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}/\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}/\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t<sub>AA</sub>) and  $\overline{\text{RAS}}$  to column address delay time (t<sub>RAD</sub>) specifications are added to enable high-speed page mode.

## RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

(DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after  $\overline{\text{RAS}}$  is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{WE}$  falling edge. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  high.

If WE is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting  $\overline{OE}$  high.

Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

**High-Speed Page Mode Cycle** (DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$ 

is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70%-80%. This product is based on static column mode, therefore address access time ( $t_{AA}$ ),  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. In one  $\overline{RAS}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s),  $t_{RSP}$  max (100  $\mu$ s).

#### Transfer Operation

HM538122 provides the transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ .

They have the following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
  - (a) Read transfer cycle:

 $RAM \rightarrow SAM$ 

(b) Write transfer cycle:

RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle:

SI/O output

Pseudo transfer cycle, write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address.

**Read Transfer Cycle** (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (256 x 8-bit) determined by this cycle is transferred synchronously at the rising of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address.

This cycle can access SAM serially even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) is specified between the last SAM access before transfer and  $\overline{\text{DT}/\text{OE}}$  rising edge, and  $t_{SDH}$  (min) between the first SAM access and  $\overline{\text{DT}/\text{OE}}$  rising edge (see figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after  $t_{RLZ}$  (min) after the  $\overline{\mbox{RAS}}$  falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  low, and  $\overline{\text{SE}}$  high, at the falling edge of  $\overline{\text{RAS}}$ . The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{\text{RAS}}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{\text{RAS}}$  low, therefore, SC should not be raised.




Figure 1. Real Time Read Transfer

Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{\text{RAS}}$ . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high. SAM access is inhibited during  $\overline{\text{RAS}}$  low. In this period, SC should not be raised.

#### SAM Port Operation

#### **Serial Read Cycle**

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If SE is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

### **Serial Write Cycle**

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so  $\overline{\text{SE}}$  high can mask data for SAM.

#### • Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cy-

cles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses every 8 ms.

RAS Only Refresh Cycle: RAS only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits.

To distinguish this cycle from data transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$ .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, WE should be high at the falling edge of RAS.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

### Logic Operation Mode

The HM538122 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.



**Logic Operation Set/Reset Cycle** ( $\overline{CAS}$  and  $\overline{WE}$  Low at the falling edge of  $\overline{RAS}$ )

In logic operation set/reset cycle, the following operations are performed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CAS before RAS refresh.

Figure 2 shows the timing for logic operation set/reset cycle. This cycle starts when  $\overline{CAS}$  and  $\overline{WE}$  are low at the falling edge of  $\overline{RAS}$ . In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of  $\overline{RAS}$  respectively. When write cycle is performed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one  $\overline{RAS}$  cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one

programmed in logic operation set/reset cycle is named as "mask data".

(1) Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of  $A_0-A_3$  levels at the falling edge of  $\overline{\text{RAS}}$ . (A\_4-A\_8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0, 1, 0, 1) resets the logic operation mode. When write cycle is performed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of  $\overline{\text{RAS}}$  in logic operation set/reset cycle when mask data is not used.

#### (2) Mask data programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset

### • Table 2. Logic Code

	Logic	Logic Code		C	Write Data	Notes		
<b>A</b> 3	A2	A1	<b>A</b> 0	Symbol	write Data	Notes		
0	0	0	0	Zero	0			
0	0	0	1	AND1	Di•Mi			
0	0	1	0	AND2	Ōi∙Mi	Logic Operation Mode Set		
0	0	1	1	_	Mi			
0	1	0	0	AND3	Di• <del>Mi</del>			
0	1	0	1	THROUGH	Di	Logic Operation Mode Reset		
0	1	1	0	EOR	<u>Di</u> •Mi + Di• <u>Mi</u>			
0	1	1	1	OR1	Di + Mi			
1	0	0	0	NOR	<u>Di•Mi</u>			
1	0	0	1	ENOR	$Di \cdot Mi + \overline{Di} \cdot \overline{Mi}$			
1	0	1	0	INV1	<del>Di</del>	Logic Operation Mode Set		
1	0	1	1	OR2	<del>Di</del> + Mi			
1	1	0	0	INV2	Mi			
1	1	0	1	OR3	Di + Mi			
1	1	1	0	NAND	$\overline{\mathrm{Di}} + \overline{\mathrm{Mi}}$			
1	1	1	1	One	1			

Notes: Di: External data-in

Mi: The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function



Also, temporary mask data is programmed by falling  $\overline{WE}$  at the falling edge of  $\overline{FAS}$  in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions are useful when RAM port is deviced into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed internally.

- (1) Reading memory data in given address into internal bus
- (2) Performing operation between input data and memory data
- (3) Writing the result of (2) into address given by (1)

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 4. Sequence of Raster Operation

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V <sub>T</sub>	- 1.0 to + 7.0	v	1
Power Supply Voltage	v <sub>cc</sub>	-0.5  to  +7.0	v	1
Power Dissipation	P <sub>T</sub>	1.0	w	
Operating Temperature	Topr	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS.

## **■ ELECTRICAL CHARACTERISTICS**

• Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width 10 ns.

 $\bullet$  DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%,$  V\_SS = 0V)

	u. ou.	40.0	) DELIGO	A		, O, VOC	,	_ 10 /0,	, 133	••,			
Parameter	Symbol	HM53	3122-10	HM538	8122-11	HM538	8122-12	HM538	3122-15	Unit	Test	Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM Port	SAM Port	Note
Operating	I <sub>CC1</sub>	_	90	_	90		80	_	70	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC7</sub>	_	160	_	160	_	140	_	120	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 2
Standby	$I_{CC2}$	_	7		7	_	7	_	7	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	$I_{CC8}$	_	85	_	70	_	70	_	55	mA	= V <sub>IH</sub>	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
RAS Only	$I_{CC3}$	_	90	_	90	_	80	_	70	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Refresh Current	I <sub>CC9</sub>	_	150	_	150	_	130	_	110	mA	$ \overline{CAS} = V_{IH}  t_{RC} = Min $	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 2
D M - d .	$I_{CC4}$	_	115	_	115	_	105	_	95	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Page Mode Current	ge Wiode	_	185	_	185	_	160	_	140	mA	$ RAS = V_{IL}  t_{PC} = Min $	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 3
CAS Before	I <sub>CC5</sub>	_	80	_	80	_	70	_	60	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
RAS Refresh Current	I <sub>CC11</sub>	_	130	_	130	_	110	_	90	mA	$t_{RC} = Min$	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1
Data	$I_{CC6}$	_	115	_	115	_	110	_	100	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Transfer Current	I <sub>CC12</sub>	_	185	_	185	_	160	_	140	mA	Cycling t <sub>RC</sub> = Min	$\overline{\overline{SE}} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1, 2
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ			
Output Leakage Current	$I_{LO}$	- 10	10	- 10	10	- 10	10	- 10	10	μΑ			
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4		2.4	_	2.4		v	$I_{OH} = -2  \text{mA}$		
Output Low Voltage	$v_{OL}$	_	0.4	_	0.4	_	0.4	_	0.4	v	$I_{OL} = 4.2 \text{ mA}$		

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition  $(I_{I/O} = I_{SI/O} = 0 \text{ mA}).$ 

- 2. Address can be changed less than three times in one  $\overline{RAS}$  cycle.
- 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
- 4.  $I_{\mbox{\scriptsize CC2}}$  and  $I_{\mbox{\scriptsize CC8}}$  are measured with address fixed.




# • Capacitance ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V$ , f = 1 MHz, Bias: Clock, I/O = $V_{CC}$ , Address = $V_{SS}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>		<del></del>	5	pF
Clocks	$C_{I2}$	_	_	5	pF
I/O, SI/O	C <sub>I/O</sub>	_		7	pF

# • AC Electrical Characteristics (T\_A = 0 to $+70^{\circ}\text{C},\,V_{CC}=5\text{V}\pm10\%,\,V_{SS}=0\text{V})^{1,\,\,11}$ Test Conditions

Input Rise and Fall Time 5 ns
Output Load See figures
Input Timing Reference Levels 0.8V, 2.4V
Output Timing Reference Levels 0.4V, 2.4V



Note: \*1. Including scope and jig.

#### **Common Parameter**

Demonstra	C11	HM53	8122-10	HM53	3122-11	HM53	8122-12	HM53	8122-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umi	Note
Random Read or Write Cycle Time	tRC	190	_	190	_	220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	80	_	90	_	100	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	15	_	20	_	ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0	_	ns	
Column Address Hold Time	tCAH	20	_	20		20		25	_	ns	
RAS to CAS Delay Time	tRCD	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t <sub>RSH</sub>	30	_	30	_	35		40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	100	_	100	_	120	_	150	_	ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	8
Refresh Period	tREF		8	_	8	_	8	_	8	ms	
DT to RAS Setup Time	t <sub>DTS</sub>	0		0		0		0	_	ns	
DT to RAS Hold Time	tDTH	15	_	15		15		20	_	ns	
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0		0	_	0	_	ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0		0	_	0		0		ns	

# Read Cycle (RAM), Page Mode Read Cycle

Donomorton	Sb-al	HM53	8122-10	HM53	8122-11	HM538	3122-12	HM53	8122-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	100	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	tCAC	_	30	_	30		35		40	ns	3, 5
Access Time from $\overline{\text{OE}}$	tOAC		30		30		35		40	ns	3
Address Access Time	t <sub>AA</sub>		45	_	45		55		70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	25		25		30	_	40	ns	7
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	25		25		30		40	ns	7
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	_	0	_	0	_	0	_	ns	12
Read Command Hold Time Referenced to RAS	tRRH	10	_	10	_	10		10		ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10		15		20	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	50	_	50	_	60	_	75	ns	
RAS Pulse Width in Page Mode	t <sub>RASP</sub>	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# Write Cycle (RAM), Page Mode Write Cycle

D		HM53	8122-10	HM53	8122-11	HM53	8122-12	HM53	8122-15	TT :	<b>N</b> T
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0		0	_	0		0	_	ns	9
Write Command Hold Time	twcH	25	_	25		25	_	30		ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	20	_	25		ns	
Write Command to RAS Lead Time	tRWL	30	_	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30	_	30	_	35	_	40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	0	_	0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25	_	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0		0	_	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	15	_	20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	0		ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	15		20	_	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	tOEH	10	_	10		15	_	20		ns	
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10	_	15	_	20		ns	
RAS Pulse Width in Page Mode	t <sub>RASP</sub>	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# Read-Modify-Write Cycle

Domomoton	Cumb ol	HM538122-10		HM538122-11		HM53	8122-12	HM53	8122-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omi	Note
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	255	_	255	_	295	_	350	_	ns	
RAS Pulse Width	t <sub>RWS</sub>	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay Time	t <sub>CWD</sub>	65	_	65	_	75	_	90	_	ns	9
Column Address to WE Delay Time	t <sub>AWD</sub>	80	_	80	_	95		120		ns	9



# Read-Modify-Write Cycle (continued)

D	C11	HM538	3122-10	HM538	3122-11	HM538	3122-12	HM538	3122-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
OE to Data-in Delay Time	todd	25	_	25	_	30	_	40	_	ns	
Access Time from RAS	tRAC	_	100	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	tCAC		30		30		35		40	ns	3, 5
Access Time from $\overline{OE}$	tOAC	_	30	_	30	_	35	_	40	ns	3
Address Access Time	t <sub>AA</sub>	_	45		45	_	55	_	70	ns	3, 6
RAS to Column Address Delay	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	25	_	25		30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		0	_	0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30		30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30	_	30	_	35	_	40	_	ns	
Write Command Pulse Width	twp	15	_	15		20	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0		0		0	_	0		ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25	_	25	_	30		ns	10
WE to RAS Setup Time	tws	0	_	0		0	_	0	-	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15		15	_	15		20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0		0	_	0		0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15		15	_	15	_	20		ns	
$\overline{OE}$ Hold Time Referenced to $\overline{WE}$	t <sub>OEH</sub>	10		10	_	15		20		ns	

# Refresh Cycle

Parameter	Samula al	HM53	8122-10	HM538122-11		HM53	3122-12	HM53	8122-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	_	10	_	10		10		ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20		20		25	_	30		ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10		10	_	10	_	ns	

# **Transfer Cycle**

Do	Comple at	HM53	8122-10	HM53	8122-11	HM538	3122-12	HM538	3122-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Umit	Note
WE to RAS Setup Time	tws	0	_	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	15	_	20	_	ns	
SE to RAS Setup Time	t <sub>ES</sub>	0	_	0	_	0	_	0	_	ns	
SE to RAS Hold Time	t <sub>EH</sub>	15	_	15		15	_	20		ns	
RAS to SC Delay Time	tSRD	25	_	30	_	30	_	35	_	ns	
SC to RAS Setup Time	tSRS	30	_	40	_	40	_	45		ns	
DT Hold Time from RAS	t <sub>RDH</sub>	80	_	90		90	_	110	_	ns	
$\overline{DT}$ Hold Time from $\overline{CAS}$	t <sub>CDH</sub>	20	_	30		30	_	45		ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	_	5		5	_	10		ns	
First SC to DT Hold Time	t <sub>SDH</sub>	20	_	25		25		30		ns	
DT to RAS Lead Time	t <sub>DTL</sub>	50	_	50		50		50		ns	

# Transfer Cycle (continued)

D	C11	HM53	8122-10	HM53	8122-11	HM53	8122-12	HM53	8122-15	TTte	NT.4.
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
DT Hold Time Referenced to RAS High	<sup>t</sup> DTHH	20		25	_	25	_	30	_	ns	
DT Precharge Time	t <sub>DTP</sub>	30	_	35	_	35		40	_	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60		60		75		ns	
Serial Data Input to RAS to Delay Time	t <sub>SZR</sub>	_	10		10	_	10	_	10	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5	_	10	_	10	_	10	_	ns	
Serial Clock Cycle Time	tscc	30	_	40		40	_	60	_	ns	
Serial Clock Cycle Time	t <sub>SCC2</sub>	40	_	40	_	40	_	60		ns	13
Access Time from SC	tSCA	_	30	_	35	_	40		50	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10		10	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0		0	_	0		ns	
Serial Data-in Hold Time	tSIH	15	_	20		20	_	25	_	ns	

# **Serial Read Cycle**

_		HM53	8122-10	HM53	8122-11	HM53	8122-12	HM53	8122-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30	_	40	_	40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	30	_	35	_	40		50	ns	4
Access Time from SE	tSEA	_	25	_	30	_	30	_	40	ns	4
Serial Data-out Hold Time	tsoh	7	_	7	_	7		7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	_	10	_	ns	
Serial Output Buffer Turn-off Delay from SE	t <sub>SEZ</sub>		25	_	25	_	25	_	30	ns	7

# Serial Write Cycle

D	C11	HM53	8122-10	HM53	8122-11	HM53	8122-12	HM53	8122-15	TT!4	NT-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40	_	40	_	60	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	tSCP	10		10		10	_	10	_	ns	
Serial Data-in Setup Time	tSIS	0	_	0		0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20		20	_	25	_	ns	
Serial Write Enable Setup Time	tsws	0		0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	tswH	30	_	35	_	35	_	50	_	ns	
Serial Write Disable Setup Time	tswis	0	-	0	_	0	_	0	_	ns	
Serial Write Disable Hold Time	tswih	30	_	35		35	_	50	_	ns	



1181

#### **Logic Operation Mode**


<b>D</b>	G 1.1	HM53	8122-10	HM53	8122-11	HM53	8122-12	HM53	3122-15	TT 1.	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Hold Time (Logic Operation Set/Reset Cycle)	<sup>t</sup> FCHR	90		100	_	100	_	120	_	ns	
RAS Pulse Width in Write Cycle	t <sub>RFS</sub>	140	10000	165	10000	165	10000	200	10000	ns	
CAS Pulse Width in Write Cycle	t <sub>CFS</sub>	60	_	70		70		80	_	ns	
CAS Hold Time in Write Cycle	t <sub>FCSH</sub>	140		165		165		200	_	ns	
RAS Hold Time in Write Cycle	t <sub>FRSH</sub>	60	_	70	_	70	_	80	_	ns	
Write Cycle Time	tFRC	230	_	265		265	_	310	_	ns	
Page Mode Cycle Time (Write Cycle)	t <sub>FPC</sub>	85	_	100	_	100	_	120	_	ns	
Pulse Width in Page Mode	t <sub>RFSP</sub>	0.14	100	0.14	100	0.165	100	0.2	100	μs	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assume that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) or  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7. t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition (V<sub>OH</sub> 200 mV, V<sub>OL</sub> + 200 mV).
- 8.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- When t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
  - When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by  $\overline{OE}$ .
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or readmodify-write cycles.
- 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 13. t<sub>SCC2</sub> is defined as the last SAM cycle time before read transfer in read transfer cycle (1).
- 14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
- 15. When SE is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
- 16. When CAS and DT/OE are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

#### **■ TIMING WAVEFORMS**

# • Read Cycle




# • Early Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# Page Mode Read Cycle




# Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Hidden Refresh Cycle




# • Read Transfer Cycle (1)



Notes: \*1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

<sup>\*2.</sup> SE is in low level. (When SE is high, SI/O becomes high impedance.)


# • Read Transfer Cycle (2)




Notes: \*1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

\*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


# • Pseudo Transfer Cycle



# • Write Transfer Cycle




# • Serial Read Cycle



Note: 1. Address 0 is accessed next to address 255.


# • Serial Write Cycle



Notes: 1. When  $\overline{SE}$  is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.


2. Address 0 is accessed next to address 255.

# • Logic Operation Set/Reset Cycle



Notes: \*1. Logic code A<sub>0</sub>-A<sub>3</sub>. \*2. Write mask data.


# • Logic Operation Mode Timing Waveforms Early Write Cycle



Note: \*1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




# **Delay Write Cycle**




Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# Page Mode Write Cycle (Delayed Write)



Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# Page Mode Write Cycle (Early Write)



Note: \*1. When  $\overline{WE}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# HM538123 Series

# 131,072-Word x 8-Bit Multiport CMOS Video RAM

#### **■ DESCRIPTION**

The HM538123 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. In addition, it has two new functions. Flash write clears the data of one row in one cycle in RAM. Special read transfer internally detects that the last address in SAM is read and transfers the next data of one row automatically from RAM if a transfer cycle has previously been executed. These functions make it easier to use the HM538123.

#### **■ FEATURES**

 Low Power Active

Multiport Organization     Asynchronous and Simultan	neous Operation of RAM and SAM Capability
•	128k-word x 8-bit
SAM	256-word x 8-bit
<ul> <li>Access Time</li> </ul>	
RAM	100 ns/120 ns/150 ns (max)
SAM	30 ns/40 ns/50 ns (max)
Cycle Time	,
RAM	190 ns/220 ns/260 ns (min)
SAM	30 ne/40 ne/60 ne (min)


- RAM
   .385 mW (max)

   SAM
   .275 mW (max)

   Standby
   .40 mW (max)
- High-Speed Page Mode Capability
  Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Special Read Transfer Cycle Capability
- Flash Write Cycle Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
   RAS Only Refresh
   CAS Before RAS Refresh
   Hidden Refresh
- TTL Compatible

# **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM538123JP-10 HM538123JP-12	100 ns 120 ns	400 mil 40-pin
HM538123JP-15	150 ns	Plastic SOJ (CP-40D)




#### PIN OUT

■ PIN OUT		
HM	538123JF	Series
sc t	$\neg \bigcirc$	40 0 Vss1
SI/00 C	2	39 J SI/07
SI/01 C	3	38 D SI/06
SI/02 C	4	37 D SI/05
SI/03 C	5	36 3 SI/O4
ō⊤/ōĒ d	6	35 D SE
1/00 d	7	34 1 1/07
1/01 [	8	33 1/06
1/02 [	9	32 1/05
1/03 🛭	10	31 1/04
V <sub>cc</sub> 1 C	11	30 p v <sub>ss</sub> 2
WE C	12	29 b DSF
NC C	13	28 D NC
RAS C	14	27 D CAS
NC C	15	26 D QSF
A8 C	16	25 D A0
A6 C	17	24 D A1
A5 C	18	23 D A2
A4 C	19	22 D A3
V <sub>cc</sub> 2 C	20	21 A7
		0111-1
	(Top Vie	ew)

#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>7</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Data Register Empty Flag
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

#### **■ BLOCK DIAGRAM**



#### **■ PIN FUNCTION**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM538123.

• Table 1. Operation Cycles of the HM538123

Input	Level at the	Falling 1	Edge of	RAS	Operation Cycle
CAS	DT/OE	WE	SE	DSF	operation Cycle
Н	H	Н	X	L	RAM Read/Write
Н	H	H	X	H	Color Register Set
H	H	L	X	L	Mask Write
H	H	L	X	Н	Flash Write
H	L	Н	X	L	Special Read
					Initialization
H	L	H	X	Н	Special Read
		1			Transfer
H	L	L	H	X	Pseudo Transfer
H	L	L	L	X	Write Transfer
L	X	X	X	X	CBR Refresh

Note: X; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}.$  Column address is determined by  $A_0-A_7$  level at the falling edge of  $\overline{CAS}.$  In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{WE}$  (input pin):  $\overline{WE}$  pin has two functions at the falling edge of  $\overline{RAS}$  and after. When  $\overline{WE}$  is low at the falling edge of  $\overline{RAS}$ , the HM538123 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{WE}$  level at the falling edge of  $\overline{RAS}$  is don't care in read cycle.) When  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ , a normal write cycle is executed. After that,  $\overline{WE}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{WE}$  level at the falling edge of  $\overline{RAS}$ . When  $\overline{WE}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{WE}$  is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_7$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write and flash write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>7</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a special read transfer cycle or special read initialization cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special data input flag pin. It is set to high when new functions such as color register set, special read transfer, and flash write, are used.

QSF (output pin): The HM538123 has a double buffer organization which includes two SAM data registers to relax the restriction on timings of \$\overline{DT}/OE\$ and SC in real time transfer cycle. QSF flag turns high when output from one of SAM data registers finished (data register empty flag). If the condition is detected and special read transfer cycle is executed, data is transferred to the empty register. SC (serial clock) and data transfer cycle can be set asynchronously because detection of the last address in SAM and change of data register are executed automatically in the chip. It makes the system design flexible.

#### **■ OPERATION OF HM538123**

#### Operation of RAM Port

**RAM Read Cycle** (DT/OE High, CAS High, DSF Low at the Falling Edge of RAS)

Row address is entered at the  $\overline{\text{RAS}}$  falling edge and column address at the  $\overline{\text{CAS}}$  falling edge to the device as in standard DRAM. Then, when  $\overline{\text{WE}}$  is high and  $\overline{\text{DT}}/\overline{\text{OE}}$  is low while  $\overline{\text{CAS}}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}}/\overline{\text{OE}}$  and  $\overline{\text{CAS}}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t<sub>AA</sub>) and  $\overline{\text{RAS}}$  to column address delay time (t<sub>RAD</sub>) specifications are added to enable high-speed page mode.

#### **RAM Write Cycle**

(Early Write, Delayed Write, Read Modify Write) (DT/OE High, CAS High, DSF Low at the Falling Edge of RAS)

• Normal Mode Write Cycle

(WE High at the Falling Edge of RAS)

When CAS and WE are set low after driving RAS low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, WE should be high at the falling edge of RAS to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read modify write cycle and enables read/write to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

#### · Mask Write Mode

(WE Low at the Falling Edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

**High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  High,  $\overline{CAS}$  High, DSF Low at the Falling Edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t<sub>AA</sub>),  $\overline{\text{RAS}}$  to column address delay time (t<sub>RAD</sub>), and access time from  $\overline{\text{CAS}}$  precharge (t<sub>ACP</sub>) are added. In one  $\overline{\text{RAS}}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t<sub>RAS</sub> max (10  $\mu$ s).

#### Flash Write Function (See Figure 1)

 Color Register Set Cycle (CAS-DT/OE-WE High, DSF High at the Falling Edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it preserves the data until reset. The data set is just as same as in the usual write cycle except that DSF is set high at the falling edge of RAS, and early write and delayed write cycle can be executed. In this cycle, memory array access is not executed, so it is unnecessary to give row and column addresses.

 Flash Write Cycle (CAS-DT/OE High, WE Low, DSF High at the Falling Edge of RAS)

In a flash write cycle, a row of data (256 x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also possible to mask I/O in this cycle. When  $\overline{\text{CAS-DT/OE}}$  is set high,  $\overline{\text{WE}}$  is low, and DSF is high at the falling edge of  $\overline{\text{RAS}}$ , this cycle starts. Then, the row address to clear is given to row address and mask data is to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is preserved. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time.






Figure 1. Use of Flash Write

#### • Transfer Operation

The HM538123 provides the special read initialization cvcle, special read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving DT/OE low at the falling edge of RAS. They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
  - (a) Special read initialization cycle. Special read transfer cycle:

RAM → SAM

(b) write transfer cycle:

RAM ← SAM

(3) Determine input or output of SAM I/O pin (SI/O) Special read initialization cycle: SI/O output Pseudo transfer cycle, write transfer cycle:

SI/O Input

(4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither CAS nor address need to be set because SAM start address can be latched internally.

Special Read Initialization Cycle (CAS High, DT/OE Low, WE High, DSF Low at the Falling Edge of RAS)

If CAS is high, DT/OE is low, WE high, and DSF low at the falling edge of RAS, this cycle becomes a special read initialization cycle. Special read initialization is used (1) to start special read transfer operation and (2) to switch SAM input/output pin (SI/O) set in input state by pseudo transfer cycle or write transfer cycle, to output state.

If the clock is set as mentioned before, address of SAM transfer word line is set to row address and first SAM address to access (SAM start address) to column address, it becomes possible to execute SAM read after tsen (min) after RAS is high. In this cycle, SI/O outputs uncertain data after the RAS falling edge. So when SAM is in input state before executing this cycle, it is necessary to stop input before the RAS falling edge.

SAM access is inhibited while RAS is low in this cycle. SC should not be raised during RAS low.

Special Read Transfer Cycle (CAS High, DT/OE Low, WE High, DSF High at the Falling Edge of RAS)

Ordinary multiport video RAM has some problems; (1) severe limitation on timings between processor clock DT/OE and CRT clock SC, (2) complicated external control circuit to detect SAM last address externally and to insert transfer cycle synchronously. Special read transfer cycle makes it possible to relax the timing limitations and to set serial clock (SC) and transfer cycle perfectly synchronously.

Figure 2 shows the block diagram for a special read transfer. SAM double buffers are composed of two data registers (DR). When data is read out from DR0 serially, special read transfer cycle transfers a row of RAM data, which will be read from SAM next, to DR1.

The end of data read from DR0 is detected internally and data register switching circuit automatically switches to DR1 output. So data can be output continuously.




Figure 2. Block Diagram for Special Read Transfer

Figure 3 shows special read transfer operation sequence. QSF flag indicates that reading out from data register has finished (data register empty flag), and special read transfer can be executed while QSF is high. At first, special read operation starts by executing a special read initialization cycle. So QSF becomes high, the processor gives row address and SAM start address, which is needed next, to the memory, and inserts a special read transfer cycle. Data register becomes full after a special read transfer cycle, so QSF becomes low during the cycle. When the last SAM address is accessed, QSF becomes high and the data register, which outputs from the next SAM address, changes, and serial access can be executed.

By executing these handshakes, serial clock and transfer cycle can be executed perfectly asynchronously, and flexibility of the system design is improved.

Special read transfer cycle is set by making  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  high, and DSF high at the falling edge of RAS (same as for special read initialization cycle except DSF). Like in other transfer cycles, the address of the word line to transfer into data register is specified by row address and SAM start is specified by column address. When the last SAM address data is output, the next data is output from the SAM start address specified by this RAS cycle. This transfer cycle can be executed asynchronously with

SAM cycle. However, it is necessary to execute SAM access after RAS becomes high after SAM start address is specified by RAS cycle. (See Figure 4).

QSF should be high at the falling edge of RAS to execute a special read transfer cycle. A cycle whose QSF is low is neglected (refresh is executed). When the previous transfer cycle is a pseudo transfer or write transfer cycle and SI/O is in input state, special read transfer cycle cannot be used (neglected). Special read initialization cycle is required to switch SI/O to output state.

Pseudo Transfer Cycle (CAS High, DT/OE Low, WE Low, and SE High at the Falling Edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  low, and  $\overline{\text{SE}}$  high, at the falling edge of  $\overline{\text{RAS}}$ . The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{\text{RAS}}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{\text{RAS}}$  becomes high, like in the special read initialization cycle. In this cycle, SAM access is inhibited during  $\overline{\text{RAS}}$  low, therefore, SC should not be raised




Figure 3. Special Read Transfer Operation Sequence




Figure 4. The Restriction of Special Read Transfer

Write Transfer Cycle ( $\overline{CAS}$  High,  $\overline{DT}/\overline{OE}$  Low,  $\overline{WE}$  Low, and  $\overline{SE}$  Low at the Falling Edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t<sub>SRD</sub> (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

# SAM Port Operation

### **Serial Read Cycle**

SAM port is in read mode when the previous data transfer cycle is special read initialization cycle or special read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When the last address is accessed at the state of QSF low (data register is full), it is signaled to external circuits that special read transfer is enabled by making QSF high. Next, after SAM access, output data register is switched, then the row address data given by previous special read transfer cycle is output from the SAM start address. If special read transfer isn't performed (QSF high), the column address 0 of the same row address is accessed.

# Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so SE high can be used to mask data for SAM.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1)  $\overline{RAS}$  only refresh cycle, (2)  $\overline{CAS}$  before  $\overline{RAS}$  (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate  $\overline{RAS}$  such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS Only Refresh Cycle: RAS only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and pow-



#### HM538123 Series -

er dissipation is less than that of normal read/write cycles because  $\overline{CAS}$  internal circuits don't operate. To distinguish this cycle from data transfer cycle,  $\overline{DT}/\overline{OE}$  should be high at the falling edge of  $\overline{RAS}$ .

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in

RAS only refresh cycles because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit	Note
Terminal Voltage	V <sub>T</sub>	-1.0  to  +7.0	v	1
Power Supply Voltage	$v_{\rm cc}$	- 0.5 to + 7.0	v	1
Power Dissipation	P <sub>T</sub>	1.0	W	
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS.

#### **■ ELECTRICAL CHARACTERISTICS**

# • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	v	1
Input High Voltage	v <sub>IH</sub>	2.4		6.5	v	1
Input Low Voltage	$v_{IL}$	- 0.5		0.8	v	1, 2

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width  $\leq 10$  ns.

# • DC Electrical Characteristics ( $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol	HM538	3123-10	HM538	3123-12	HM538	123-15	Unit	Te	st Conditions	Note
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	RAM Port	$SAM Port$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC Cycling$ $t_{SCC} = Min$ $SC = V_{IL}, \overline{SE} = V_{IH}$	Note
Operating	I <sub>CC1</sub>	_	70	_	60	_	50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	$I_{CC7}$	_	120		100		80	mA	$\begin{array}{l} \text{Cycling} \\ t_{\text{RC}} = \text{Min} \end{array}$		
Standby	$I_{CC2}$	_	7	-	7		7	mA	RAS,	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC8</sub>		50		40		30	mA	$\frac{RAS}{CAS} = V_{IH}$		
RAS Only	$I_{CC3}$	_	60		50		40	mA	RAS Cycling		
Refresh Current	I <sub>CC9</sub>	_	110	_	90		70	mA	$\frac{\overline{CAS}}{t_{RC}} = V_{IH}$ $t_{RC} = Min$		
Page	I <sub>CC4</sub>	_	65	_	55	_	45	mA	CAS Cycling		
Mode	I <sub>CC10</sub>	_	115	_	95	_	75	mA	$\overline{RAS} = V_{IL}$ $t_{RC} = Min$	1 DE . IL, 2 C C, 1 mg	
CAS Before RAS	$I_{CC5}$	_	60	_	50		40	mA	RAS Cycling	12. 11.	
Refresh Current	I <sub>CC11</sub>	_	110	_	90	_	70	mA	$t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Data	$I_{CC6}$	_	90	_	90	_	90	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Transfer Current	I <sub>CC12</sub>	_	125		125		125	mA	Cycling $t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	

# $\bullet$ DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%,$ V\_SS = 0V)

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Test Conditions	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Note
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	μΑ		
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	μΑ		
Output High Voltage	V <sub>OH</sub>	2.4		2.4		2.4	_	v	$I_{OH} = -2 \text{ mA}$	
Output Low Voltage	V <sub>OL</sub>	_	0.4	_	0.4		0.4	v	$I_{OL} = 4.2 \mathrm{mA}$	


# ullet Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Item	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_	_	5	pF
Clock	C <sub>I2</sub>	_	<del>-</del>	5	pF
I/O, SI/O	C <sub>I/O</sub>	_	_	7	pF

• AC Characteristics ( $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )<sup>1, 11</sup>

# **Test Conditions**

Input Rise and Fall Time: 5 ns
Output Load: See Figures
Input Timing Reference Levels: 0.8V, 2.4V
Output Timing Reference Levels: 0.4V, 2.4V



Note: 1. Including scope & jig.

# HM538123 Series

#### **Common Parameter**

Parameter	C11	HM53	8123-10	HM538123-12		HM538123-15		Unit	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	190		220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	90		100		ns	
RAS Pulse Width	t <sub>RAS</sub>	10000	100	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	tASR	0	_	0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	20		ns	
Column Address Setup Time	tASC	0		0	_	0		ns	
Column Address Hold Time	t <sub>CAH</sub>	20		20	_	25	_	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	tRSH	30		35	_	40	_	ns	
CAS Hold Time	t <sub>CSH</sub>	100		120	-	150		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
Refresh Period	tREF	_	8	_	8	_	8	ns	
DT to RAS Setup Time	t <sub>DTS</sub>	0		0	_	0		ns	
DT to RAS Hold Time	t <sub>DTH</sub>	15	_	15		20		ns	
DSF to RAS Setup Time	t <sub>SFS</sub>	0		0	_	0	_	ns	
DSF to RAS Hold Time	t <sub>SFH</sub>	25	_	25	_	30		ns	
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0	_	0		0		ns	

# Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	t <sub>RAC</sub>	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	_	30	_	35	_	40	ns	3, 5
Access Time from OE	tOAC	_	30	_	35		40	ns	3
Address Access Time	t <sub>AA</sub>		45	_	55	_	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	0	25	0	30	0	40	ns	7
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	25	0	30	0	40	ns	7
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	_	0	_	0	_	ns	12
Read Command Hold Time Referenced to RAS	tRRH	10	_	10		10	_	ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55		65		80		ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20	_	ns	
Access Time from CAS Precharge	tACP		50		60	_	75	ns	

# Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	G1	HM538123-10		HM538123-12		HM538123-15		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	] Unit	Note
Write Command Setup Time	twcs	0	_	0	_	0	_	ns	9
Write Command Hold Time	twcH	25	_	25	_	30	_	ns	
Write Command Pulse Width	twp	15		20	_	25	_	ns	
Write Command to RAS Lead Time	tRWL	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	30	_	35		40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0		ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25		30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	twH	15	_	15		20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	tOEH	10	_	15		20		ns	
Page Mode Cycle Time	t <sub>PC</sub>	55	_	65	_	80	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	15	_	20		ns	

# Read-Modify-Write Cycle

Demonstra	Symbol	HM538123-10		HM538123-12		HM538123-15		TT	Note
Parameter		Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRWC	255	_	295	_	350	_	ns	
RAS Pulse Width	tRWS	165	10000	195	10000	240	10000	ns	
RAS to WE Delay	t <sub>CWD</sub>	65	_	75	_	90	-	ns	9
Column Address to WE Delay	t <sub>AWD</sub>	80	_	95	_	120		ns	9
OE to Data-in Delay Time	t <sub>ODD</sub>	25	_	30	_	40	_	ns	
Access Time from RAS	tRAC	_	100	_	120	_	150	ns	2, 3
Access Time from CAS	tCAC	_	30	_	35	_	40	ns	3, 5
Access Time from $\overline{\text{OE}}$	tOAC		30	_	35	_	40	ns	3
Address Access Time	t <sub>AA</sub>	_	45	_	55		70	ns	3, 6
RAS to Column Address Delay	t <sub>RAD</sub>	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t <sub>OFF2</sub>	0	25	0	30	0	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Write Command to RAS Lead Time	tRWL	30	_	35	_	40	_	ns	
Write Command to CAS Lead Time	tCWL	30	_	35	_	40		ns	
Write Command Pulse Width	twp	15	_	20	_	25		ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	25	_	25		30	_	ns	10
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	twH	15	_	15		20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0		0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	
OE Hold Time Referenced to WE	tOEH	10	_	15	_	20		ns	

# **Refresh Cycle**

Parameter	C11	HM538123-10		HM538123-12		HM538123-15		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	_	10		10		ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	20		25	_	30	_	ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10		ns	

# **Transfer Cycle**

Donomoton		HM53	8123-10	HM538123-12		HM538123-15		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Oint	Note
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	20		ns	
SE to RAS Setup Time	t <sub>ES</sub>	0		0	_	0	_	ns	
SE to RAS Hold Time	t <sub>EH</sub>	15	_	15		20		ns	
RAS to SC Delay Time	t <sub>SRD</sub>	25		30	_	35	_	ns	
SC to RAS Setup Time	t <sub>SRS</sub>	30	_	40	_	45	_	ns	
RAS to QSF Delay Time	t <sub>RQD</sub>	_	100	_	120	_	150	ns	4
RAS to QSF (High) Delay Time	tRQH	_	TBD	_	TBD	_	TBD	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60	_	75		ns	
Serial Data Input to RAS Delay Time	t <sub>SZR</sub>	_	10	_	10		10	ns	
Serial Output Buffer Turn-off Delay from RAS	t <sub>SRZ</sub>	10	50	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5	_	10		10	_	ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	40		60		ns	
Access Time from SC	t <sub>SCA</sub>		30	_	40		50	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	ns	4
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10		10		ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0		0		0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	25		ns	

# **Serial Read Cycle**

D	C11	HM538123-10		HM538123-12		HM538123-15		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Omi	Note
Serial Clock Cycle Time	tscc	30	_	40	_	60	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	30	_	40	_	50	ns	4
Access Time from SE	t <sub>SEA</sub>	_	25	_	30	_	40	ns	4
Serial Data-out Hold Time	tsoh	7	_	7	_	7		ns	4
SC Pulse Width	t <sub>SC</sub>	10		10		10	_	ns	
SC Precharge Width	tSCP	10	_	10	_	10	_	ns	
Serial Output Buffer Turn-off Delay from SE	t <sub>SEZ</sub>	0	25	0	25	0	30	ns	7
Last SC to QSF Delay Time	t <sub>SQD</sub>	_	TBD		TBD	_	TBD	ns	4



# Serial Write Cycle

Parameter	C11	HM538123-10		HM538123-12		HM538123-15		Unit	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30	_	40	_	60	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10	_	10	<del>-</del>	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20	_	25	_	ns	
Serial Write Enable Setup Time	t <sub>SWS</sub>	0	_	0		0	_	ns	
Serial Write Enable Hold Time	tswH	30	_	35	_	50	_	ns	
Serial Write Disable Setup Time	t <sub>SWIS</sub>	0	_	0	_	0	_	ns	
Serial Write Disable Hold Time	tswih	30	_	35	_	50	_	ns	

#### Flash Write Cycle


Parameter	C 1 . 1	HM538123-10		HM538123-12		HM538123-15		T I : 4	Note
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Flash Write Cycle Write	tRCFW	230	_	265	_	310	_	ns	
RAS Pulse Width	tRCSFW	140		165		200	_	ns	
WE to RAS Setup Time	tws	0	_	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	_	15	_	20	_	ns	
CAS High Level Hold Time Reference to RAS	t <sub>CHHR</sub>	20		25		30	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	_	15	_	20	_	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. Assume that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
  - 4. Measured with a load circuit equivalent to 2 TTL load and 50 pF.
  - 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
  - 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
  - 7.  $t_{OFF}$  (max) is defined as the time at which the output achieves the open circuit condition ( $V_{OH}$  200 mV,  $V_{OL}$  + 200 mV).
  - 8.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 9. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data out pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by  $\overline{OE}$ .
  - 10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
  - 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
  - 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.




#### **■ TIMING WAVEFORMS**

#### • Read Cycle




# • Early Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

# • Read-Modify-Write Cycle




Note: \*1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

# • Page Mode Read Cycle




# • Page Mode Write Cycle (Early Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### • Page Mode Write Cycle (Delayed Write)




Note: 1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .


# • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle



# • Hidden Refresh Cycle




## • Special Read Initialization Cycle (1)\*1,\*2



Notes: \*1. When the previous data transfer cycle is a special read transfer cycle or special read initialization cycle, it is specified as special read initialization cycle (1).

- \*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance state.)
- \*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

# • Special Read Initialization Cycle (2)\*1,\*2




Notes: \*1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is specified as special read initialization cycle (2).

- \*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance state.)
- \*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.



## • Special Read Transfer Cycle \*1, \*2




Notes: \*1. When QSF is low level at the falling edge of  $\overline{RAS}$ , the special read transfer cycle is not performed.

\*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance state.)


\*3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

# • Pseudo Transfer Cycle




Note: \*1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

# • Write Transfer Cycle




Note: \*1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

# • Serial Read Cycle




# • Serial Write Cycle \*1, \*2



Note: \*1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.


\*2. Address 0 is accessed next to address 255.

# • Serial Read Cycle (Around Address 255 in SAM)




Note: \*1. Address (i) is the SAM start address provided in the previous special read transfer cycle. When special read transfer cycle isn't executed (QSF remains in high level), address 0 is accessed next to address 255.

# • Color Register Set Cycle (Early Write)




Note: \*1. The level of address pin is don't care, but cannot be changed in this period.

# Color Register Set Cycle (Delayed Write)



Note: \*1. The level of address pin is don't care, but cannot be changed in this period.

# • Flash Write Cycle



## 131,072-Word x 8-Bit Multiport CMOS Video RAM

### **■ DESCRIPTION**

The HM538123A is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a logic operation mode by internal logic-arithmetic unit and a write mask function. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word x 8-bit and the data of one row (256-word x 8-bit) respectively in one cycle of RAM. And the HM538123A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 128-word x 8-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

#### **■ FEATURES**

Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability

RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit


MAIVI: 1201	K-WOIG X 6-DIL	and Saivi: 256-word x 8-bit
<ul> <li>Access Time</li> </ul>	RAM	80 ns/100 ns (max)
	SAM	25 ns/25 ns (max)
<ul> <li>Cycle Time</li> </ul>	RAM	150 ns/190 ns (min)
	SAM	30 ns/30 ns (min)
<ul> <li>Low Power</li> </ul>		
Active	RAM	360 mW (max)
	SAM	280 mW (max)
Standby		

- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Split Transfer Cycle Capability
- · Block Write Mode Capability
- · Flash Write Mode Capability
- 3 Variations of Refresh (8 ms/512 cycles)
   RAS Only Refresh
   CAS Before RAS Refresh
- Hidden Refresh


  TTL Compatible


#### **■ PIN DESCRIPTION**

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input
I/O <sub>0</sub> -I/O <sub>7</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>7</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Special Function Output Flag
v <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection



### **■ PIN OUT**






## **■ ORDERING INFORMATION**

Part No.	Access Time	Package
HM538123AJ-8 HM538123AJ-10	80 ns 100 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM538123AZ-8 HM538123AZ-10	80 ns 100 ns	475 mil 28-pin Plastic ZIP (ZP-40)

## **BLOCK DIAGRAM**



### **■ PIN FUNCTIONS**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determine the operation cycle of the HM538123A

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of CAS, which determines the operation mode of HM538123A. CAS controls output impedance of I/O in RAM.

 $A_0$ - $A_8$  (input pins): Row address (AX $_0$ -AX $_8$ ) is determined by  $A_0$ - $A_8$  level at the falling edge of  $\overline{RAS}$ . Column address (AY $_0$ -AY $_7$ ) is determined by  $A_0$ -A $_7$  level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{WE}$  (input pin):  $\overline{WE}$  pin has two functions at the falling edge of  $\overline{RAS}$  and after. When  $\overline{WE}$  is low at the falling edge of  $\overline{RAS}$ , the HMS38123A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{WE}$  level at the falling edge of  $\overline{RAS}$  is don't care in read cycle.) When  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ , a normal write cycle is executed. After that,  $\overline{WE}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{WE}$  level at the falling edge of  $\overline{RAS}$ . When  $\overline{WE}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{WE}$  is high, data is transferred from RAM to SAM (data is read from RAM).

I/O<sub>0</sub>-I/O<sub>7</sub> (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In

block write cycle, they function as address mask data at the falling edge of  $\overline{\text{CAS}}$ .

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O<sub>0</sub>-SI/O<sub>7</sub> (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of RAS when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of CAS when block write is executed.

QSF (output pin): QSF outputs data of address  $A_7$  in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

• Table 1. Operation Cycles of the HM538123A

	Input Level at	the Falling Edg	ge of RAS		DSF at the Falling	Organism Made
CAS	DT/OE	WE	SE	DSF	Edge of CAS	Operation Mode
L	X	L	X	X	_	Logic Operation Set/Reset
L	Х	Н	X	X	_	CBR Refresh
Н	L	L	L	L	X	Write Transfer
Н	L	L	Н	L	X	Pseudo Transfer
Н	L	L	Х	Н	X	Split Write Transfer
H	L	Н	X	L	X	Read Transfer
Н	L	Н	X	Н	X	Split Read Transfer
H	Н	L	X	L	L	Read/Mask Write
Н	Н	L	X	L	Н	Mask Block Write
Н	Н	L	X	Н	X	Flash Write
Н	Н	Н	Х	L	L	Read/Write
Н	Н	Н	X	L	Н	Block Write
Н	Н	Н	X	Н	X	Color Register Read/Write

Note: X: Don't care.

# **■ OPERATION OF HM538123A**

• RAM Read Cycle (DT/OE high, CAS high and DSF low at the falling edge of RAS, DSF low at the falling edge of CAS)

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT}/\overline{OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t<sub>AA</sub>) and  $\overline{RAS}$  to column address delay time (t<sub>RAD</sub>) specifications are added to enable high-speed page mode.

- RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high and DSF low at the falling edge of RAS, DSF low at the falling edge of CAS)
- Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are set low after driving  $\overline{\text{RAS}}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written,  $\overline{\text{WE}}$  should be high at the falling edge of  $\overline{\text{RAS}}$  to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If  $\overline{\text{WE}}$  is set low after t<sub>CWD</sub> (min) and t<sub>AWD</sub> (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

• Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode, the mask data is retained during the page access.

• **High-Speed Page Mode Cycle** (DT/OE high, CAS high and DSF low at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (tAA),  $\overline{RAS}$  to column address delay time (tRAD), and access time from  $\overline{CAS}$  precharge (tACP) are added. In one  $\overline{RAS}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within tRASP max (100  $\mu$ s).

• Color Register Set/Read Cycle (CAS high, DT/OE high, WE high and DSF high at the falling edge of RAS)

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just the same as the usual write cycle except that DSF is set high at the falling edge of  $\overline{\text{RAS}}$ , and read, early write and delayed write cycle can be executed. In this cycle, HM538123A refreshes the row address fetched at the falling edge of  $\overline{\text{RAS}}$ .




Figure 1. Use of Flash Write



• Flash Write Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high,  $\overline{WE}$  low and DSF high at the falling edge of  $\overline{RAS}$ )

In a flash write cycle, a row of data (256-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When  $\overline{\text{CAS}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$  is set high,  $\overline{\text{WE}}$  is low, and DSF is high at the falling edge of  $\overline{\text{RAS}}$ , this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• Block Write Cycle (CAS high,  $\overline{\text{DT}}/\overline{\text{DE}}$  high and DSF low at the falling edge of  $\overline{\text{RAS}}$ , DSF high at the falling edge of  $\overline{\text{CAS}}$ )

In a block write cycle, 4 columns of data (4-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of

color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of CAS determines the address to be cleared. (See figure 2.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

 Normal Mode Block Write Cycle (WE high at the falling edge of RAS)

The data on 8 I/Os are all cleared when  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ .

 Mask Block Write Mode (WE low at the falling edge of RAS)

When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , HM538123A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the  $\overline{\text{RAS}}$  cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 2. Use of Block Write

## • Transfer Operation

The HM538123A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}/\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

 Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle and split read transfer cycle: RAM to SAM

Write transfer cycle and split write transfer cycle: SAM to RAM

(2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle).

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

Read Transfer Cycle (CAS high, DT/OE low, WE high and DSF low at the falling edge of RAS)

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT}/\overline{OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT/OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT/OE}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, SE high and DSF low at the falling edge of RAS)

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when CAS is high, DT/OE low, WE low, SE high and DSF low at the falling edge of RAS. Data should be input to SI/O later than t<sub>SID</sub> (min) after RAS becomes low to avoid data contention. SAM access becomes enabled after t<sub>SRD</sub> (min) after RAS becomes high. In this cycle, SAM access is inhibited during RAS low, therefore, SC must not be risen.

Write Transfer Cycle (CAS high, DT/OE low, WE low, SE low and DSF low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX<sub>B</sub>).




Figure 3. Real Time Read Transfer



**Split Read Transfer Cycle** (CAS high, DT/OE low, WE high and DSF high at the falling edge of RAS)

To execute a continuous serial read by real time read transfer, HM538123A must satisfy SC and DT/OE timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer, SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 8-bit each. Let us suppose that data is read from upper data register DR1 (the row address AX<sub>8</sub> is 0 and SAM address A7 is 1). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A6, 128-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX<sub>8</sub> 1 and SAM start addresses A<sub>0</sub> to A<sub>6</sub> while data are read from data register DR1, 128-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2. data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX8 is 1. In split read data transfer, the SAM start address A7 is automatically set in the data register which isn't used.

The data on SAM address A<sub>7</sub>, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT}}/\overline{\text{OE}}$  is low,  $\overline{\text{WE}}$  is high and DSF is high at the falling edge of  $\overline{\text{RAS}}$ . The cycle can be executed asynchronously with SC. However, HM538123A must be satisfied  $t_{\text{STS}}$  (min) timing specified between SC rising and  $\overline{\text{RAS}}$  falling. SAM start address must be accessed, satisfying  $t_{\text{RST}}$  (min),  $t_{\text{CST}}$  (min) and  $t_{\text{AST}}$  (min) timings specified between  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.

# Split Write Transfer Cycle (CAS high, DT/OE low, WE low and DSF high at the falling edge of RAS)

A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Split write transfer cycle makes it possible. In this cycle, tgTS (min), tRST (min), tCST (min) and tAST (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX<sub>8</sub>) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.




Figure 4. Block Diagram for Split Transfer






Figure 5. Limitation in Split Transfer

# SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{\text{SE}}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{\rm SE}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so  $\overline{\rm SE}$  high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

# • Refresh RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS Only Refresh Cycle: RAS only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is in-

put through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because  $\overline{\text{CAS}}$  circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, WE must be high at the falling edge of RAS.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

## Logic Operation Mode

The HM538123A supports logic operation capability on RAM port. It executes logic operation between the memory cell data and external input data in logic operation mode write cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

**Logic Operation Set/Reset Cycle** ( $\overline{CAS}$  low and  $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ )

In logic operation set/reset cycle, the following operations are executed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CBR refresh.

Figure 6 shows the timing for logic operation set/reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin respectively at the falling edge of RAS. When write cycle is executed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle, which writes the operation result of external data and memory cell data into memory cell, is executed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. Mask data is available only for one RAS cycle, in mask write cycle, mask block write cycle and flash write cycle. Here, the mask data

programmed in mask write cycle, mask block write cycle and flash write cycle is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

 Selection of Logic Operations and Logic Operation Mode Set/Reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of  $A_0-A_3$  levels at the falling edge of  $\overline{RAS}$ . ( $A_4-A_8$  are Don't care.) Logic operation codes ( $A_3,A_2,A_1,A_0$ ) = (0,1,0,1)(THROUGH) resets

the logic operation mode. When write cycle is executed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O must be at high level at the falling edge of  $\overline{\text{RAS}}$  in logic operation set/reset cycle when mask data is not used.

### · Mask Data Programming

High/low level of I/O at the falling edge of  $\overline{\text{RAS}}$  functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in




Figure 6. Logic Operation Set/Reset

## • Table 2. Logic Code

	Logic Code			Symbol	Write Data	Note
$A_3$	A <sub>2</sub>	<b>A</b> <sub>1</sub>	<b>A</b> <sub>0</sub>	Symbol	while Data	Note
0	0	0	0	ZERO	0	
0	0	0	1	AND1	Di•Mi	
0	0	1	0	AND2	<del>Di</del> ∙Mi	Logic Operation Mode Set
0	0	1	1	_	Mi	
0	1	0	0	AND3	Di∙Mi	
0	1	0	1	THROUGH	Di	Logic Operation Mode Reset
0	1	1	0	EOR	<del>Di</del> •Mi + Di• <del>Mi</del>	
0	1	1	1	OR1	Di + Mi	
1	0	0	0	NOR	<del>Di</del> ∙Mi	
1	0	0	1	ENOR	$Di \cdot Mi + \overline{Di} \cdot \overline{Mi}$	
1	0	1	0	INV1	Di	T 'O ' MIG
1	0	1	1	OR2	Di + Mi	Logic Operation Mode Set
1	1	0	0	INV2	Mi	
1	1	0	1	OR3	Di + Mi	
1	1	1	0	NAND	$\overline{\text{Di}} + \overline{\text{Mi}}$	
1	1	1	1	ONE	1	

Note: Di: External Data-in.

Mi: The data of the memory cell.



this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.

Also, temporary mask data can be programmed by falling WE at the falling edge of RAS in logic operation mode cycle, after mask data is programmed. The temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O whose temporary mask data is 1. (See figure 7.) These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask them.




Figure 7. 2 Types of Mask Write Function and Logic Operation Function

# **Logic Operation Mode Write Cycle** (Early Write, Delayed Write and Page Mode)

Write cycle after logic operation set cycle is logic operation mode write cycle. However, this mode is reset in block write, mask block write, flash write, and mask write cycle. In logic operation mode write cycle, the following read-modifywrite operation is executed internally.

(1) Reading memory cell data in given address into internal bus.

- (2) Executing operation between the data given in I/O pin and memory cell data.
- (3) Writing the result of (2) into address given by (1).

Figure 8 shows the sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation and destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 8. Sequence of Raster Operation

#### **■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V <sub>T</sub>	- 1.0 to + 7.0	v	1
Power Supply Voltage	$v_{cc}$	-0.5  to  +7.0	v	1
Power Dissipation	P <sub>T</sub>	1.0	W	
Operating Temperature	Topr	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to VSS.

## **■ ELECTRICAL CHARACTERISTICS**

## • Recommended DC Operating Conditions ( $T_A = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	$v_{cc}$	4.5	5.0	5.5	V	1
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input Low Voltage	$v_{IL}$	- 0.5	_	0.8	V	1, 2

Notes: 1. All voltages referenced to  $V_{SS}$ .

2. -3.0V for pulse width  $\leq 10$  ns.

 $\bullet$  DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V  $\pm 10\%,$  V\_SS = 0V)

D	C11	HM53	8123A-8	HM538	123A-10	77.5	Test (	Conditions	
Parameter	Symbol	Min	Max	Min	Max	Unit	RAM Port	SAM Port	Note
Operating	I <sub>CC1</sub>	_	65	_	50	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC7</sub>	_	115	_	100	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Standby	I <sub>CC2</sub>		7	_	7	mA		$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC8</sub>		50		50	mA	$\overline{RAS}, \overline{CAS} = V_{IH}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
RAS Only	I <sub>CC3</sub>	_	65	_	50	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Refresh Current	I <sub>CC9</sub>	_	115	Made steps.	100	mA	$\frac{\overline{CAS} = V_{IH}}{t_{RC} = Min}$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Page Mode	I <sub>CC4</sub>	_	70	_	65	mA	CAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Current	I <sub>CC10</sub>	_	120		115	mA	$\overline{RAS} = V_{IL}$ $t_{PC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
CAS Before	I <sub>CC5</sub>		55		40	mA	RAS Cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	
RAS Refresh Current	I <sub>CC11</sub>	_	105		90	mA	$t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Data	$I_{CC6}$		75		60	mA	RAS, CAS	$SC = V_{IL}, \overline{SE} = V_{IH}$	
Transfer Current	I <sub>CC12</sub>	_	125	_	110	mA	Cycling t <sub>RC</sub> = Min	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	
Input Leakage Current	$I_{LI}$	- 10	10	- 10	10	μA			
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	μА			
Output High Voltage	v <sub>OH</sub>	2.4	_	2.4	_	v	$I_{OH} = -2 \text{ mA}$		
Output Low Voltage	V <sub>OL</sub>		0.4	_	0.4	v	$I_{\rm OL}=4.2{\rm mA}$		

Note: 1.  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.


ullet Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>11</sub>			5	pF
Clock	C <sub>12</sub>	_	_	5	pF
I/O, SI/O, QSF	C <sub>I/O</sub>	_	_	7	pF

# $\bullet$ AC Characteristics (T\_A =~0 to $~+70^{\circ}\text{C},~V_{CC} =~5V~\pm10\%,~V_{SS} =~0V)^{1,~16}$

# **Test Conditions**

Input Rise and Fall Time Output Load Input Timing Reference Levels Output Timing Reference Levels 5 ns See figures 0.8V, 2.4V 0.4V, 2.4V



Note: \*1. Including scope and jig.

#### **Common Parameter**

Parameter	Sumb at	HM53	8123A-8	HM538	3123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	] Unit	Note
Random Read or Write Cycle Time	tRC	150	_	190	_	ns	
RAS Precharge Time	t <sub>RP</sub>	60	_	80	_	ns	
RAS Pulse Width	tRAS	80	10000	100	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20		25	_	ns	
Row Address Setup Time	tASR	0	_	0	_	ns	
Row Address Hold Time	tRAH	10	_	15		ns	
Column Address Setup Time	tASC	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15		20	_	ns	
RAS to CAS Delay Time	tRCD	20	60	25	75	ns	2
RAS Hold Time Referenced to CAS	tRSH	20	_	25		ns	
CAS Hold Time Referenced to RAS	tCSH	80	_	100		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	ns	3
Refresh Period	tREF	_	8	_	8	ms	
DT to RAS Setup Time	t <sub>DTS</sub>	0	_	0	_	ns	
DT to RAS Hold Time	tDTH	10	_	15	_	ns	
DSF to RAS Setup Time	t <sub>FSR</sub>	0		0	_	ns	
DSF to RAS Hold Time	tRFH	10	_	15	_	ns	
DSF to CAS Setup Time	tFSC	0	_	0	_	ns	
DSF to CAS Hold Time	t <sub>CFH</sub>	15	_	20		ns	
Data-in to CAS Delay Time	tDZC	0	_	0		ns	4
Data-in to OE Delay Time	t <sub>DZO</sub>	0	_	0		ns	4
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	20	_	25	ns	5
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>	_	20		25	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

Demonstra	6 1.1	HM53	8123A-8	HM538	123A-10	TT 1.	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80	_	100	ns	6, 7
Access Time from CAS	tCAC	_	20		25	ns	7, 8
Access Time from OE	tOAC	_	20		25	ns	7
Address Access Time	t <sub>AA</sub>		40	_	45	ns	7, 9
Read Command Setup Time	t <sub>RCS</sub>	0	_	0		ns	
Read Command Hold Time	tRCH	0	_	0	_	ns	10
Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	10		10	_	ns	10
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	2
Column Address to RAS Lead Time	tRAL	40		45	_	ns	
Column Address to CAS Lead Time	tCAL	40	_	45	_	ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10		10		ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	_	45		50	ns	
Page Mode RAS Pulse Width	t <sub>RASP</sub>	80	100000	100	100000	ns	

# Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Discounting	G 1.1	HM53	8123A-8	HM538	123A-10	Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Write Command Setup Time	twcs	0	_	0	_	ns	11
Write Command Hold Time	twcH	15		20	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	20	_	ns	
Write Command to RAS Lead Time	tRWL	20		25	_	ns	
Write Command to CAS Lead Time	tCWL	20		25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		ns	12
Daţa-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
WE to RAS Setup Time	tws	0	_	0	_	ns	
WE to RAS Hold Time	twH	10	_	15	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	10	_	15	_	ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	20	_	25		ns	
Page Mode Cycle Time	t <sub>PC</sub>	50	_	55	_	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns	
CAS to Data-in Delay Time	t <sub>CDD</sub>	20		25	_	ns	13
Page Mode RAS Pulse Width	tRASP	80	100000	100	100000	ns	

# Read-Modify-Write Cycle

Parameter	Symbol	HM538123A-8		HM538	123A-10	Unit	Note
rarameter		Min	Max	Min	Max		Note
Read-Modify-Write Cycle Time	tRWC	200	_	250	_	ns	
RAS Pulse Width (Read-Modify-Write Cycle)	t <sub>RWS</sub>	130	10000	160	10000	ns	
CAS to WE Delay Time	t <sub>CWD</sub>	45		55		ns	14
Column Address to WE Delay Time	t <sub>AWD</sub>	65	_	75	_	ns	14
OE to Data-in Delay Time	t <sub>ODD</sub>	20		25	_	ns	12

# Read-Modify-Write Cycle (continued)

Demonstra	G11	HM53	HM538123A-8		123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Access Time from RAS	tRAC	_	80		100	ns	6, 7
Access Time from CAS	tCAC		20	_	25	ns	7, 8
Access Time from $\overline{OE}$	tOAC	_	20	_	25	ns	7
Address Access Time	t <sub>AA</sub>	_	40	_	45	ns	7, 9
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	_	ns	
Write Command to RAS Lead Time	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tCWL	20	_	25	_	ns	
Write Command Pulse Width	twp	15	_	20	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0		0	_	ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20	_	ns	12
OE Hold Time Referenced to WE	t <sub>OEH</sub>	20		25	_	ns	

# **Refresh Cycle**

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10		10		ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	15		20	_	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	ns	

# Flash Write Cycle, Block Write Cycle

Domonoston	Complete	HM538123A-8		HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS to Data-in Delay Time	tCDD	20		25		ns	13
OE to Data-in Delay Time	topp	20	_	25	_	ns	13

# **Read Transfer Cycle**

Description	C11	HM53	8123A-8	HM538	123A-10	Unit	NI-4-
Parameter	Symbol	Min	Max	Min	Max	] Unit	Note
DT Hold Time Referenced to RAS	t <sub>RDH</sub>	70	10000	90	10000	ns	
DT Hold Time Referenced to CAS	t <sub>CDH</sub>	20	_	25	_	ns	
DT Hold Time Referenced to Column Address	t <sub>ADH</sub>	30	_	35	_	ns	
DT Precharge Time	t <sub>DTP</sub>	40	_	45	_	ns	
DT to RAS Delay Time	tDRD	70	_	90	_	ns	
SC to RAS Setup Time	tSRS	30		30		ns	
1st SC to RAS Hold Time	tSRH	85		105	_	ns	
1st SC to CAS Hold Time	t <sub>SCH</sub>	30	_	35	_	ns	
1st SC to Column Address Hold Time	tSAH	50	_	55		ns	
Last SC to $\overline{DT}$ Delay Time	t <sub>SDD</sub>	5		5	-	ns	
1st SC to DT Hold Time	t <sub>SDH</sub>	15	_	15		ns	



# Read Transfer Cycle (continued)

Demonster	G1	HM53	8123A-8	HM538	3123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Onit	Note
RAS to QSF Delay Time	t <sub>RQD</sub>	_	95	_	115	ns	15
CAS to QSF Delay Time	t <sub>CQD</sub>		35	_	40	ns	15
DT to QSF Delay Time	t <sub>DQD</sub>	_	25	_	30	ns	15
QSF Hold Time Referenced to RAS	t <sub>RQH</sub>	20	_	25	_	ns	
QSF Hold Time Referenced to CAS	t <sub>CQH</sub>	5		5	_	ns	
QSF Hold Time Referenced to $\overline{DT}$	t <sub>DQH</sub>	5	_	5		ns	
Serial Data-in to 1st SC Delay Time	t <sub>SZS</sub>	0	_	0	_	ns	
Serial Clock Cycle Time	tscc	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Time	tSCP	10	_	10		ns	
SC Access Time	tSCA		25	_	25	ns	15
Serial Data-out Hold Time	tsoh	5	_	5	_	ns	
Serial Data-in Setup Time	tsis	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15	_	20		ns	
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	
Column Address to RAS Lead Time	tRAL	40	_	45	_	ns	
RAS Precharge to DT High Hold Time	t <sub>DTHH</sub>	25	_	30	_	ns	

# Pseudo Transfer Cycle, Write Transfer Cycle

Parameter	C1	HM53	8123A-8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	
SE Setup Time Referenced to RAS	t <sub>ES</sub>	0		0	_	ns	
SE Hold Time Referenced to RAS	t <sub>EH</sub>	10	_	15	_	ns	
SC Setup Time Referenced to $\overline{RAS}$	t <sub>SRS</sub>	30	_	30	_	ns	
RAS to SC Delay Time	tSRD	25	_	25	_	ns	
Serial Output Buffer Turn-off Time Referenced to RAS	t <sub>SRZ</sub>	10	45	10	50	ns	
RAS to Serial Data-in Delay Time	t <sub>SID</sub>	45	_	50	_	ns	
RAS to QSF Delay Time	tRQD	_	95	_	115	ns	15
CAS to QSF Delay Time	tCQD	_	35	_	40	ns	15
QSF Hold Time Referenced to RAS	tRQH	20	_	25		ns	
QSF Hold Time Referenced to CAS	t <sub>CQH</sub>	5	_	5	_	ns	
Serial Clock Cycle Time	tscc	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	ns	
SC Precharge Time	t <sub>SCP</sub>	10	_	10	_	ns	
SC Access Time	tSCA	_	25	_	25	ns	15
SE Access Time	t <sub>SEA</sub>		25	_	25	ns	15
Serial Data-out Hold Time	tsoH	5	_	5		ns	
Serial Write Enable Setup Time	tsws	5	_	5	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15		20	_	ns	

# Split Read Transfer Cycle, Split Write Transfer Cycle

Parameter	Compleal	HM53	8123 <b>A-</b> 8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Split Transfer Setup Time	t <sub>STS</sub>	20	_	25	_	ns	
Split Transfer Hold Time Referenced to RAS	t <sub>RST</sub>	80	_	100		ns	
Split Transfer Hold Time Referenced to CAS	t <sub>CST</sub>	20	_	25	_	ns	
Split Transfer Hold Time Referenced to Column Address	t <sub>AST</sub>	40	_	45	_	ns	
SC to QSF Delay Time	t <sub>SQD</sub>	_	25	_	30	ns	15
QSF Hold Time Referenced to SC	t <sub>SQH</sub>	5	_	5		ns	
Serial Clock Cycle Time	t <sub>SCC</sub>	30	_	30	_	ns	
SC Pulse Width	t <sub>SC</sub>	10		10	_	ns	
SC Precharge Time	t <sub>SCP</sub>	10	_	10	_	ns	
SC Access Time	tSCA	_	25	_	25	ns	15
Serial Data-out Hold Time	t <sub>SOH</sub>	5	_	5	_	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold Time	tSIH	15		20	_	ns	
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	
Column Address to RAS Lead Time	tRAL	40		45	_	ns	

# Serial Read Cycle, Serial Write Cycle

Demonstra	C11	HM53	8123A-8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	tscc	30	_	30		ns	
SC Pulse Width	t <sub>SC</sub>	10		10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	_	10		ns	
Access Time from SC	t <sub>SCA</sub>	_	25	_	25	ns	15
Access Time from SE	t <sub>SEA</sub>	_	25	_	25	ns	15
Serial Data-out Hold Time	tsoh	5		5	_	ns	
Serial Output Buffer Turn-off Time Referenced to SE	t <sub>SEZ</sub>	_	20	_	25	ns	5
Serial Data-in Setup Time	t <sub>SIS</sub>	0	_	0	_	ns	
Serial Data-in Hold time	t <sub>SIH</sub>	15	_	20	_	ns	
Serial Write Enable Setup Time	t <sub>SWS</sub>	5	_	5	_	ns	
Serial Write Enable Hold Time	tswH	15	_	20	_	ns	
Serial Write Disable Setup Time	tswis	5	_	5		ns	
Serial Write Disable Hold Time	tswih	15	_	20		ns	

# **Logic Operation Mode**

Parameter	HM.		38123A-8 H		HM538123A-10		Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
CAS Setup Time (CAS Before RAS)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS)	t <sub>CHR</sub>	15	_	20	_	ns	



## Logic Operation Mode (continued)


D	G11	HM53	8123A-8	HM538	123A-10	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
RAS Precharge to CAS Hold Time	tRPC	10	_	10		ns	
Write Cycle Time	tFRC	170	_	215	_	ns	
RAS Pulse Width	tFRS	100	10000	125	10000	ns	
Page Mode Cycle Time	tFPC	70		80	_	ns	
CAS Pulse Width	t <sub>FCS</sub>	40	_	50	_	ns	
RAS Hold Time Referenced to CAS	tFRSH	40	_	50		ns	
CAS Hold Time Referenced to RAS	tFCSH	100		125		ns	
Column Address to RAS Lead Time	tFRA	60	_	70	_	ns	
Column Address to CAS Lead Time	tFCA	60	_	70	_	ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	40	20	55	ns	
Write Command Setup Time	twcs	0	_	0	_	ns	
Write Command Hold Time	twch	15	_	20	_	ns	
Write Command Pulse Width	twp	15	_	20		ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	25	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20		25	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0		ns	12
Data-in Hold Time	t <sub>DH</sub>	15	_	20		ns	12
WE to RAS Setup Time	tws	0	_	0	_	ns	
WE to RAS Hold Time	twH	10	_	15	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	10		15		ns	
OE Hold Time Referenced to WE	t <sub>DEH</sub>	20		25		ns	
CAS Precharge Time	t <sub>CP</sub>	10		10		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. When  $t_{RCD} > t_{RCD}$  (max) or  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
  - 3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition time t<sub>T</sub> is measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either tDZC (min) or tDZO (min) must be satisfied.
  - 5. toff (max), toff (max) and tsf (max) are defined as the time at which the output achieves the open circuit condition  $(V_{OH} - 200 \text{ mV}, V_{OL} + 200 \text{ mV}).$
  - 6. Assume that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
  - 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
  - 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
  - 10. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
  - 11. When t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
  - 12. These parameters are specified by the later falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$ .
  - 13. Either tCDD (min) or tODD (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
  - 14. When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. toDD (min) must be satisfied because output buffer must be turned off by  $\overline{OE}$  prior to applying data to the device.
  - 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
  - 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation.




# **TIMING WAVEFORMS**


## Read Cycle




# • Early Write Cycle




# • Delayed Write Cycle




# • Read-Modify-Write Cycle




## • Page Mode Read Cycle




# • Page Mode Write Cycle (Early Write)




# • Page Mode Write Cycle (Delayed Write)




## • RAS Only Refresh Cycle




# • CAS Before RAS Refresh Cycle




# • Hidden Refresh Cycle




## • Color Register Set Cycle (Early Write)




# • Color Register Set Cycle (Delayed Write)




# • Color Register Read Cycle




# • Flash Write Cycle




## • Block Write Cycle



## • Page Mode Block Write Cycle




# • Read Transfer Cycle (1)




- Notes: \*1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by  $\overline{DT}$  rising).
  - \*2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by RAS or CAS falling).


# • Read Transfer Cycle (2)




# • Pseudo Transfer Cycle



# • Write Transfer Cycle




# • Split Read Transfer Cycle




Note: \*1. If the next transfer cycle after read transfer cycle is split read transfer cycle, one or more access to SC are required between read transfer cycle and split read transfer cycle.


# • Split Write Transfer Cycle




# Serial Read Cycle




# • Serial Write Cycle




# • Logic Operation Set/Reset Cycle



# • Logic Operation Mode Early Write Cycle




### Logic Operation Mode Delayed Write Cycle




temporary mask write cycle starts.

# • Logic Operation Mode Page Mode Write Cycle (Early Write)




# • Logic Operation Mode Page Mode Write Cycle (Delayed Write)



Note: \*1. When WE is high, this cycle enters a logic operation mode. When WE is low, logic operation mode is reset, and a temporary mask write cycle starts.

# • Logic Operation Mode Read-Modify-Write Cycle



**@HITACHI** 

# Hitachi America, Ltd.

SEMICONDUCTOR & I.C. DIVISION

Hitachi America, Ltd. Semiconductor & I.C. Division Hitachi Plaza 2000 Sierra Point Parkway

Brisbane, CA 94005-1819 Telephone: 415-589-8300 Telex: 17-1581

Twx: 910-338-2103 FAX: 415-583-4207

# **REGIONAL OFFICES**

### **TELECOM REGION**

Hitachi America, Ltd. 325 Columbia Turnpike Suite 203 Florham Park, NJ 07932 201/514-2100

### **NORTHEAST REGION**

Hitachi America, Ltd. 77 South Bedford Street Burlington, MA 01803 617/229-2150

### **NORTH CENTRAL REGION**

Hitachi America, Ltd. 500 Park Boulevard, Suite 415 Itasca, IL 60143 708/773-4864

### NORTHWEST REGION

Hitachi America, Ltd. 1900 McCarthy Boulevard Suite 310 Milpitas, CA 95035 408/954-8100

### **SOUTH CENTRAL REGION**

Hitachi America, Ltd. Two Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX 75240 214/991-4510

# **SOUTHWEST REGION**

Hitachi America, Ltd. 2030 Main Street Suite 450 Irvine, CA 92714 714/553-8500

### SOUTHEAST REGION

Hitachi America, Ltd. 401 Harrison Oaks Boulevard Suite 100 Cary, NC 27513 919/481-3908

### **AUTOMOTIVE REGION**

Hitachi America, Ltd. 330 Town Center Drive Suite 311 Dearborn, MI 48126 313/271-4410

# **DISTRICT OFFICES**

Hitachi America, Ltd. 3800 W. 80th Street, Suite 1050 Bloomington, MN 55431 612/896-3444

Hitachi America, Ltd. 21 Old Main Street, Suite 104 Fishkill, NY 12524 914/897-3000 Hitachi America, Ltd. 6161 Savoy Drive, Suite 850 Houston, TX 77036 713/974-0534

Hitachi (Canadian) Ltd. 320 March Road, Suite 602 Kanata, Ontario, Canada K2K 2E3 613/591-1990 Hitachi America, Ltd. 4901 N.W. 17th Way, Suite 302 Fort Lauderdale, FL 33309 305/491-6154





×		
	.005	



Our Standards Set Standards

Hitachi America, Ltd. Semiconductor & t.C. Division Hitachi Plaza 2000 Sierra Point Parkway, Brisbane, CA 94005-1819 1-415-589-8300

> 391/25M/RRD/RB Order Number : M11TO11