

Program Logic

# IBM System/360 Operating System FORTRAN IV (H) Compiler Program Logic Manual

Program Number 360S-F0-500

This publication describes the internal design of the IBM System/360 Operating System FORTRAN IV (H) compiler program. Program Logic Manuals are intended for use by IBM customer engineers involved in program maintenance, and by system programmers involved in altering the program design. Program logic information is not necessary for program operation and use; therefore, distribution of this manual is limited to persons with program maintenance or modification responsibilities.

# <u>First Edition</u> (December 1966)

Changes or additions to the specifications contained in this publication will be reported in subsequent revisions or technical newsletters.

This publication was prepared for production using an IBM computer to update the text and to control the page and line format. Page impressions for photo-offset printing were obtained from an IBM 1403 Printer using a special print chain.

A form for readers' comments appears at the back of this publication. It may be mailed directly to IBM. Address any additional comments concerning this publication to the IBM Corporation, Programming Systems Publications, Department D58, PO Box 390, Poughkeepsie, N. Y. 12602

This publication provides customer engineers and other technical personnel with information describing the internal organization and operation of the FORTRAN IV (H) compiler. It is part of an integrated library of IBM System/360 Operating System Program Logic Manuals. Other publications required for an understanding of the FORTRAN IV (H) compiler are:

IBM System/360 Operating System: Principles of Operation, Form A22-6821

IBM System/360 Operating System: FORTRAN
IV, Form C28-6515-4

IBM System/360 Operating System: Introduction to Control Program Logic, Program Logic Manual, Form Y28-6605

IBM System/360 Operating System: FORTRAN
IV (H) Programmer's Guide, Form C28-6602

Although not required, the following manuals are related to this publication and should be consulted:

IBM System/360 Operating System: Sequential Access Methods, Program Logic Manual, Form Y28-6604

IBM System/360 Operating System: Concepts and Facilities, Form C28-6535

IBM System/360 Operating System: Control Program Services, Form C28-6541

IBM System/360 Operating System: Linkage Editor, Program Logic Manual, Form Y28-6610

IBM System/360 Operating System: System
Generation, Form C28-6554

This manual consists of two parts:

- An <u>Introduction</u>, describing the FORTRAN IV (H) compiler as a whole, including its relationship to the operating system. The major components of the compiler and the relationships among them are also described.
- A Body, containing a description of each component. Each component is discussed in terms of the functions it performs and the level of detail provided is sufficient to enable the reader to understand the general operation of the component. In the discussion of each function of a component, the routines that implement that function are identified by name. The inclusion of the routine names provides a frame of reference for the comments and coding supplied in the program listing. The program listing for each identified routine appears on the microfiche card having the name of that routine in its heading. This section also discusses common data, such as tables, blocks, and work areas, but only to the extent required to understand the logic of the components. Flowcharts and routine directories are included at the end of this section.

Following the second part are a number of appendixes, which contain reference material.

If more detailed information is required, the reader should refer to the comments, remarks, and coding in the FORTRAN IV (H) program listing.

	-	
	·	
•		

SECTION 1: INTRODUCTION 11	Reordering the Statement Number
	Chain
Purpose of the Compiler	Gathering Backward Connection
	Information
The Compiler and Operating System/360 11	CORAL Processing 34
	Translation of Data Text 34
Input/Output Data Flow	Relative Address Assignment 35
- 14 - 1 - 1	Rechaining Data Text 38
Compiler Organization	Reserving Space in the Adcon
FORTRAN System Director	Table
Phase 10	Producing a Storage Map 38
Phase 15	Dhana 20
Phase 20	Phase 20
Phase 25	Control Flow
Phase 30	Register Assignment
Glove storms of the Governiance 12	Basic Register Assignment 40
Structure of the Compiler	Full Register Assignment 43
COCHION 2. DICCUCCION OF MAIOR	Branching Optimization
SECTION 2: DISCUSSION OF MAJOR	Reserved Registers 47
COMPONENTS	Reserved Register Addresses 47
EODEDAN Creator Dimonton	Block Determination and
FORTRAN System Director	Subsequent Processing 47 Structural Determination 48
Compiler Initialization	Determination of Back Dominators . 49
Data Field Initialization	
Phase Loading	Determination of Back Targets and Depth Numbers 50
Storage Distribution	
Phase 10 Storage	Identifying and Ordering Loops for Processing 51
Phase 15 Storage 16	Busy-On-Exit Information 51
Phase 20 Storage	Structured Source Program Listing
Input/Output Request Processing 17	Loop Selection
Request Format	Pointer to Back Target 54
Request Processing	Pointer to Forward Target 54
Deletion of a Compilation	Pointers to First and Last
Compiler Termination	Blocks
compiler reminacion	Loop Composite Matrixes 54
Phase 10	Text Optimization
Source Statement Processing 19	Common Expression Elimination 55
Dispatcher Subroutine 19	Forward Movement 57
Preparatory Subroutine 19	Backward Movement
Keyword Subroutines20	Strength Reduction 59
Arithmetic Subroutines 21	Full Register Assignment During
Utility Subroutines 22	Complete Optimization 60
•	Branching Optimization During
Phase 15	Complete Optimization 61
STALL Processing 23	
Rechaining Entries for Variables . 23	Phase 25 61
Checking for Undefined Statement	Text Information 61
Numbers 23	Adcon Table Entry Reservation 62
Processing of Common Entries in	Constant Processing 62
the Information Table 23	Variable and Array Processing 63
Processing of Equivalence	FORMAT Statement Processing 63
Entries in the Information	NAMELIST Statement Processing 63
Table 24	Initialization Instructions 64
PHAZ15 Processing 24	Adcon Table Processing 65
Text Blocking 25	Phase 15 Data Text Processing 65
Arithmetic Translation 25	Prologue and Epilogue Generation . 65
Gathering Constant/Variable	Text Conversion 66
Usage Information 29	External Symbol Dictionary 70
Gathering Forward Connection	Relocation Dictionary 70
Information 31	
	Dhago 20

Message Processing 70	Example 4: Strength Reduction177
APPENDIX A: TABLES	APPENDIX E: OBJECT-TIME LIBRARY SUBPROGRAMS
Communication Table (NPTR)	
	IHCFCOMH
Classification Tables	READ/WRITE Routines
Information Table	NAMELIST
Chain Construction	Statement Processing
Operation of Information Table	READ/WRITE Statement Using
Chains	NAMELIST
Dictionary Chain Operation 121	I/O Device Manipulation Routines 187
Statement Number Chain Operation .122	Write-To-Operator Routines
Common Chain Operation	Utility Routines
Equivalence Chain Operation	7 (TUOTOUTE)
Literal Constant Chain Operation .123	Conversion Routines (IHCFCVTH) 189
Branch Table Chain Operation 124	TUCETOCH 100
Information Table Components	IHCFIOSH
Statement Number/Array Table128	Unit Blocks
Common Table	Unit Assignment Table
Literal Table	Buffering
Branch Table	Communication With the Control
	Program
ubprogram Table	Operation
	Initialization
ext Optimization Bit Tables	Read
120	Write
egister Assignment Tables	Device Manipulation
Register use labre	Closing
AMELIST Dictionaries	IHCDIOSH
	Blocks and Table Used
iagnostic Message Tables	Unit Blocks
Error Table	Unit Assignment Table
Message Pointer Table	Buffering
PPENDIX B: INTERMEDIATE TEXT	Program
Phase 10 Intermediate Text	Operation
Intermediate Text Chains	File Definition Section
Format of Intermediate Text	File Initialization Section 197
Entry	Read Section
Examples of Phase 10	Write Section
Intermediate Text	Termination Section
hase 15/Phase 20 Intermediate Text	IHCIBERH
Modifications	
Phase 15 Intermediate Text	IHCDBUG
Modifications	Items and Buffer
Unchanged Text	Operation
Phase 15 Data Text	Subroutines
Statement Number Text	APPENDIX F: ADDRESS COMPUTATION FOR
Phase 20 Intermediate Text	ARRAY ELEMENTS
Modification	Absorption of Constants in
Standard Text Formats Resulting	Subscript Expressions
from Phases 15 and 20 Processing156	Arrays as Parameters
PPENDIX C: ARRAYS	APPENDIX G: COMPILER STRUCTURE 214
PPENDIX D: TEXT OPTIMIZATION	APPENDIX H: DIAGNOSTIC MESSAGES 221
EXAMPLES	APPENDIX I: THE TRACE AND DUMP
Example 1: Common Expression Elimination	FACILITIES
Example 2: Forward Movement174	Trace
Example 3: Backward Movement175	Dump
Example 3': Simple-Store	Dump
Elimination	INDEX

Figure 1. Input/Output Data Flow	. 12	Figure 31. Format of a Common Block
Figure 2. Storage Inventory for Phase		Name Entry
10 Normal, SF Skeleton, and Data Text	. 16	Figure 32. Format of Common Block
Figure 3. Chaining of Unused Text		Name Entry After Common Block
Area Main Storage	. 17	Processing
Figure 4. Format of Prepared Source		Figure 33. Format of an Equivalence
Statement		Group Entry
Figure 5. Text Blocking	. 26	Figure 34. Format of Equivalence
Figure 6. Text Reordering Via the		Group Entry After Equivalence
Pushdown Table	. 27	Processing
Figure 7. Forward Connection		Figure 35. Format of Equivalence
Information	. 32	Variable Entry
Figure 8. Backward Connection		Figure 36. Format of Equivalence
Information		Variable Entry After Equivalence
Figure 9. Back Dominators	. 48	Processing
Figure 10. Back Targets and Depth		Figure 37. Format of Literal Constant
Numbers	. 49	Entry
Figure 11. Storage Layout for Text		Figure 38. Format of Literal Constant
Information Construction	. 62	Entry After Relative Address
Figure 12. Information Table Chains .	.121	Assignment
Figure 13. Dictionary Chain	.122	Figure 39. Format of Literal Data
Figure 14. Format of Dictionary Entry		Entry
for Variable	.124	Figure 40. Format of Initial Branch
Figure 15. Function of Each Subfield		Table Entry
in the Byte A Usage Field of a		Figure 41. Format of Initial Branch
Dictionary Entry for a Variable	.124	Table Entry After Phase 25
Figure 16. Function of Each Subfield		Processing
in the Byte B Usage Field of a		Figure 42. Format of Standard Branch
Dictionary Entry for a Variable	.125	Table Entry
Figure 17. Format of Dictionary Entry		Figure 43. Format of Standard Branch
for Variable After Sorting	.126	Table Entry After Phase 25
Figure 18. Format of Dictionary Entry		Processing
for Variable After Commom Block		Figure 44. Format of Namelist Name
Processing	.126	Entry
Figure 19. Format of Dictionary Entry		Figure 45. Format of Namelist
for Variable After PHAZ15 Processing.	.126	Variable Entry
Figure 20. Format of Dictionary Entry		Figure 46. Format of Namelist Array
for a Variable After Relative Address		Entry
Assignment	.126	Figure 47. Intermediate Text Entry
Figure 21. Format of Dictionary Entry		Format
for Constant	.127	Figure 48. Phase 10 Normal Text 146
Figure 22. Format of Dictionary Entry		Figure 49. Phase 10 Data Text 147
for Constant After Sorting	.127	Figure 50. Phase 10 Namelist Text 148
Figure 23. Format of Dictionary for		Figure 51. Phase 10 Format Text 149
Constant After PHAZ15 Processing	.127	Figure 52. Phase 10 SF Skeleton Text149
Figure 24. Format of Dictionary Entry		Figure 53. Format of Phase 15 Data
for Constant After Relative Address		Text Entry
Assignment	.128	Figure 54. Function of Each Subfield
Figure 25. Format of a Statement		in Indicator Field of Phase 15 Data
Number Entry	.128	Text Entry
Figure 26. Function of Each Subfield		Figure 55. Format of Statement Number
in the Byte A Usage Field of a		Text Entry
Statement Number Entry	.128	Figure 56. Function of Each Subfield
Figure 27. Function of Each Subfield		in Indicator Field of Statement
in the Byte B Usage Field of a		Number Text Entry
Statement Number Entry	.129	Figure 57. Format of a Standard Text
Figure 28. Format of Statement Number		Entry
Entry After the Processing of Phases		Figure 58. Format of Phase 20 Text
15, 20, and 25	.129	Entry
Figure 29. Function of Each Subfield		Figure 59. Relationship Between
in the Block Status Field	.130	IHCFCOMH and I/O Data Management
Figure 30. Format of Dimension Entry.		Interfaces

Figure									
a Sequ							•	.189	
Figure	61.	Unit A	ssign	ment 7	Cable				
Format								.191	
Figure	62.	CTLBLK	Form	at				.192	
Figure	63.	Format	of a	Unit	Bloc	k fo	r		
a Dire								.195	
Figure	64.	Unit A	ssian	ment ?	Cable				
Entry						et.		.196	
Figure									

Table 1. Operators and Forcing	Table 27. Status Field Bits and Their
Strengths 26	Meanings
Table 2. Item Types and Registers	Table 28. IHCFCOMH FORMAT Code
Assigned in Basic Register	Processing
Assignment 41	Table 29. IHCFCOMH Processing for a
Table 3. Text Entry Types 56	READ Requiring a Format
Table 4. Operand Characteristics That	Table 30. IHCFCOMH Processing for a
Permit Simple-Store Elimination 58	WRITE Requiring a Format
Table 5. FORMAT Statement Translation . 63	Table 31. IHCFCOMH Processing for a
Table 6. FSD Subroutine Directory 75	READ Not Requiring a Format
Table 7. Phase 10 Source Statement	Table 32. IHCFCOMH Processing for a
Processing	WRITE Not Requiring a Format
Table 8. Phase 10 Subroutine	Table 33. IHCFCOMH Subroutine
Directory	Directory
Table 9. Phase 15 Subroutine	Table 34. IHCFCVTH Subroutine
Directory	Directory
Table 10. Criteria for Text	Table 35. IHCFIOSH Routine Directory210
Optimization	Table 36. IHCDIOSH Routine Directory210
Table 11. Phase 20 Subroutine	Table 37. Phases and Their Segments215
Directory	Table 38. Segment-1 Composition 215
Table 12. Phase 20 Utility	Table 39. Segment-2 Composition 215
Subroutines	Table 40. Segment-3 Composition 215
Table 13. Phase 25 Subroutine	Table 41. Segment-4 Composition 216
Directory	Table 42. Segment-5 Composition 216
Table 14. Phase 30 Subroutine	Table 43. Segment-6 Composition 216
Directory	Table 44. Segment-7 Composition 216
Table 15. Communication Table	Table 45. Segment-8 Composition 217
(NPTR(2,35))	Table 46. Segment-9 Composition 217
Table 16. Keyword Pointer Table119	Table 47. Segment-10 Composition 218
Table 17. Keyword Table	Table 48. Segment-11 Composition 218
Table 18. Operand Modes	Table 49. Segment-13 Composition 218
Table 19. Operand Types	Table 50. Segment-14 Composition 218
Table 20. Subprogram Table	Table 51. Segment-15 Composition 218
Table 21. Text Optimization Bit	Table 52. Segment-16 Composition 219
Tables	Table 53. Segment-17 Composition 219
Table 22. Local Assignment Tables139	Table 54. Segment-18 Composition 219
Table 23. Global Assignment Tables139	Table 55. Segment-19 Composition 219
Table 24. Adjective Codes	Table 56. Segment-20 Composition 220
Table 25. Phase 15/20 Operators151	Table 57. Basic TRACE Keyword Values
Table 26. Meanings of Bits in Mode	and Output Produced
Field of Standard Text Entry 155	

# CHARTS

Chart 00.	Compiler Control Flow 72	Chart 20. Text Updating (STXTR)
Chart 01.	FSD Overall Logic 73	(Continued)
Chart 02.	FSD Storage Distribution 74	Chart 21. Phase 25 (Initial Text
Chart 03.	Phase 10 Overall Logic 76	Information Construction)
Chart 04.	Phase 15 Overall Logic 83	Chart 22. Phase 25 (Text Conversion)110
Chart 05.	STALL Overall Logic 84	Chart 23. Phase 30 (IEKP30) Overall
Chart 06.	PHAZ15 Overall Logic 85	Logic
Chart 07.	ALTRAN Control Flow 86	Chart 24. IHCFCOMH Overall Logic and
Chart 08.	GENER - Text Generation 87	Utility Routines
Chart 09.	CORAL Overall Logic 88	Chart 25. Implementation of
Chart 10.	Phase 20 Overall Logic 93	READ/WRITE/FIND Source Statements 203
Chart 11.	Common Expression	Chart 26. Device Manipulation,
Eliminati	on (XPELIM)94	Write-to-Operator, and READ/WRITE
Chart 12.	Forward Movement (FORMOV) 95	Using NAMELIST Routines
Chart 13.	Backward Movement (BACMOV) 96	Chart 27. IHCFIOSH Overall Logic 206
Chart 14.	Strength Reduction (REDUCE) . 97	Chart 28. Execution-Time I/O Recovery
Chart 15.	Full Register Assignment	Procedure
(REGAS) .		Chart 29. IHCDIOSH Overall Logic -
Chart 16.	Table Building (FWDPAS) 99	File Definition Section
Chart 17.	Local Assignment (BKPAS)100	Chart 30. IHCDIOSH Overall Logic -
Chart 18.	Global Assignment (GLOBAS)101	File Initialization, Read, Write, and
Chart 19.	Text Updating (STXTR)102	Termination Sections
		Chart 31. IHCIBERH Overall Logic 211

This section contains general information describing the purpose of the FORTRAN IV (H) compiler, its relationship to the operating system, its input/output data flow, its organization, and its structure.

# PURPOSE OF THE COMPILER

The IBM System/360 Operating System FORTRAN IV (H) compiler transforms source modules written in the FORTRAN IV language into object modules that are suitable for input to the linkage editor for subsequent execution on the System/360. At the user's option, the compiler produces optimized object modules (modules that can be executed with improved efficiency).

# THE COMPILER AND OPERATING SYSTEM/360

The FORTRAN IV (H) compiler is a processing program which communicates with the System/360 Operating System control program for input/output and other services. A general description of the control program is given in the publication IBM System/360 Operating System: Introduction to Control Program Logic, Program Logic Manual.

A compilation, or a batch of compilations, is requested using the job statement (JOB), the execute statement (EXEC), and data definition statements (DD). Alternatively, cataloged procedures may be used. A discussion of FORTRAN IV compilation and the available cataloged procedures is given in the publication IBM System/360 Operating System: FORTRAN IV Programmer's Guide.

The compiler receives control from the calling program (e.g., job scheduler or another program that calls, links to, or attaches the compiler). Once the compiler receives control, it communicates with the control program through the FORTRAN system director, a part of the compiler that controls compiler processing. After compiler processing is completed, control is returned to the operating system.

# INPUT/OUTPUT DATA FLOW

The source modules to be compiled are read in from the SYSIN data set. Compiler output is placed on the SYSLIN, SYSPRINT, SYSPUNCH, or SYSUT1 data set, depending on the options specified by the FORTRAN pro-

grammer. (The SYSPRINT data set is always required for compilation.)

The overall data flow and the data sets used for the compilation are illustrated in Figure 1.

# COMPILER ORGANIZATION

The IBM System/360 Operating System FORTRAN IV (H) compiler consists of the FORTRAN system director, four logical processing phases (phases 10, 15, 20, and 25), and an error-handling phase (phase30).

Control is passed among the phases of the compiler via the FORTRAN system director. After each phase has been executed, the FORTRAN system director determines the next phase to be executed, and calls that phase. The flow of control within the compiler is illustrated in Chart 00.

The components of the compiler operating together produce an object module from a FORTRAN source module. The object module is acceptable as input to the linkage editor, which prepares object modules for relocatable loading and execution.

The object module consists of control dictionaries (external symbol dictionary and relocation dictionary), text (representing the actual machine instructions and data), and an END statement. The external symbol dictionary (ESD) contains the external symbols that have been defined or referred to in the source module. The relocation dictionary (RLD) contains information about address constants in the object module.

The functions of the components of the compiler are described in the following paragraphs.

# FORTRAN SYSTEM DIRECTOR

The FORTRAN system director (FSD) controls compiler processing. It initializes compiler operation, calls the phases for execution, and distributes and keeps track of the main storage used during the compilation. In addition, the FSD receives the various input/output requests of the compiler phases and submits them to the control program.




Figure 1. Input/Output Data Flow

# PHASE 10

Phase 10 accepts as input (from the SYSIN data set) the individual source statements of the source module. If a source module listing is requested, the source statements are recorded on SYSPRINT data set. If the EDIT option is selected, the source statements are recorded on the SYSUT1 data set, which phase 20 uses as input to produce a structured Phase 10 converts each source listing. source statement into a form usable as input by succeeding phases. This usable input consists of an intermediate text representation (in operator-operand pair format) of each source statement. In addition, phase 10 makes entries in an information table for the variables, constants, literals, statement numbers, etc., that appear in the source statements. During this conversion process, phase 10 also analyzes the source statements for syntactical errors. If errors are encountered, phase 10 passes to phase 30 (by making entries in the error table) the information needed to print the appropriate error messages.

# PHASE 15

Phase 15 gathers additional information about the source module and modifies some intermediate text entries to facilitate optimization by phase 20 and instruction generation by phase 25. Phase 15 is divid-

ed into three segments that perform the following functions:

- The first segment adds data to the information table about COMMON and EQUIVALENCE statements so that main storage space can be allocated correctly in the object module.
- The next segment translates text entries (in operator-operand pair format) representing arithmetic operations into a four-part form, which is needed for optimization by phase 20 and instruction-generation by phase 25. This part of phase 15 also gathers information about the source module that is needed for optimization by phase 20.
- The last segment of phase 15 assigns relative addresses, and where necessary, address constants to the named variables and constants in the source module. This segment also converts intermediate text (in operator-operand pair format) representing DATA statements to a variable-initial value form, which facilitates later assignment of a constant value to a variable. In addition, this segment produces a storage map if the MAP option is specified.

Phase 15 also passes to phase 30 the information needed to print the appropriate messages for the errors detected during phase 15 processing. (This is done by making entries in the error table.)

# PHASE 20

Phase 20 processing depends on whether or not optimization has been requested and, if so, the degree of optimization desired.

If optimization has not been specified, phase 20 assigns registers for use during execution of the object module. However, phase 20 does not take full advantage of all registers and makes no effort to keep frequently used quantities in registers to eliminate the need for some machine instructions.

If a moderate amount of optimization is specified, phase 20 uses all available registers and keeps frequently used quantities in registers wherever possible. Phase 20 takes other measures to reduce the size of the object module, and provides information about operands to phase 25.

If complete optimization has been specified, phase 20 uses other techniques to make a more efficient object module. The net result of these procedures is to eliminate unnecessary instructions and to eliminate needless execution of instructions.

During processing, phase 20 records directly on the SYSPRINT data set messages describing any errors it detects and, if both the EDIT option and complete optimization are selected, produces, on the SYSPRINT data set, a structured source program listing.

### PHASE 25

Phase 25 produces an object module from the combined output of the preceding phases of the compiler.

The text information (instructions and data resulting from the compilation) is in

a relocatable machine language form. It may contain unresolved external symbolic cross references (i.e., references to symbols that do not appear in the source module). The external symbol dictionary contains the information required by the linkage editor to resolve external symbolic cross references, and the relocation dictionary contains the information needed by the linkage editor to relocate the text information.

Phase 25 places the object module resulting from the compilation on the SYS-LIN data set if the LOAD option is specified, and on the SYSPUNCH data set if the DECK option is specified. Phase 25 also produces an object module listing on the SYSPRINT data set if the LIST option is specified. Messages for any errors detected during phase 25 processing are also recorded directly on SYSPRINT.

### PHASE 30

Phase 30 is called after phase 15 processing is completed only if errors are detected by phases 10 or 15. Phase 30 records on the SYSPRINT data set messages describing the detected errors.

# STRUCTURE OF THE COMPILER

The FORTRAN IV (H) compiler is structured in a planned overlay fashion, which consists of 20 segments. Two of these segments constitute the FORTRAN system director. The largest of these two segments is the root segment of the planned overlay structure. Each of the remaining 18 segments constitutes a phase or a logical portion of a phase. A detailed discussion of the compiler's planned overlay structure is given in Appendix G.

The following paragraphs and associated flowcharts at the end of this section describe the major components of the FORTRAN IV (H) compiler. Each component is described to the extent necessary to explain its function(s) and general operation.

# FORTRAN SYSTEM DIRECTOR

The FORTRAN System Director (FSD) controls compiler processing; its overall logic is illustrated in Chart 01. The FSD receives control from the job scheduler if the compilation is defined as a job step in an EXEC statement. The FSD may also receive control from another program through use of one of the system macroinstructions (CALL, LINK, or ATTACH).

The FSD performs compiler initialization, phase loading, storage distribution (including storage inventory), input/output request processing, compilation deletion, and compiler termination.

# COMPILER INITIALIZATION

The initialization of compiler processing by the FSD consists of two steps:

- Parameter processing.
- Data field initialization.

# Parameter Processing

When the FSD is given control, the address of a parameter list is contained in a general register. If the compiler receives control as a result of either an EXEC statement in a job step or an ATTACH or CALL macro-instruction in another program, the parameter list has a single entry, which is a pointer to the main storage area containing an image of the options (e.g., SOURCE, MAP) specified for the compilation. If the compiler receives control as a result of a LINK macro-instruction in another program, the parameter list may have a second entry, which is a pointer to the main storage area containing substitute ddnames (i.e., ddnames that the user wishes to substitute for the standard ones of SYSIN, SYSPRINT, SYSPUNCH, SYSLIN, and SYSUT1).

COMPILER OPTIONS: To determine the options specified for the compilation and to inform the various compiler phases of these options, the FSD scans and analyzes the

storage area containing their images and sets indicators to reflect the ones specified. These indicators are placed into the communication table (refer to Appendix A, "Communication Table") during data field initialization. The various compiler phases have access to the communication table, and, from the indicators contained in it, can determine which options have been selected for the compilation.

SUBSTITUTE DDNAMES: If the user wishes to substitute ddnames for the standard ones, the FSD must establish a correspondence between the DD statements having the substitute ddnames and the DCBs (Data Control Blocks) associated with the ddnames to be replaced. To establish this necessary correspondence, the FSD scans the storage area containing the substitute ddnames, and enters each such ddname into the DCBDDNM field of the DCB associated with the standard ddname it is to replace.

### Data Field Initialization

Data field initialization is concerned with the communication table, which is a central gathering area used to communicate information among the phases of the compiler. It contains information such as:

- User specified options.
- Pointers indicating the next available locations within the various storage areas.
- Pointers to the initial entries in the various types of chains (refer to Appendix A, "Information Table" and Appendix B, "Intermediate Text").
- Name of the source module being compiled.
- An indication of the phase currently in control.

The various fields of the communication table, which are filled during a compilation, must be initialized before the next compilation. To initialize this region, the FSD clears it and places the option indicators into the fields reserved for them.

### PHASE LOADING

The FSD loads and passes control to each phase of the compiler by means of a stan-

dard calling sequence. The execution of the call causes control to be passed to the overlay supervisor, which calls program fetch to read in the phase. Control is then returned to the overlay supervisor, which branches to the phase. The phases are called for execution in the following sequence: phase 10, phase 15, phase 20, and phase 25. However, if errors are detected by phase 10 or phase 15, phase 30 is called after the completion of phase 15 processing.

### STORAGE DISTRIBUTION

Phases 10, 15, and 20 require main storage space in which to construct the information table (refer to Appendix A, "Information Table") and to collect intermediate text entries. These phases obtain this storage space by submitting requests to the FSD (at entry point GETCOR), which allocates the required space, if available, and returns to the requesting phase pointers to both the beginning and end of the allocated storage space. If main storage space is not available, the FSD deletes the compilation.

The main storage space available for building the information table or for collecting text entries is assembled into the FSD in the form of define storage (DS) statements. The distribution of the available storage by the FSD depends upon the phase requesting the storage. For this reason, the remainder of this discussion is divided into three parts: the first relating to phase 10, the second to phase 15, and the third to phase 20.

# Phase 10 Storage

Phase 10 can use all of the available storage space for building the information table and for collecting text entries. first, the FSD presents the entire block of available main storage space to phase 10 for use in building the information table. At each phase 10 request for main storage in which to collect text entries, the FSD reallocates a portion (i.e., a sub-block) of the storage (first allocated to the information table) for text collection, and returns to phase 10 either via the communication table or the storage area P10A (depending upon the type of text to be collected in the sub-block; refer to Appendix B, "Phase 10 Intermediate Text") pointers to both the beginning and end of the allocated storage space. If the sub-block is allocated for phase 10 normal text, the pointers are returned in the communication table. If the sub-block is allocated for a phase 10 text type other than normal text, the pointers are returned via the storage area P10A. After the storage has been

allocated, the FSD adjusts the end of the information table downward by the size of the allocated sub-block. This process is repeated for each phase 10 request for main storage space in which to collect text entries. (If the last information table entry and the sub-block to be allocated for text collection would overlap, the available storage is split, with one part being allocated for building the information table and the other for collecting text entries.)

The size of each sub-block allocated for the collection of phase 10 text entries depends upon the type of the text entries that are to be placed into the sub-block. All sub-blocks allocated to contain the same type of phase 10 text entries are of the same size.

Sub-blocks to contain phase 10 text entries are allocated in the order in which requests for main storage are received. (When phase 10 completely fills one subblock with text entries, it requests another.) A request for a sub-block to contain a particular type of text entries may immediately follow a request for a sub-block to contain another type of text entries. Consequently, sub-blocks allocated to contain the same type of text entries may be scattered throughout main storage. The FSD must keep track of the sub-blocks so that, at the completion of phase 10 processing, unused or unnecessary storage may be allocated to phase 15. The manner in which the FSD keeps track of sub-blocks allocated to phase 10 is described in the following paragraph.

Phase 10 Storage Inventory: The FSD
employs a pointer table and chains (see
Figure 2) to keep track of the sub-blocks allocated for phase 10 text entries. If the sub-block allocated is the first to be used for the collection of a particular type of phase 10 text, the FSD places a pointer to that sub-block into the pointer table. After the initial link is established, the size of the sub-block is placed into the sub-block itself. If a second sub-block is allocated for the same purpose, the FSD places a pointer to it into the first word of the first sub-block allocated for that purpose. The size of the sub-block is then placed into the sub-block itself. If a third sub-block is allocated for the same purpose, the same procedure is followed, with a pointer to the third sub-block being placed into the first word of the second sub-block. Figure illustrates this concept as applied to sub-blocks allocated to contain phase normal, SF skeleton, and data text. pointer field of the last sub-block of each type is always zero.)




Figure 2. Storage Inventory for Phase 10 Normal, SF Skeleton, and Data Text

# Phase 15 Storage

Phase 15, in collecting the text entries that it creates, can use only those portions of main storage that are (1) unused by phase 10, and (2) occupied by phase 10 normal text entries that have been processed by phase 15. The FSD first allocates all unused storage (if necessary) to phase 15. If this is not sufficient, the FSD then allocates the storage occupied by phase 10 normal text entries that have undergone phase 15 processing.

The main storage not used by phase 10 consists of:

- The portion between the last sub-block allocated to phase 10 for text collection and the end of the information table.
- Those portions of the sub-blocks allocated to phase 10 that do not contain text entries. (The last sub-block allocated to each type of phase 10 text may not be completely filled.)

After phase 10 processing is complete, the FSD splits the storage area between the

last sub-block allocated to phase 10 and the last information table entry, allocates one part to the information table, and treats the other part as an unused text storage area. The individual portions of unused storage, excluding the portion allocated to the information table, are then chained together (see Figure 3). The first phase 15 request for storage for text collection is satisfied with the unused portion between the last sub-block allocated to phase 10 and the end of the information table. Pointers to both the beginning and end of the storage are passed to phase 15 via the communication table. Each subsequent phase 15 request for text area storage is satisfied with an unused portion of a phase 10 sub-block. (Sub-block portions are allocated in the order in which they are chained.) Pointers to both the beginning and end of the allocated subblock portion are passed to phase 15 via the communication table. If an additional request is received after the last subblock portion is allocated, the FSD determines the last phase 10 normal text entry that was processed by phase 15. FSD then frees and allocates to phase 15 the portion of storage occupied by phase 10 normal text entries between the first such text entry and the last entry processed by phase 15.

Phase 15 Storage Inventory: After the
processing of PHAZ15, the second segment of After the phase 15, is completed, the FSD recovers the sub-blocks that were allocated to phase 10 normal and SF skeleton text. sub-blocks are chained as extensions to the storage space available at the completion of PHAZ15 processing. The chain, which begins in the FSD pointer table, connecting the various available portions of storage is scanned and when a zero pointer field is encountered, a pointer to the first subblock allocated to phase 10 normal text is placed into that field. The chain connecting the various sub-blocks allocated to phase 10 normal text is then scanned and when a zero pointer field is encountered, a pointer to the first sub-block allocated to SF skeleton text is placed into that field. Once the sub-blocks are chained in this manner, they are available for allocation to CORAL, the third segment of phase 15, and to phase 20.

After the processing of CORAL is completed, the FSD likewise recovers the subblocks allocated for phase 10 data text. The chain connecting the various portions of available storage space is scanned and when a zero pointer field is encountered, a pointer to the first sub-block allocated for phase 10 data text is placed into that field. After the sub-blocks allocated for phase 10 data text are linked into the chain as described above, they, as well as all other portions of storage space in the chain, are available for allocation to phase 20.

# Phase 20 Storage

Each phase 20 request for storage space is satisfied with a portion of storage available at the completion of CORAL processing. The portions of storage are allocated to phase 20 in the order in which they are chained. Pointers to both the beginning and end to the storage allocated to phase 20 for each request are placed into the communication table.

### INPUT/OUTPUT REQUEST PROCESSING

The FSD routine IEKFCOMH receives the input/output requests of the compiler phases and submits them to BSAM (Basic Sequential Access Method) for implementation (refer to IBM System/360 Operating System: Sequential Access Methods, Program Logic Manual.)

# Request Format

Phase requests for input/output services are made in the form of READ/WRITE statements requiring a FORMAT statement. The format codes that can appear in the FORMAT statement associated with such READ/WRITE requests are a subset of those available in the FORTRAN IV language. The subset consists of the following codes:  $I\underline{w}$  (output only),  $T\underline{w}$ ,  $A\underline{w}$ ,  $\underline{w}X$ ,  $\underline{w}H$ , and  $Z\underline{w}$  (output only).




Figure 3. Chaining of Unused Text Area Main Storage

# Request Processing

To process input/output requests from the compiler phases, the FSD performs a series of operations, which are a subset of those carried out by the IHCFCOMH/IHCFIOSH combination (refer to Appendix E) to implement sequential READ/WRITE statements requiring a format.

### DELETION OF A COMPILATION

The FSD deletes a compilation if either of the following occurs:

- An error of error level code 16 (refer to the publication <u>IBM System/360 Operating System: FORTRAN IV Programmer's Guide</u>) is detected during the execution of a processing phase.
- The value of the error level code returned from phase 30 is 8 and the LOAD option has not been specified.

In the former case, the phase detecting the error passes control to the FSD at entry point SYSDIR. If the error was detected by phase 10, the FSD deletes the compilation by reading records (without processing them) until the END statement is encountered. It then initializes the compiler for the next compilation. If the error was encountered in a phase other than phase 10, the FSD simply initializes the compiler for the next compilation.

In the latter case, phase 30 returns control to the FSD at the next sequential instruction. If the error level code passed to the FSD is 8 and the LOAD option has not been specified, the FSD initializes the compiler for the next compilation.

Note: Phase 25 returns an error level code of 8 to the FSD if errors are detected during the translation of FORMAT statements. However, in this case, the FSD does not delete the compilation if the LOAD option has not been specified.

# COMPILER TERMINATION

The FSD terminates compiler processing when an end-of-file is encountered in the input data stream or when a permanent input/output error is encountered. If, after the deletion of a compilation or after a source module has been completely compiled, the first record read by phase 10 from the SYSIN data set contains an end-of-file indicator, control is passed to the FSD (at the entry point ENDFILE), which terminates compiler processing by returning control to the operating system. If a permanent error is encountered during the

servicing of an input/output request of a phase, control is passed to the FSD (at entry point IBCOMRTN), which writes a message stating that both the compilation and job step are deleted. The FSD then returns control to the operating system. In either of the above cases, the FSD passes to the operating system as a condition code the value of the highest error level code encountered during compiler processing. The value of the code is used to determine whether or not the next job step is to be performed.

# PHASE 10

Phase 10 converts each FORTRAN source statement into usable input to subsequent phases of the compiler; its overall logic is illustrated in Chart 03. Phase 10 conversion produces an intermediate text representation of the source statement and/or detailed information describing the variables, constants, literals, statement numbers, data set reference numbers, etc., appearing in the source statement. During conversion, the source statement is analyzed for syntactical errors.

The intermediate text is a strictly defined internal representation (i.e., internal to the compiler) of a source statement. It is developed by scanning the source statement from left to right and by constructing operator-operand pairs. In this context, operator refers to such elements as commas, parentheses, and slashes, as well as to arithmetic, relational, and logical operators. Operand refers to such elements as variables, constants, literals, statement numbers, and data set reference numbers. An operator-operand pair is a text entry, and all text entries for the operator-operand pairs of a source statement are the intermediate text representation of that statement.

There are five types of intermediate text developed by phase 10. They are: normal, data, namelist, format, and statement function (SF) skeleton.

- Normal text is the intermediate text representation of source statements other than DATA, NAMELIST, FORMAT, and statement functions.
- <u>Data text</u> is the intermediate text representation of DATA statements and initialization values in type statements.
- <u>Namelist text</u> is the intermediate text representation of NAMELIST statements.
- <u>Format text</u> is the intermediate text representation of FORMAT statements.

• <u>SF skeleton text</u> is the intermediate text representation of statement functions using sequence numbers as operands of the intermediate text entries. The sequence numbers replace the dummy arguments of the statement functions. This type of text is, in effect, a "skeleton" macro.

The various text types are discussed in detail in Appendix B, "Intermediate Text."

The detailed information describing operands includes such facts as whether a variable is dimensioned (i.e., an array) and whether the elements of an array are real, integer, etc. Such information is entered into the information table.

The information table consists of five components: dictionary, statement number/array table, common table, literal table, and branch table.

- The <u>dictionary</u> contains information describing the constants and variables of the source module.
- The <u>statement number/array table</u> contains information describing the statement numbers and arrays of the source module.
- The <u>common table</u> contains information describing COMMON and EQUIVALENCE declarations.
- The <u>literal table</u> contains information describing the literals of the source module.
- The <u>branch table</u> contains information describing statement numbers appearing in computed GO TO statements.

A detailed discussion of the information table is given in Appendix A, "Information Table."

The intermediate text and the information table complement each other in the actual code generation by the subsequent phases. The intermediate text indicates what operations are to be carried out on what operands; the information table provides the detailed information describing the operands that are to be processed.

# SOURCE STATEMENT PROCESSING

To process source statements, each record (one card image) of the source module is first read into an input buffer by a preparatory subroutine (GETCD). If a source module listing is requested, the record is recorded on an output data set (SYSPRINT). If both the EDIT option and

complete optimization are selected, the record and some control information used by phase 20 to produce a structured source listing are recorded on the SYSUT1 data set. Records are moved to an intermediate buffer until a complete source statement resides in that buffer. Unnecessary blanks are eliminated from the source statement, and the statement is assigned a classification code. A dispatcher subroutine (DSPTCH) determines from the code which subroutine is to continue processing the source statement. Control is then passed to that subroutine, which converts the source statement to its intermediate text representation and/or constructs information table entries describing its operands. After the entire source statement has been processed, the next is read and processed as described above. The recognition of the END statement causes phase 10 to complete its processing and return control to the FSD, which calls phase 15 for execution.

The functions of phase 10 are performed by five groups of subroutines:

- Dispatcher subroutine
- Preparatory subroutine
- Keyword subroutines
- Arithmetic subroutines
- Utility subroutines

# <u>Dispatcher Subroutine</u>

The dispatcher subroutine (DSPTCH) trols phase 10 processing. Upon receiving control from the FSD, the DSPTCH subroutine initializes phase 10 processing and then calls the preparatory subroutine (GETCD) to read and prepare the first source statement. After the statement is prepared, control is returned to DSPTCH, which determines if a statement number is associated with the source statement being processed. If there is a statement number, the DSPTCH subroutine constructs a statement number (refer to Appendix A, "Information Table") for the statement number. entry for the statement number is also created. The DSPTCH subroutine then determines, from the code assigned to the source to "Preparatory (refer statement Subroutine"), which subroutine (either keyword or arithmetic) is to continue the processing of the statement, and passes to that subroutine. control When the source statement is completely processed, control is returned to the DSPTCH subroutine, which calls the preparatory subroutine to read and prepare the next source statement.

# Preparatory Subroutine

The preparatory subroutine (GETCD) reads each source statement, records it on the SYSPRINT data set if the SOURCE option is

selected, and on the SYSUT1 data set if the EDIT option and complete optimization are selected, packs and classifies it, and assigns it an internal statement number (ISN)1. Packing eliminates unnecessary blanks, which may precede the first character, follow the last character, or be imbedded within the source statement. Classifying assigns a code to each type of source statement. The code indicates to the DSPTCH subroutine which subroutine is to continue processing the source statement. A description of the classifying process, along with figures illustrating the two tables (the keyword pointer table and the keyword table) used in this procis qiven in Appendix "Classification Tables." The ISN assigned to the source statement is an internal sequence number used to identify the source statement. The source statement, after being prepared, resides in the storage area NCDIN in the format illustrated in Figure

Pointer to first character of packed source statement beyond keyword <sup>1</sup>	(1 word)
Internal statement number	(1 word)
Statement number indicator (#0   if present; 0 if not present)	(1 word)
Classification code	(1 word)
Statement number	(5 words)
Packed source statement	(n words)
Group mark <sup>2</sup>	(1 word)
1For arithmetic statements and functions, this field points to character of the packed statement 2End of statement marker.	the first

Figure 4. Format of Prepared Source Statement

# Keyword Subroutines

A keyword subroutine exists for each keyword source statement. A keyword source statement is any permissible FORTRAN source statement other than an arithmetic statement or a statement function. The function of each keyword subroutine is to convert its associated keyword source statement (in NCDIN) into input usable by subsequent

phases of the compiler. These subroutines make use of the utility subroutines and, at times, the arithmetic subroutines in performing their functions. To simplify the discussion of these subroutines, they are divided into two groups:

- Those that construct only information table entries.
- Those that construct information table entries and develop intermediate text representations.

Note: One keyword subroutine, namely that which processes the IMPLICIT statement, is not assigned to either of the above stated groups. The processing performed by this subroutine (XIMPC) is somewhat specialized. The function of this subroutine is defined in Table 8.

Table Entry Subroutines: Only four keyword subroutines belong to this group (refer to Table 8). Each is associated with a COMMON, DIMENSION, EQUIVALENCE, or EXTERNAL keyword statement.

The processing performed by these subroutines is similar. Each scans its associated statement (in NCDIN) in a left-toright fashion and constructs appropriate
information table entries for each of the
operands of the statement. The types of
information table entries that can be
constructed by these subroutines are:

- Dictionary entries for variables and external names.
- Common block name entries for common block names.
- Equivalence group entries for equivalence groups.
- Equivalence variable entries for the variables in an equivalence group.
- Dimension entries for arrays.

The formats of these entries are given in Appendix A, "Information Table."

Table entry and Text Subroutines: The keyword subroutines, other than those that are grouped as table entry subroutines, belong to this group (refer to Table 8). Each of these subroutines converts its associated statement by developing an intermediate text representation of the statement, which consists of text entries in operator-operand pair format, and constructing information table entries for the operands of the statement. The processing performed by these subroutines is similar and is described in the following paragraphs.

Logical IF statements are assigned two internal statement numbers. The IF part is given the first number and the "trailing" statement is given the next.

Upon receiving control from the DSPTCH subroutine, the keyword subroutine associated with the keyword statement being processed places a special operator into a text entry work area. This operator is referred to as a primary adjective code and defines the type (e.g., DO, ASSIGN) of the statement. A left-to-right scan of the source statement is then initiated. first operand is obtained, an information table entry is constructed for the operand and entered into the information table (only if that operand was not previously entered), and a pointer to the entry's location in that table is placed into the text entry work area. The mode (e.g., integer, real) and type (e.g., negative constant, array) of the operand are then placed into the work area. The text entry thus developed is placed into the next available location in the sub-block allocated for text entries of the type being created.

Scanning is resumed and the next operator is obtained and placed into the text entry work area. The next operand is then obtained, an information table entry is constructed for the operand and entered into the information table (again, only if that operand was not previously entered), and a pointer to the entry's location is placed into the text entry work area. The mode and type of the operand are placed into the work area. The text entry is then placed into the next available location in the sub-block allocated for text entries of the type being created.

This process is terminated upon recognition of the end of the statement, which is marked by a special text entry. The special text entry contains an end mark operator and the ISN of the source statement as an operand.

Note: Certain keywork subroutines in this group, namely those that process statements that can contain an arithmetic expression (e.g., IF and CALL statements) and those that process statements that contain I/O list items (e.g., READ/WRITE statements), pass control to the arithmetic subroutines to complete the processing of their associated keyword statements.

# Arithmetic Subroutines

The arithmetic subroutines (refer to Table 8) receive control from the DSPTCH subroutine, or from various keyword subroutines, and make use of the utility subroutines in performing their functions, which are to:

- Process arithmetic statements.
- Process statement functions.
- Complete the processing of certain keyword statements (READ, WRITE, CALL, and IF.)

The following paragraphs describe the processing of the arithmetic subroutines according to their functions.

Arithmetic Statement Processing: In processing an arithmetic statement, the arithmetic subroutines develop an intermediate text representation of the statement, and construct information table entries for its operands. These subroutines accomplish this by following a procedure similar to that described for keyword (table entry and text) subroutines.

If one operator is adjacent to another, the first operator does not have an associated operand. In the example A=B(I)+C, the operator + has variable C as its associated operand, whereas the operator ) has no associated operand. If an operator has no associated operand, a zero (null) operand is assumed.

Statement Function Processing: In converting a statement function to usable input to subsequent phases of the compiler, the arithmetic subroutines develop an intermediate text representation of the statement function using sequence numbers as replacements for dummy arguments. These subroutines also construct information table entries for those operands that appear to the right of the equal sign and that do not correspond to dummy arguments. The following paragraphs describe the processing of a statement function by the arithmetic subroutines.

When processing a statement function, the arithmetic subroutines:

- Scan the portion of the statement function to the left of the equal sign, obtain each dummy argument, assign each dummy argument a sequence number (in ascending order), and save the dummy arguments and their associated sequence numbers for subsequent use.
- Scan the portion of the statement function to the right of the equal sign and obtain the first (or next) operand.
- Determine if the operand corresponds to a dummy argument. If it does correspond, its associated sequence number is placed into the text entry work area. If it does not correspond, a dictionary entry for the operand is constructed and entered into the infor-

mation table, and a pointer to the entry's location is placed into the text entry work area. (An opening parenthesis is used as the operator of the first text entry developed for each statement function and a closing parenthesis is used as the operator of the last text entry developed for each statement function.)

- Place the text entry into the next available location in the sub-block allocated for SF skeleton text.
- Resume scanning, obtain the next operator, and place it into the text entry work area.
- Obtain the operand to the right of this operator and process it as described above.

Keyword Statement Completion: In addition to processing arithmetic statements and statement functions, the arithmetic subroutines also complete the processing of keyword statements that may contain arithmetic expressions or that contain I/O list items. The keyword subroutine associated with each such keyword statement performs the initial processing of the statement, but passes control to the arithmetic subroutines at the first possible occurrence of an arithmetic expression or an I/O list item. (For example, the keyword subroutine that processes CALL statements passes control to the arithmetic subroutines after it has processed the first opening parenthesis of the CALL, because the argument that follows this parenthesis may be in the form of an arithmetic expression.) The arithmetic subroutines complete the processing these keyword statements in the normal manner. That is, they develop text entries for the remaining operator-operand pairs and construct information table entries for the remaining operands.

# Utility Subroutines

The utility subroutines (refer to Table 8) aid the keyword, arithmetic, and DSPTCH subroutines in performing their functions. The utility subroutines are divided into the following groups:

- Entry placement subroutines.
- Text generation subroutines.
- Collection subroutines.
- Conversion subroutines.

Entry Placement Subroutines: The utility subroutines in this group place the various types of entries constructed by the keyword, arithmetic, and DSPTCH subroutines into the tables or text areas (i.e., sub-blocks) reserved for them.

Text Generation Subroutines: The utility subroutines in this group generate text entries (supplementary to those developed by the keyword and arithmetic subroutines) that:

- Control the execution of implied DO's appearing in I/O statements.
- Increment DO indexes and test them against their maximum values.
- Signify the end of a source statement.

<u>Collection Subroutines:</u> These utility subroutines perform such functions as gathering the next group of characters (i.e., a string of characters bounded by delimiters) in the source statement being processed, and aligning variable names on a word boundary for comparison to other variable names.

<u>Conversion Subroutines:</u> These utility subroutines convert integer, real, and complex constants to their binary equivalents and, if requested, verify that a converted constant is of integer mode.

# PHASE 15

Before phase 15 gains control, phase 10 has read the source statements, built the information table, and restructured the source statements into operator-operand When given control, phase 15 processes common and equivalence entries in the common table, translates the text of arithmetic expressions, gathers information branches and variables, converts phase 10 data text to a new text format, assigns relative addresses to constants and variables, and generates address constants when needed, to serve as address referen-Thus, phase 15 modifies and adds to the information table and translates phase 10 normal and data text to their phase 15 formats.

Phase 15 is divided into three overlay segments, STALL, PHAZ15, and CORAL. Chart 04 shows the overall logic of the phase.

STALL processes both common and equivalence entries in the information table. It finds the maximum size of each common block, assigns locations to variables in each common block, and plans the storing of operands equated by EQUIVALENCE statements. It also determines the head of arrays referred to in EQUIVALENCE statements. (The head is the lowest-valued starting address of two or more arrays after their repositioning has been planned by equivalence processing.) CORAL later uses the head during the computation of relative addresses for variables and arrays.

PHAZ15 translates and reorders the text entries for arithmetic expressions from the operator-operand format of phase 10 to a four-part form suitable for phase 20 processing. The new order permits phase 25 to generate machine instructions in the correct sequence. PHAZ15 blocks the text and collects information describing the blocks. The information, needed during phase 20 optimization, includes tables on branching locations, and on constant and variable usage.

CORAL, the last overlay segment of phase 15, performs five functions. It first converts phase 10 data text to a form more easily evaluated by phase 25. CORAL then assigns relative addresses to all variables, constants, and arrays. During one phase of relative address assignment, CORAL rechains phase 15 data text in order to simplify the generation of text card images by phase 25. CORAL also assigns address constants, when needed, to serve as address references for all operands. Lastly, as a user option, CORAL prints a storage map of named items (variables, arrays, and external references) as recorded in the information table.

### STALL PROCESSING

STALL first rechains entries for variables in the dictionary by sorting alphabetically the entries within each chain. The rechaining frees storage in each entry for later use by CORAL.

As a second function, STALL checks the statement-number section of the information table, noting undefined statement numbers.

STALL then processes common entries in the information table. It computes the offset (displacement) of each variable in a common block from the start of the common block. The offsets are subsequently used to assign relative addresses to common variables. The offsets are recorded in the dictionary entries for the variables. The total size of each common block is also calculated. The block size is used by phase 25 to generate a control section for the common block.

Lastly, STALL processes equivalence entries in the information table. The processing plans the placing of the operands of each equivalence group at the same location in storage. During the processing STALL recognizes a variable that must be made equivalent to previously processed variables in common.

Chart 05 shows the overall processing of STALL.

# Rechaining Entries for Variables

The STALL subroutine DCTSRT begins by rechaining entries for variables in the information table. Each dictionary entry created by phase 10 contains two chain address fields (refer to Appendix "Information Table Components"). DCTSRT frees one of the chain address fields for later use by CORAL. It does this by sorting alphabetically within each length grouping and then rechaining the entries. After the entries have been rechained, the dictionary consists of one chain for each variable-name length. The chains of entries describing symbols of 3 or less characters are arranged in descending alphabetic order, while the chains entries describing symbols of 4 or more characters are arranged in ascending alphabetic order. As an integral part of rechaining, DCTSRT also constructs dictionary entries for the imaginary parts of complex variables and constants.

# Checking for Undefined Statement Numbers

After subroutine DCTSRT has rechained the dictionary, subroutine LABSCN checks for undefined statement numbers. This action is taken to insure that every statement number that is referred to is also defined. LABSCN scans the chain of statement number entries in the information table (refer to Appendix A, "Statement Number/ Array Table") and examines a bit in the byte A usage field of each such entry. This bit is set by phase 10 to indicate whether or not it encountered a definition of that statement number. If the bit indicates that the statement number is not defined, LABSCN places an entry in the error table for later processing by phase 30.

# Processing of Common Entries in the Information Table

After the statement numbers have been checked, subroutine COMN processes common entries in the information table. It computes the offsets (displacements) of variables and arrays from the start of the common block containing them and calculates the total size in bytes of each common block. COMN records the offsets in the dictionary entries for the variables and the block size in the common table entry for the name of the common block (refer to Appendix A, "Common Table"). It also places a pointer to the common table entry for the block name in the dictionary entry for each variable or array in that common block.

# <u>Processing of Equivalence Entries in the Information Table</u>

Subroutine EQU next gathers additional information about equivalence groups and the variables in them. It computes a group head¹ and the offset (displacement) of each variable in the group from this head. It records this information in the common table entries for the group and for the variables, respectively (refer to Appendix A, "Common Table"). EQU identifies and flags in their dictionary entries variables and arrays put into common via the EQUIVA-LENCE statement. It also error-checks the variables and arrays to verify that the associated common block has not been improperly extended because of the equivalence declaration. If a common block is legitimately enlarged by an equivalence operation, subroutine EQU recomputes the size of the common block and enters the size into the common table entry for the name of the common block.

If the name of a variable or array appears in more than one equivalence group, EQU recognizes the combination of groups and modifies the dictionary entries for the variables to indicate the equivalence operations. EQU checks arrays appearing in more than one equivalence group to verify that conflicting relationships have not been established for the array elements.

During the processing of both common and equivalence information, subroutine TESTBN is given control to check that variables and arrays fall on boundaries appropriate to their defined types. If a variable or array is improperly aligned, TESTBN places an entry in the error table for processing by phase 30.

### PHAZ15 PROCESSING

The functions of PHAZ15 are text blocking, arithmetic translation, information gathering, and reordering of the statement number chain. Information gathering occurs only if optimization (either intermediate or complete) has been selected; it takes place concurrently with text blocking and arithmetic translation during the same scan of intermediate text. Reordering of the statement number chain occurs after PHAZ15 has completed the blocking, arithmetic translation, and information gathering.

PHAZ15 divides intermediate text into blocks for convenience in obtaining infor-

mation from the text. Each block begins with a statement number definition and ends with the text entry just preceding the next statement number definition. PHAZ15 records information describing a text block in a statement number text entry and in an information table statement number entry.

During the same scan of text in which blocking occurs, PHAZ15 translates arithmetic expressions. The conversion is from the operation-operand pairs of phase 10 to a four part format (phase 15 text). The new format follows the sequence in which algebraic operations are performed. In general, phase 15 text is in the same order in which phase 25 will generate machine instructions.<sup>2</sup> PHAZ15 copies, unchanged into the text area, phase 10 text that does not require arithmetic translation or other special handling.

During the building of phase 15 text for a given block (if complete optimization has been selected), PHAZ15 constructs tables of information on the use of constants and variables in that text block. It stores information on variables and constants that are used within a block, and variables that are defined within a block. PHAZ15 also gathers information on variables not first used and then defined. The foregoing usage information is recorded in the statement number text for each block for later use by phase 20.

Concurrently with text blocking, arithmetic translation, and gathering of constant/variable usage information, PHAZ15 discovers branching text entries and records the branching or connection information. This information, consisting initially of a table of branches from each text block (forward connections), is stored in a special array. Branching (connection) information is used during phase 20 optimization.

After PHAZ15 has completed the previously mentioned processing, it reorders the statement number chain of the information table. The original order of statement numbers, as phase 10 recorded them, was in order of their occurrence in source statements as either definitions or operands. The new sequence after phase 15 reordering is according to source statement occurrence as definitions only. The new order is established to facilitate phase 20 processing.

The head of a equivalence group is that variable in the group from which all other variables or arrays in the group can be addresses by a positive displacement.

<sup>&</sup>lt;sup>2</sup>If optimization is selected, phase 20 may further manipulate the phase 15 text.

<sup>3</sup>A statement number occurs as a definition

A statement number occurs as a definition when that statement number appears to the left of a source statement.

Lastly, PHAZ15 acquires a table of backward connection information consisting of branches into each statement number, or text block. PHAZ15 derives this information from the forward connection information it previously obtained. Thus, connection information is of two types, forward and backward. PHAZ15 records a table of branches from each text block and a table of branches into each text block. Connection information of both types is used during phase 20 optimization.

Charts 06, 07, and 08 depict the flow of control during PHAZ15 execution.

### Text Blocking

During its scan and conversion of phase 10 text, PHAZ15 sections the module into text blocks, which are the basic unit upon which the optimization and register assignment processes of phase 20 operate. A text block is a series of text entries that begin with the text entry for a statement number and end with the text entry that immediately precedes the text entry for the next statement number. (The statement number may be either programmer defined or compiler generated.) When PHAZ15 encounters a statement number definition (i.e., the phase 10 text entry for a statement number) it begins a text block. this by constructing a statement number text entry (refer to Appendix B, "Phase 15 Intermediate Text Modifications"). PHAZ15 also places a pointer to the statement number text entry into the statement number entry (information table) for the associated statement number.

PHAZ15 resumes its scan and converts the phase 10 text entries following the statement number definition to their phase 15 formats. After each phase 15 text entry is formed and chained into text, PHAZ15 places a pointer to that text entry into the BLKEND field of the previously constructed statement number text entry. This field is thereby continually updated to point to the last phase 15 text entry.

When the next statement number definition is encountered, PHAZ15 begins the next text block in the previously described A pointer to the text entry that ends the preceding block has already been recorded in the BLKEND field of the statement number text entry that begins that Thus, the boundaries of a text block are recorded in two places: the beginning of the block is recorded in the statement number (information table); the end of the block is recorded in the BLKEND field of the associated statement number text entry. All text blocks in the module are identified in this manner.

Note: For each ENTRY statement in the source module, phase 10 generates a statement number text entry and places it into text preceding the text for the ENTRY statement. Phase 10 also ensures that the statement following an ENTRY statement has a statement number; if a statement number is not provided by the programmer, phase 10 generates one. The text entries for each ENTRY statement therefore form a separate text block, which is referred to as an entry block.

Figure 5 illustrates the concept of text blocking. In the figure, two text blocks are shown: one beginning with statement number 10; the other with statement number 20. The statement number entry for statement number 10 contains a pointer to the statement number text entry for statement number 10, which contains a pointer to the text entry that immediately precedes the statement number text entry for statement number 20. Similar pointers exist for the text block starting with statement number 20.

# Arithmetic Translation

Arithmetic translation is the reordering of arithmetic expressions in phase 10 text format to agree with the order in which algebraic operations are performed. Arithmetic expressions may exist in IF, CALL, ASSIGN, and GOTO statements and I/O datalist, as well as in arithmetic statements and statement functions.

When PHAZ15 detects a primary adjective code for a statement that needs arithmetic translation, it passes control to the arithmetic translator (ALTRAN). phase 10 text for the statement does not require any type of special handling, ALTRAN reorders it into a series of phase 15 text entries that reflect the sequence in which arithmetic operations are to be carried out. During the reordering process, ALTRAN calls various supporting routines that perform checking and resolution (e.g., the resolution of operations involving operands of different modes) functions.

Throughout the reordering process, ALTRAN is checking for text that requires special handling before it can be placed into the phase 15 text area. (Special handling is required for complex expressions, terms involving unary minuses (e.g., A=-B), subscript expressions, statement function references, etc.) If special text processing is required, ALTRAN calls one or more subroutines to perform the required processing.

During reordering and, if required, special handling, subroutine GENER is called




Figure 5. Text Blocking

to format the phase 15 text entries and to place them into the text area.

REORDERING ARITHMETIC EXPRESSIONS: The reordering of arithmetic expressions is done by means of a pushdown table. This table is a last-in, first-out list. After the table is initialized (i.e., the first operator-operand pair of an arithmetic expression is placed into the table), the arithmetic translator (ALTRAN) compares the operator of the next operator-operand pair (term) in text with the operator of the pair at the top of the pushdown table. As a result of each comparison, either a term is transferred from phase 10 text to the table, or an operator and two operands (triplet) are brought from the table to the phase 15 text area, eliminating the top term in the pushdown table.

The comparison made to determine whether a term is to be placed into the pushdown or whether a triplet is to be taken from the pushdown is always between the operator of a term in phase 10 text and the operator of the top term in the table. Each comparison is made on the basis of relative forcing strength. A forcing strength is a value assigned to an operator that determines when that operator and its associated operands are to be placed in phase 15 text. The relative values of forcing strengths reflect the hierarchy of algebraic opera-

tions. The forcing strengths for the various operators appear in Table 1.

Table 1. Operators and Forcing Strengths

Operator	Forcing Strength
End Mark  =	1 2 3 6 7 8 9 10 11 12 13 14
an array name	16

When the arithmetic translator (ALTRAN) encounters the first operator-operand pair (phase 10 text entry) of a statement, the pushdown table is empty. Since the translator cannot yet make a comparison between text entry and table element, it enters the

first text entry in the top position of the table. The translator then compares the forcing strength of the operator of the next text entry with that of the table element. If the strength of the text operator is greater than that of the top (and only) table element, the text entry (operator-operand pair) becomes the top element of the table. The original top element is effectively "pushed down" to the next lower position. In Figure 6, the number-1 section of the drawing shows the pushdown table at this time.

The operator of the next text entry (operator C--operand C at section 2) is compared with the top table element (operator B--operand B at section 1) in a similar manner.

When a comparison of forcing strengths indicates that the strength of the text operator (operator C, section 2), is less than or equal to that of the top table element (operator B), the table element is said to be "forced." The forced operator (operator B) is placed in the new phase-15 text entry (section 3 of the figure) with its operand (operand B) and the operand of the next lower table entry (operand A). Note that ALTRAN has generated a new operand t (see section 3) called a "temporary." A temporary is a compiler-generated operand in which a preliminary result may be held during object-module execution. With operator B, operand B, and operand A (a triplet) removed from the pushdown table, the previously entered operator-operand pair (operator A, section 1) now becomes the top element of the table (section 4).

ALTRAN assigns the previously generated temporary t as the operand of this pair. This temporary represents the previous operation (operator B--operand A--operand B).

Comparisons and text-to-table exchanges continue, a higher strength text operator "pushing" a phase 10 text entry into the table and a lower strength text operator "forcing" the top table operator and its operands (triplet) from the table. In each case, the forced table items become the new phase 15 text entry. An exception to the general rule is a left parenthesis, which has the highest forcing strength. Operators following the left parenthesis can be forced from the table only by a right parenthesis, although the intervening operators (between the parentheses) are of lower forcing value. When the translator reaches an end mark in text, its forcing strength of 1 forces all remaining elements from the table.

SPECIAL PROCESSING OF ARITHMETIC EXPRESSIONS: As stated before, arithmetic translation involves reordering a group of phase 10 text entries to produce a new group of phase 15 text entries representing the same source statement. Certain types of entries, however, need special handling (for example, subscripts and functions). When it has been determined that special handling is needed, control is passed to one or more other subroutines (refer to Chart 07) that perform the desired processing.

The following expressions and terms need special handling before they are placed in phase 15 text: complex expressions, terms involving a unary minus, terms involving powers, commutative expressions, subscript

# 1. Text in Pushdown Table

	Operator	Operand
Top Element	ОрВ	Oprnd B
	ОрА	Oprnd A

# 2. Phase 10 Text Entries

Operator	Operand	
ОрС	Oprnd C	Current phase 10 text entry
Op D	Oprnd D	Next phase 10 text entry

4. New Top Element of Pushdown

ОрА	t

3. New Phase 15 Text Entry

ОрВ	f	Oprnd A	Oprnd B	_
Operator	Operand 1	Operand 2	Operand 3	_

NOTE: A phase 15 text entry having an arithmetic operator may be envisioned as operand 1 = operand 2 - operator - operand 3, where the equal sign is implied.

Figure 6. Text Reordering Via the Pushdown Table

<sup>&</sup>lt;sup>1</sup>A given temporary may be eliminated by phase 20 during optimization.

expressions, routine or subprogram references, statement function references, and expressions involved in logical IF statements.

<u>Complex Expressions:</u> A complex expression is converted into two expressions, a real expression and an imaginary one. For real elements in the expression, complex temporaries are generated with zero in the imaginary part and the real element in the real part. For example, the complex expression B + C + 25. is treated as:

B real	+	C real	+	25. real
B imag	+	C imag	+	0. imag

An expression is not treated as complex if the "result" operand (left of the equal sign in the source statement) is real. In this case, the translator places only the real part of the expression in phase 15 text. But if a complex multiplication, division, or exponentiation is involved in the expression, the real and imaginary parts will appear in phase 15 text, but only the real part of the result will be used at execution time.

Terms Containing a Unary Minus: In terms that contain unary minuses, the unary minuses are combined with additive operators (+,-) to reduce the number of operators. This combining, done by subroutines UNARY and SWITCH, may result in reversed operators or operands or both in phase 15 text. For example, -(B-C) becomes C-B, and A+(-B) becomes A-B. This process reduces the number of machine instructions that phase 25 must generate.

Operations Involving Powers: Several kinds of special handling are provided by subroutines UNARY and EXPON for operations involving powers. Multiplications by powers of two are converted to left shift operations. A constant integer power of two raised to a constant integer power is converted to the equivalent left shift operation. Lastly, a constant or variable raised to a constant integer power between -6 and +6 is converted to a series of multiplications (and a division into one, if necessary). This handling requires less execution time than using an exponentiation subroutine.

<u>Commutative Operations:</u> If an operation is commutative (either operand can be operated upon, such as in addition or multiplication), the two operands are reordered to agree with their absolute locations in the dictionary.

Subscripts: Subroutines SBGLUT, SUBADD, and SUBSCR perform subscript processing. Subscripted items are processed one at a time throughout the subscript. If the subscripted item itself is an expression, it is first processed via the translator. Text entries are then generated to multiply the subscript variable by the dimension factor and length. Each subscript item is handled in a similar manner. When all subscript items have been processed, phase 15 text entries are generated to add all subscript values together to produce a single subscript value.

In general, during compilation, constants in subscript expressions are combined, and their composite value is placed in the displacement field of the phase 15 text entry for the subscript item. (Refer to Appendix B, "Phase 15/Phase 20 Intermediate Text Modifications.") Phase 25 uses the value in the displacement field to generate, in the resultant object instructions, the displacement for referring to the elements in the array. This combining of constants reduces the number of instructions needed during execution to compute the subscript value.

Expressions Referring to In-Line Routines or Subprograms: Expressions containing references to in-line routines or subprograms are processed by the following subroutines: FUNDRY, NEGCHK, XPARAM, BLTNFN, and DFUNCT.

Arguments that are expressions are reduced by the translator to a single temporary, which is used as the argument. If an argument is a subscripted variable, subscript processing (previously discussed) reduces the subscript to a single subscripted item. Either subroutine DFUNCT (for references to library routines) or subroutine BLTNFN (for references to inline routines) then conducts a series of tests on the argument and perform the processing determined by the results of the tests.

If a function is not external and is in the IFUNTB table (refer to Appendix A, "Subprogram Table"), the IFUNTB table is scanned to determine if the required routine is in-line. Then, the mode is tested. If the routine is in-line and the mode is as expected, BLTNFN either generates text or substitutes a special operator (such as those for ABS or FLOAT) in the phase 15 text so that phase 25 can later expand the function. PHAZ15 provides in-line routines itself.¹ Instead of placing a

<sup>\*</sup>BLTNFN expands the following functions: TBIT, LAND, LOR, LXOR, ADDR, SNGL, REAL, AIMAG, DCMPLX, CMPLX, DCONJG, and CONJG.

special operator in text, PHAZ15 inserts a regular operator, such as the operator for AND or STORE.

If the mode and/or number of arguments in the function is not as expected, another test is performed. The test determines if a previous reference was made correctly for these arguments. If the previous reference was as expected, an error is assumed to exist. Otherwise, the function is assumed to be external.

If a function is external (either used in an EXTERNAL statement or does not appear in the IFUNTB table), text is generated to load the addresses of any arguments that are subscripted variables into a parameter list in the adcon table. (If none of the arguments are subscripted variables, the load address items are not required.) A text entry for a subprogram or function call is then generated. The operator of the text entry is for an external function or subprogram reference. This entry points to the dictionary entry for the name. The text representation of the argument list is then generated and placed into the phase 15 text chain.

If a function is not external, is in the IFUNTB table, but does not represent an in-line routine, text is generated to load the addresses of any arguments that are subscripted variables into a parameter list in the adcon table. (If none of the arguments are subscripted variables, the load address items are not required.) A text entry having a library function operator is generated. This entry points to the IFUNTB entry for the function. The text representation of the argument list is then generated and placed into the phase 15 text chain.

Expressions Containing Statement Function References: For expressions containing statement function references, the arguments of the statement function text are reduced to single operands (if necessary). These arguments and their mode are stored in an argument save table (NARGSV), serves as a dictionary for the statement function skeleton pointed to by the dictionary entry for the statement function The argument save table is used in conjunction with the usual pushdown procedure to generate phase 15 text items for the statement function reference. When the translator encounters an operand that is a dummy argument, the actual argument corresponding to the dummy is picked up from the argument save table and replaces the dummy argument.

Logical Expressions: Subroutines ALTRAN, ANDOR, RELOPS, and NOT perform a special process, called anchor point, on logical

expressions containing relational operators, ANDs, ORs, and NOTs, so that, at object time, unnecessary logical tests are eliminated. With anchor-point "optimization," only the minimum number of object-time logical tests are made before a branch or fall-through occurs. For example, with anchor-point handling, the statement IF(A.AND.B.AND.C) GO TO 500 will produce (at object time) a branch to the next statement if A is false, because B and C need not be tested. Thus, only a minimum number of operands will be tested. Without anchor-point handling of the expression during compilation, all operands would be tested at object time. Similar special handling occurs for text containing logical ORs.

When a primary adjective code for a logical IF statement or an end-of-DO IF is placed in the pushdown table, a scan of phase 10 text determines if the associated statement can receive anchor-point handling. The statement can receive anchor-point handling if two conditions are met. There must not be a mixture of ANDs and ORs in the statement. A logical expression, if it is in parentheses, must not be negated by the NOT operator. If these two conditions are not met, special handling of the logical expression does not occur.

# <u>Gathering Constant/Variable Usage</u> Information

During the conversion of the phase 10 text entries that follow the beginning of a text block (i.e., the text entries that follow a statement number definition) to phase 15 format, the PHAZ15 subroutine MATE gathers usage information for the variables and constants in that block. This information is required during the processing of the complete-optimized path through phase 20 (refer to "Phase 20"). If complete-optimized processing is not selected, this information is not compiled. Subroutine MATE records the usage information in three fields (MVS, MVF, and MVX), each 128 bits long, of the statement number text entry for the block (refer to Appendix B, "Phase 15 Intermediate Text Modifications"). MVS field indicates which variables are defined (i.e., appear in the operand 1 position of a text entry) within the text The MVF field indicates of the block. which variables, constants, and variables (refer to CORAL PROCESSING, "Adcon and Base Variable Assignment") are used (i.e., appear in either the operand 2 or operand 3 position of a text entry) within the text of the block. The MVX field indicates which variables are defined but not first used (not busy-on-entry) within the text of the block.

Subroutine MATE records the usage information for a variable or constant at a specific bit location within the three fields. (Base variables are processed during CORAL PROCESSING.) The bit location at which the usage information is recorded is determined from the coordinate assigned to the variable or constant when it is first encountered in text.

Coordinates are assigned to variables and constants in the following manner:

- The first 59 unique variables and/or constants appearing in the text created by phase 15 are assigned coordinates 2 through 60, respectively.¹ The coordinates are assigned in order of increasing coordinate number. (A coordinate between 2 and 60 may be assigned to a base variable if fewer than 59 unique variables and constants appear in the text.)
- The next 20 unique variables are assigned coordinates 61 through 80, respectively. The coordinates are assigned in order of increasing coordinate number. (If constants are encountered after coordinate 60 has been assigned, they are not assigned coordinates.)
- The coordinates 81 through 128 are reserved for assignment to base variables (refer to CORAL PROCESSING, "Adcon and Base Variable Assignment").

Subroutine MATE assigns the first variable or constant in phase 15 text a coordinate number of 2, which indicates that the usage information for that variable or constant, regardless of the block in which it appears, is to be recorded in bit position 2 of the MVS, MVF, and MVX fields. MATE assigns the second variable or constant a coordinate number of 3 and records its usage information in bit position 3 of MATE continues this the three fields. process until coordinate 60 has been assigned to a variable or constant. After coordinate number 60 has been assigned, MATE only assigns coordinates to the next 20 unique variables. (MATE does not assign coordinates to or gather usage information for unique constants encountered coordinate number 60 has been assigned.) It assigns these variables coordinates 61 through 80, respectively. It records the

usage information for each variable at the assigned bit location in the three fields. MATE does not assign coordinates to or gather usage information for unique variables encountered after coordinate number 80 has been assigned.

Subroutine MATE uses a combination of the MCOORD vector, the MVD table, and the byte-C usage fields of the dictionary entries (refer to Appendix A, "Dictionary") to assign, keep track of, and record coordinate numbers. MCOORD contains the number of the last coordinate assigned. The MVD table is composed of 128 entries, with each entry containing a pointer to the dictionary entry for the variable or constant to which the corresponding coordinate number is assigned or to the information table entry for the base variable to which the corresponding coordinate is assigned. coordinate number assigned to a variable or constant is recorded in the byte-C usage field of the dictionary entry for that variable or constant.

Subroutine MATE does not assign coordinates to or record usage information for unique constants encountered in text after coordinate number 60 has been assigned and unique variables encountered in text after coordinate number 80 has been assigned. If MATE encounters a new constant after coordinate 60 has been assigned or a new variable after coordinate 80 has been assigned, it records a zero in the byte-C usage field of its associated dictionary entry. Phase 20 optimization deals only with those constants and variables that have been assigned coordinate numbers greater than or equal to 2 and less than or equal to 80.

After a phase 15 text entry has been formed, subroutine MATE is given control to determine and record the usage information for the text entry. It examines the text entry operands in the order: operand 2, operand 3, operand 1. If operand 2 has not been assigned a coordinate (indicating that this is the first occurrence of the operand in the module), subroutine MATE assigns it the next coordinate, enters the coordinate number into the byte-C usage field of the dictionary entry for the operand, and placa pointer to that dictionary entry into the MVD table entry associated with the assigned coordinate number. After MATE has assigned the coordinate, or if the operand was previously assigned a coordinate, it records the usage information for the operand. The operand's associated coordinate bit in the MVF field (of the statement number text entry for the block containing the text entry under consideration) is set on, indicating that the operand is used in the block. MATE executes a similar proce-

The coordinate 1 is assigned to items such as unit numbers (i.e., data set reference numbers), complex variables in common, arrays that are equivalenced, variables that are equivalenced to arrays, and variables that are equivalenced to variables of different modes.

dure to process operand 3 of the text entry.

If operand 1 of the text entry has not been assigned a coordinate, MATE assigns it the next and records the following usage information for operand 1:

- Its associated coordinate bit in the MVX field is set on only if the associated coordinate bit in the MVF field is not on. (If the associated MVF bit is on, operand 1 of the text entry was previously encountered in the block as a use and therefore is not not busy-onentry.)
- Its associated coordinate bit in the MVS field is set on, indicating that it is defined within the block.

This process is repeated for all the phase 15 text entries that are formed following the construction of a statement number text entry and preceding the construction of the next statement number text entry. When the next statement number text entry is constructed, all the usage information for the preceding block has been recorded in the statement number text entry that begins that block. The same procedure is followed to gather the usage information for the next text block.

# Gathering Forward Connection Information

An integral part of the processing of PHAZ15 is the gathering of forward connection information, which indicates which text blocks pass control to which other text blocks. Forward connection information is used during phase 20 optimization.

Forward connection information is recorded in a table called RMAJOR. Each RMAJOR entry is a pointer to the statement number entry associated with a statement number that is the object of a branch or a fall-through. Because each statement number entry contains a pointer to the text block beginning with its associated statement number (refer to "Text Blocking"), each RMAJOR entry points indirectly to a text block.

For each new text block, PHAZ15 places a pointer to the next available entry in RMAJOR into the forward connection field of the associated statement number entry (refer to Appendix A, "Statement Number/Array Table"). The statement number entry associated with the text block therefore points to the first entry in RMAJOR in which the forward connection information for that block is to be recorded.

After starting a text block, PHAZ15 converts the phase 10 text following the

statement number definition to phase 15 text. As each phase 15 text entry is formed, it is analyzed to determine if it is a GO TO or compiler generated branch. If it is, a pointer to the statement number entry for each statement number that may be branched to as a result of the execution of the GO TO or generated branch is recorded in the next available entry in RMAJOR. (If two or more branches to the same statement number appear in the text following a statement number definition and before the next, only one entry is made in RMAJOR for the statement number to be branched to.)

When PHAZ15 encounters the next statement number definition, it starts a new block. If the new block is an entry block, PHAZ15 saves a pointer to its associated statement number entry for subsequent use and processes the text for the block.

If the new block is neither an entry block nor an entry point (i.e., a block immediately following an entry block), PHAZ15 records the fall-through connection information (if any) for the previous block. If the previous block is terminated by an unconditional branch, it does not fall-through to the new block. If the previous block can fall-through to the new block, PHAZ15 records a pointer to the statement number entry for the new block in the next location of RMAJOR. It then flags this as the last forward connection for the previous block.

If the new block is an entry point (i.e., a block immediately following an entry block), PHAZ15 records the fallthrough connection (if any) for the previous non-entry block. It does this in the manner described in the previous paragraph. It then records the forward connection information for all intervening entry blocks (i.e., entry blocks between the previous non-entry block and the new previous non-entry block and the new block). (PHAZ15 has saved pointers to the statement number entries for all intervening entry blocks.) Each such entry block passes control directly to the new block and therefore has only one forward connec-To record the forward connection tion. information for the intervening entry blocks, PHAZ15 places a pointer to the next available entry in RMAJOR into the forward connection field of the statement number for the first intervening entry block. In this RMAJOR entry, PHAZ15 records a pointer to the statement number entry for the new block. It flags this entry as the last, and only, RMAJOR entry for the entry block. PHAZ15 repeats this procedure for the remaining intervening entry blocks (if any). PHAZ15 then proceeds to process the new text block.

When all the connection information for a block has been gathered, each RMAJOR entry for the block, the first of which is pointed to by the statement number entry for the block and the last of which is flagged as such, points indirectly to a block to which that block may pass control.

Figure 7 illustrates the end result of gathering forward connection information for sample text blocks. Only the forward connection information for the blocks beginning with statement numbers 10 and 20 is shown. In the figure, it is assumed that:

- The block started by statement number 10 may branch to the blocks started by statement numbers 30 and 40 and will fall-through to the block started by statement number 20 if neither of the branches is executed.
- The block started by statement number 20 may branch to the blocks started by statement numbers 40 and 50 and will fall-through to the block started by statement number 30 if neither of the branches is executed.

# Reordering the Statement Number Chain

After text blocking, arithmetic translaand, if complete optimization has specified, gathering been the of constant/variable usage information have been completed, subroutine VSETUP reorders the statement number chain of the informatable (refer to Appendix Α. "Information Table"). The original order of the entries in this chain, as recorded by phase 10, was in the order of the occurrence of their associated statement numbers as either definitions or operands. The new sequence of the entries after reordering is according to the occurrence of their associated statement numbers as definitions only.

Although the actual reordering takes place after the scan of the phase 10 text, preparation for it takes place during the scan. As each statement number definition is encountered, a pointer to the related statement number entry is recorded. Thus, during the course of processing, a table of pointers to statement number entries, which reflects the order in which statement numbers are defined in the module, is built.




Figure 7. Forward Connection Information

The order of the entries in this table also reflects the order of the text blocks of the module.

After the scan, VSETUP uses this table to reorder the statement number entries. It places the first table pointer into the appropriate field of the communication table (refer to Appendix A, "Communication Table"); it places the second table pointer into the chain field of the statement number entry that is pointed to by the pointer in the communication table; it places the third table pointer into the chain field of the statement number entry that is pointed to by the chain field of the statement number entry that is pointed to by the pointer in the communication table; etc. When VSETUP has performed this process for all pointers in the table, the entries in the statement number chain are arranged in the order in which their associated statement numbers are defined in the module. The new order of the chain also reflects the order of the text blocks of the module.

### Gathering Backward Connection Information

After the statement number chain has been reordered, and if optimization has been specified, subroutine VSETUP gathers backward connection information. This information indicates which text blocks receive control from which other text blocks. Backward connection information is used extensively throughout phase 20 optimization.

Subroutine VSETUP uses the reordered statement number chain and the information in the forward connection table (RMAJOR) to determine the backward connections. It records backward connection information in a table called CMAJOR. Each CMAJOR entry made by VSETUP for a particular text block (block I) is a pointer to the statement number entry for a block from which block I may receive control. Because each statement number entry contains a pointer to its associated text block (refer to "Text Blocking"), each CMAJOR entry for block I points indirectly to a block from which block I may receive control.

Subroutine VSETUP gathers backward connection information for the text blocks according to the order of the statement number chain; it first determines and records the backward connections for the text block associated with the initial entry in the statement number chain; it then gathers the backward connection information for the block associated with the second entry in the chain; etc.

For each text block, VSETUP initially records a pointer to the next available entry in CMAJOR in the backward connection field (JLEAD) of the associated statement number entry (refer to Appendix A, "Statement Number/Array Table"). The statement number entry thereby points to the first entry in CMAJOR in which the backward connection information for the block is to be recorded.

Then, to determine the backward connection information for the block (block I), VSETUP obtains, in turn, each entry in the statement number chain. (The entries are obtained in the order in which they are chained.) After VSETUP has obtained an entry, it picks up the forward connection field (ILEAD) of that entry. This field points to the initial RMAJOR entry for the text block associated with the obtained statement number entry. (Recall that the RMAJOR entries for a block indicate the blocks to which that block may pass control.) VSETUP searches all RMAJOR entries for the block associated with the obtained entry for a pointer to the statement number entry for block I. If such a pointer exists, the text block associated with the obtained statement number entry may pass control to block I. Therefore, block I may receive control from that block and VSETUP records a pointer to its associated statement number entry in the next available entry in CMAJOR. VSETUP repeats this procedure for each entry in the statement number chain. Thus, it searches all RMAJOR entries for pointers to the statement number entry for block I and records in CMAJOR a pointer to the statement number entry for each text block from which block I may receive control. VSETUP flags the last entry in CMAJOR for block I. statement number chain has been completely searched, VSETUP has gathered all the back-ward connection information for block I. Each entry that VSETUP has made for block I, the first of which is pointed to by the statement number entry for block I and the last of which is flagged, points indirectly to a block from which block I may receive control.

Subroutine VSETUP gathers the backward connection information for all blocks in the above manner. When all of this information has been gathered, control is returned to the FSD, which calls CORAL, the third segment of phase 15.

Figure 8 illustrates the end result of the gathering of backward connection information for sample text blocks. Only the backward connections for the blocks beginning with statement numbers 40 and 50 are shown. In the figure, it is assumed that:




Figure 8. Backward Connection Information

- The block started by statement number 40 may receive control from the execution of branch instructions that reside in the blocks started by statement numbers 10 and 20 and that it may receive control as a result of a fall-through from the block started by statement number 30.
- The block started by statement number 50 may receive control from the execution of a branch instruction that resides in the block started by statement number 20 and that it may receive control as a result of a fall-through from the block started by statement number 40.

# CORAL PROCESSING

CORAL, the last overlay segment of phase 15, performs five functions. It first converts phase 10 data text to a form more easily evaluated by phase 25. CORAL then

assigns addresses relative to the start of an object module to all symbolic operands -- variables, constants, and arrays. During the assignment of relative addresses to variables, CORAL rechains the data text in order to simplify the generation of text card images by phase 25. CORAL assigns space in the address constant table (NADCON) for unknown references -- call-byname variables, library routines, and namelist names. This reserved space will be filled by later phases. Lastly, as a user option, CORAL prints a storage map of named items -- variables, arrays, and external references -- as recorded in the information table. (Chart 09 shows the overall logic flow of CORAL).

# Translation of Data Text

The first section of CORAL, subroutine NDATA, translates data text entries from their phase 10 format to a form more easily processed by phase 25. Each phase 10 data text entry (except for initial housekeeping

entries) contains a pointer to a variable or constant in the information table. Each variable in the series of entries is to be assigned to a constant appearing in another entry. Placed in separate entries, variable and constant appear to be unrelated. In each phase 15 data text entry, after translation, each related variable and constant are paired (they appear in adjacent fields of the same entry).

The following example shows how a series of phase 10 data text entries are translated by NDATA to yield a smaller number of phase 15 text entries, with each related constant and variable paired. Assume a statement appearing in the source module as DATA, A,B/2\*0/. The resulting phase 10 text entries appear as follows (ignoring the chain, mode, and type fields, and the two initial housekeeping entries):

Adjective Code for:	Pointer	
	Pointer to A in dictionary	
,	Pointer to B in dictionary	
/	2	
*	Pointer to 0 in dictionary	
/	0	

Note that the variables A and B and the constant value 0 appear in separate text entries. The NDATA translation of the above phase 10 entries (ignoring the contents of the indicator and chain fields, and two optional fields needed for special cases) appears as follows:

Indicator	Chain	P1 Field	P2 Field
		pointer to A in dictionary	
		pointer  to B in  dictionary	

In this case, each variable and its specified constant value appear in adjacent fields of the same phase 15 text entry. The reader should refer to Appendix B, "Phase 15/20 Intermediate Text Modification" for the detailed format of the phase 15 data text entry and the use of the special fields not discussed.

# Relative Address Assignment

The chief function of CORAL is to assign relative addresses to the (constants and variables) of operands the source module. The addresses indicate the locations, relative to zero, at which the operands will reside in the object module resulting from the compilation. The relative address assigned to an operand consists of an address constant and a displacement. These two elements, when added together, form the relative address of the operand. The address constant for an operand is the base address value used to refer to that operand in main storage. Address constants are recorded in the adcon table (NADCON) and are the elements to which the relocation factor is added to relocate the object module for execution. The displacement for an operand indicates the number of bytes that the operand is displaced from its associated address constant. Displacements are in the range of 0 to 4095 bytes. The relative address assigned to an operand is recorded in the information table entry for that operand in the form of:

- A numeric displacement from its associated address constant.
- A pointer to an information table entry that contains a pointer to the associated address constant in the adcon table.

Relative addresses are assigned through use of a location counter. This counter is initially set to zero and is continually updated by the size (in bytes) of the operand to which an address is assigned. The value of the location counter is used to:

- Contain the displacement to be assigned to the next operand.
- Determine when the next address constant is to be established. (When the location counter achieves a value in excess of 4095, a new address constant is established.)

CORAL assigns addresses to source module operands in the following order:

- Constants.
- Variables.
- Arrays.
- Hollerith characters when used as arguments.
- Equivalenced variables and arrays.

 Common variables and arrays, including variables and arrays made common using the EQUIVALENCE statement.

The manner in which addresses are assigned to each of these operand types is described in the following paragraphs. Because constants, variables, and Hollerith characters are processed in the same manner, they are described together.

Constants, Variables, and Hollerith Character Strings Used as Arguments: Subroutine CONST first assigns relative addresses to the constants of the module. Then, subroutine VARA assigns addresses to the variables and Hollerith character strings. the subsequent discussion, constants, variables, and Hollerith character strings are referred to collectively as operands.) The first operand is assigned a displacement of zero, which is the initial value of the location counter. Operands that assigned locations within the first 4096 bytes of the object module are not explicitly assigned an address constant. Such operands use the base address value loaded into reserved register 12 as their address "Branching constant (refer to Phase 20, The displacement Optimization"). recorded in the information table entry for that operand. The location counter is then updated by the size in bytes of the operand.

The next operand is assigned a displacement equal to the current value of the location counter. The displacement is recorded in the information table entry for that operand. The location counter is then updated, and tested to see if it exceeds 4095. If it does not, the next operand is processed as described above.

If sufficient operands exist to cause the location counter to achieve a value in excess of 4095, the first address constant is established. The value of this address constant equals the location counter value that caused its establishment. becomes address constant the current constant and is saved for subseaddress quently assigned relative addresses. location counter is then reset to zero and the next operand is considered.

After the first address constant is established, it is used as the address constant portion of the relative addresses assigned to subsequent operands. The displacement for these operands is equal to the value of the location counter at the time they are considered for relative address assignment.

When the location counter again reaches a value in excess of 4095, another address constant is established. Its value is

equal to the current address constant plus the displacement that caused the establishment of the new address constant. This new address constant then becomes current and is used as the address constant for subsequent operands. The location counter is then reset to zero and the next operand is processed. This overall process is repeated until all operands (constant, variables, and Hollerith strings) are processed. Source module arrays are then considered for relative address assignment.

Arrays: Subroutine VARA assigns each array of the source module that is not in common a relative address that is less than (by the span of the array) the relative address at which the array will reside in the object module. (The concepts of span is discussed in Appendix F.) The actual relative address at which an array will reside in the object module is derived from the sum of address constant and displacement that are current at the time the array is considered for relative address assignment. The array span is subtracted from the relative address to facilitate subscript calculations.

VARA subtracts the span in one of two ways. If the span is less than the current displacement, it subtracts the span from that displacement, and assigns the result as the displacement portion of the relative address for the array. In this case, the address constant assigned to the array is the current address constant. If the span is greater than the current displacement, VARA subtracts the span from the sum of the current address constant and displacement. The result of this operation is a new address constant, which does not become the current address constant. VARA assigns the new address constant and a displacement of zero to the array. It then adds the total size of the array to the location counter, obtains the next array, and tests the value of the location counter. If the value of the location counter does not exceed 4095, VARA does not take any additional action before it processes the next array. If the location counter value exceeds 4095, VARA establishes a new address constant, resets the location counter, and processes the next array. After all arrays have relative addresses, VARA returns control to CORAL, which calls subroutine EQVAR to assign address to equivalence variables and arrays that are not in common.

Equivalence Variables and Arrays Not in Common: In assigning relative addresses to equivalence variables and arrays, subroutine EQVAR attempts to minimize the number of required address constants by using, if possible, previously established address constants as the base addresses for equivalence elements. EQVAR processes equiva-

lence information on group-by-group basis, and assigns a relative address, in turn, to each element of the group. Prior to processing, EQVAR determines the base value for the group. The base value is the relative address of the head1 of the group. The base value equals the sum of the current address constant and displacement (location counter value). After EQVAR has determined the base value, it obtains the first (or next) element of the group and The relacomputes its relative address. tive address for an element equals the sum of the base value for the group and the offset of the element. The offset for an element is the number of bytes that the element is displaced from the head of the group (refer to "Common and Equivalence Processing"). EQVAR then compares the computed relative address to the previously established address constants. If an address constant exists such that the difference between the computed relative address and the address constant is less than 4095, EQVAR assigns that address constant to the equivalence element under consideration. The displacement assigned in this case is the difference between the computed relative address of the element and the address constant. EQVAR then processes the next element of the group.

If the desired address constant does not exist, EQVAR establishes a new address constant and assigns it to the element. The value of the new address constant is the relative address of the element. EQVAR then assigns the element a displacement of zero, and processes the next element of the group. When all elements of the group are processed, EQVAR computes the base value for the next group, if any. This base value is equal to the base value of the group just processed plus the size of that group. The next group is then processed.

Common Variables and Arrays: Subroutine COMVAR considers each common block of the source module, in turn, for relative address assignment. For each common block, COMVAR assigns relative addresses to (1) the variables and arrays of that block, and (2) the variables and arrays equivalenced into that common block. (The processing of variables and arrays equivalenced into common is described in a later paragraph.)

Because common blocks are considered separate control sections, COMVAR assigns each common block of the source module a relocatable origin of zero. It achieves the origin of zero by assigning to the

first element of a common block a relative address consisting of an address constant and a displacement whose sum is zero. For example, both the address constant and the displacement for the first element in a block can be zero. Also, the address constant can be -16 and the displacement +16. Note that the address constant in the latter case is negative. Negative address constants are permitted, and may be a by-product of the assignment of addresses to common variables and arrays. evolve from the manner in which the relative addresses are assigned to arrays. A relative address assigned to an array is equal to its actual relative address minus the span of that array. The actual relative address of each array in a common block is equal to the offset computed for it during the common and equivalence processing of the first segment of phase 15, STALL. From the offset of each array in the common block under consideration, COM-VAR subtracts the span of that array. The result then replaces the previously computed offset for the array. If the result of one or more of these computations yields a negative value, COMVAR uses the most negative as the initial address constant for the common block. It then assigns each element (variable or array) in the common block a relative address. This address consists of the negative address constant and a displacement equal to the absolute value of the address constant plus the
offset of the element.

If the computations which subtract spans from offsets do not yield a negative value, COMVAR establishes an address constant with a value of zero as the initial address constant for the common block. It then assigns each element in the block a relative address consisting of the address constant (with zero value) and a displacement equal to the offset of the element.

If at any time the displacement to be assigned to an element exceeds 4095, COMVAR establishes a new address constant. This address constant then becomes the current address constant and is saved for inclusion in subsequently assigned addresses. After the new address constant is established, the relative address assigned to each subsequent element consists of the current address constant and a displacement equal to the offset of that element minus the value of the current address constant. After the entire common block is processed, variables and arrays that are equivalenced into that common block are assigned relative addresses.

<u>Variables</u> and <u>Arrays Equivalenced into Common:</u> Subroutine COMVAR processes variables and arrays that are equivalenced into common in much the same manner as EQVAR

The head of an equivalence group is the variable in the group from which all other variables or arrays in the group can be addressed by a positive displacement.

processes those that are equivalenced, but not into common. However, in this case, the base value for the group is zero. Only those address constants established for the common block into which the variables and arrays are equivalenced are acceptable as address constants for those variables and arrays.

Adcon and Base Variable Assignment: As CORAL establishes a new address constant and enters it into the adcon table, it also places an entry in the information table. This special entry, called an "adcon variable," points to the new address constant. All operands that have been assigned relative addresses will have pointers to the adcon variable for their address constant. The adcon variables generated for operands are assigned coordinates, via MCOORD and the MVD table. Coordinates 81 through 128 are reserved for base variables; however, some base variables may be assigned coordinates less than 81 if less than 80 coordinates are assigned during the gathering of variable and constant usage information. (Refer to PHAZ15, "Gathering Constant/ Variable Usage Information.") Having been assigned coordinates, the adcon variables are now called base variables. Only those operands receiving coordinate assignments are available for full register assignment during phase 20.

## Rechaining Data Text

During the assignment of relative addresses to variables, subroutine DATACH rechains the data text entries. Their previous chaining (set by phase 10) was according to their order of appearance in the source program. DATACH now chains the data text entries according to the order of relative addresses it assigns to variables. Thus data text entries are now chained in the same relative order in which the variables will appear in the object module. This order simplifies the generation of text card images by phase 25.

# Reserving Space in the Adcon Table

After relative address assignment is completed, subroutine EXTRNL reserves space in the adcon table for certain special references. It scans the operands of the information table to detect any of these references: call-by-name variables, names of library routines, namelist names, and external references. The byte-B usage field of each information table entry informs EXTRNL if a particular reference belongs to one of these categories. For each special reference that EXTRNL detects, it reserves four bytes in the adcon table. Phase 25 places the needed address constants in the reserved spaces.

#### Producing a Storage Map

Lastly, as a user option, subroutine STMAP produces a storage map of named items. These items include variables, arrays, function or subroutine references, and statement functions (SF). For each of these, except function or subroutine references, the map contains the name, location, type, and tag. (The tag indicates whether a variable appeared in a COMMON or EQUIVALENCE statement or in both. It is set by phase 10 or by CORAL.) For a function or subroutine reference the map lists the name and whether the reference is external or in IFUNTB table.

## PHASE 20

The primary function of phase 20 is to produce a more efficient object module (perform optimization). However, even if the applications programmer has specified no optimization, phase 20 assigns registers for use during execution of the object module.

For a given compilation, the applications programmer may specify no optimization, an intermediate amount of optimization, or complete optimization. Thus, the functions performed by phase 20 depend on the optimization specified for the compilation.

• If no optimization has been specified, phase 20 assigns to intermediate text entry operands the registers they will require during object module execution is called basic (this \_register assignment). As part of this function, phase 20 also provides information about the operands needed by phase 25 to generate machine instructions. Both functions are implemented in a single, block-by-block, top-to-bottom (i.e., according to the order of the statement number chain), pass over the phase 15 text output. The end result of this processing is that the register and status fields of the phase 15 text entries are filled in with the information required by phase 25 to convert the text entries to machine language form (refer to Appendix B, "Phase 20 Text Modifications"). Intermediate Basic register assignment does not take full advantage of the available general and floating-point registers, and it does not specify the generation of machine instructions that keep operand values in registers (wherever possible) for use in subsequent operations involving them.

- If an intermediate amount of optimization has been specified, two processes are carried out:
  - The first process, call full register assignment, performs the same two functions as basic reqister assignment. However, full register assignment takes greater advantage of available registers and provides information that enables machine instructions to be generated that keep operand values in registers for subsequent operations. An attempt is also made to keep the most frequently used operands in registers throughout the execution of the object module. Full register assignment requires a number of passes over the phase 15 text. The basic unit operated upon is the text block to phase 15, Blocking"). The end result of full register assignment, like that of basic register assignment, is that the register and status the phase 15 text fields of entries are filled in with the information required by phase 25.
  - 2. The second process, called <u>branch</u> optimization, generates RX-format branch instructions in place of RR-format branch instructions wherever possible. The use of RX-format branches eliminates the need for an instruction to load the branch address into a general register. However, branch optimization first requires that the sizes of all text blocks in the module be determined so that the branch address can be found.
- If complete optimization has been specified, other measures are taken to improve object-module efficiency. Complete optimization is performed on a "loop-by-loop" basis. Therefore, before processing can be initiated, phase 20 must determine the structure of the source module in terms of the loops within it and the relationships (nesting) among the loops. Then phase 20 determines the order in which loops are processed, beginning with the innermost (most frequently executed) loop and proceeding outward. Complete optimization involves three general procedures:
  - The first, called text optimization, eliminates unnecessary text entries from the loop being processed. For example, redundant text entries are removed and, wherever possible, text entries

- are moved to outer loops, where they will be executed less often.
- 2. The second procedure is full register assignment, which is essentially the same as in intermediate optimization, but is more effective, because it is done on a loop-by-loop basis.
- The final procedure is branching optimization, which is the same as in the intermediate-optimized path.

#### CONTROL FLOW

In phase 20, control flow may take one of three possible paths, depending on the level of optimization chosen (refer to Chart 10). Phase 20 consists of a control routine (LPSEL) and six routine groups. The control routine controls execution of the phase. All paths begin and end with the control routine. The first group of routines performs basic register assignment. This group is only executed in the control path for non-optimized processing. The second group performs full register assignment. Control passes through this group in the paths for both intermediate-optimization and completeoptimization. The third group of routines performs branch optimization and is also in the paths for intermediate-optimization and completeoptimization. The fourth group determines the structure of the source module and is used only inthe path complete-optimization. The fifth group performs loop selection and again is executed in complete-optimization. final group performs text optimization and is only used in complete-optimization.

The control routine governs the sequence of processing through phase 20. The processing sequence to be followed is determined from degree of optimization specified by the FORTRAN programmer. If no optimization is specified, the basic register assignment routines are brought into play. The unit of processing in this path is the text block. Each block is passed by the control routine to the basic register assignment routines for processing. When all blocks are processed, the control routine passes control to the FSD, which calls phase 25.

When intermediate-optimization is specified, the control routine passes the entire module to the full register assignment routines and then to the routines that compute the size of each text block. When all block size information is gathered, the control routine calls the routine that

computes, using the block size information, the displacements required for branching optimization. Control is then passed to the FSD.

When the control path for complete optimization is selected, the unit of processing is a loop, rather than a block. In this case, the control routines initially pass control to the routines of phase 20 that determine the structure of the module. When the structure is determined, control is passed to the loop selection routines, to select the first (innermost) loop to be processed. The control routines then pass control to the text-optimization routines to process the loop. When text optimization for a loop is completed, the control routine marks each block in the loop as completed. This action is taken to ensure that the blocks are not reprocessed when a subsequent (outer) loop is processed. control routine again passes control to the loop selection routines to select the next loop for text optimization. This process is repeated until text optimization has processed each loop in the module. entire module is the last loop.)

After text optimization has processed the entire module, the control routine removes the block completed marks and control is passed to the loop selection routines to reselect the first loop. Control is then passed to the full register assignment routines. When full register assignment for the loop is complete, the control routine marks each block in the loop as completed and passes control to the loop selection routines to select the next loop. This process is repeated for each loop in the module. (The entire module is the last When all loops are processed, the control routine passes control to the routines that compute the size of each text block and then to the routine that computes, using the block size information, the displacements required for branching optimization. Control is then passed to the FSD.

#### REGISTER ASSIGNMENT

Two types of register assignment can be performed by phase 20: basic and full. Before describing either type, the concept of status, which is integrally connected with both types of assignment, is discussed.

Each text entry has associated operand and base address status information that is set up by phase 20 in the status field of that text entry (refer to Appendix B, "Phase 20 Intermediate Text Modification"). The status information for an operand or base address indicates such things as

whether or not it is in a register and whether or not it is to be retained in a register for subsequent use; this information indicates to phase 25 the machine instructions that must be generated for text entries.

The relationship of status to phase 25 processing is illustrated in the following example. Consider a phase 15 text entry of the form A = B + C. To evaluate the text entry, the operands B and C must be added and then stored into A. However, a number of machine instruction sequences could be used to evaluate the expression. If operand B is in a register, the result can be achieved by performing an RX-format add of C to the register containing B, provided that the base address of C is in a register. (If the base address of C is not in a register, it must be loaded before the add takes place.) The result can then be stored into A, again, provided that the base address of A is in a register.

If both B and C are in registers, the result can be evaluated by executing an RR-format add instruction. The result can then be stored into A. Thus, for phase 25 to generate code for the text entry, it must have the status of operands and base addresses of the text entry.

The following facts about status should be kept in mind throughout the following discussions of basic and full register assignment:

- 1. Phase 20 indicates to phase 25 when it is to generate code that loads operands and base addresses into registers, whether it is to generate code that retains operands and base addresses in registers, and whether operand 1 is to be stored.
- Phase 20 makes note of the operands and base addresses that are retained in registers and are available for subsequent use.

#### Basic Register Assignment

Basic register assignment involves two functions: assigning registers to the operands of the phase 15 text entries and indicating the machine instructions to be generated for the text entries. In performing these functions, basic register assignment does not use all of the available registers, and it restricts the assignment of those that it does use to special types of items (i.e., operands and base addresses). The registers assigned during basic register assignment and the item(s) to which each is assigned are outlined in Table 2.

Table 2. Item Types and Registers Assigned in Basic Register Assignment.

Register	Item Type				
Floating-Point  Register					
0	Arithmetic text entry operands that are real,				
2	Imaginary part of the result of a complex function.				
  General Purpose  Register					
0-1	Arithmetic text entry operands that are inte- ger, or logical operands,				
5   5	Branch addresses and selected logical operands				
6 	Operands that represent index values				
7	Base addresses				
14	1. Used for computed GO TO operations,				
	2. Logical result of comparison opera-l				
15	Used for computed GO TO operations.				

Basic register assignment essentially treats System/360 as if it had a single branch register, a single base register, and a single accumulator. Thus, operands that are branch addresses are assigned the branch register, base addresses are assigned the base register, and arithmetic operations are performed using a single accumulator. (The accumulator used depends upon the mode of the operands to be operated upon.)

The fact that basic register assignment uses a single accumulator and a single base register is the key to understanding how text entries having an arithmetic operator are processed. To evaluate the arithmetic interaction of two operands using a single accumulator, one of the operands must be in the accumulator. The specified operation can then be performed by using an RX-format instruction. The result of the operation is formed in the accumulator and is available for subsequent use. Note that in operations of this type, neither of the interacting operands remains in a register.

Applying this concept to the processing of text entries that are arithmetic in nature, consider that a phase 15 text entry representing the expression A = B + C is the first of the source module. For this text entry to be evaluated using a single accumulator and base register, basic register assignment must tell phase 25 to generate machine code that:

- Loads the base address of B into the base register.
- Loads B into the accumulator.
- Loads the base address of C into the base register. (This instruction is not necessary if C is assigned the same base address as B.)
- Adds C to the accumulator (RX-format).
- Loads the base address of A into the base register (if necessary).
- Stores the accumulated result in A.

If this coding sequence were executed, two items would remain in registers: the last base address loaded and the accumulated result. These items are available for subsequent use.

Now consider that a text entry of the form D = A + F immediately follows the above text entry. In this case, A, which corresponds to the result operand of the previous text entry, is in the accumulator. Thus, for this text entry, basic register assignment specifies code that:

- Loads the base address of F into the base register. (If the base address of F corresponds to the last loaded base address, this instruction is not necessary.)
- Adds F to the accumulator (RX-format add).
- Loads the base address of D into the base register (if necessary).
- Stores the accumulated result in D.

The above coding sequences are the basic ones specified by basic register assignment for arithmetic operations. The first is specified for text entries in which neither operand 2 nor operand 3 (see Figure 5) corresponds to the result operand (operand 1) of the preceding text entry. The second is specified for text entries in which either operand 2 or operand 3 corresponds to the result operand. If operand 3 corresponds to the result operand, the two operands exchange roles, except for divi-

sion. In the case of division, operand 3 is always in main storage.

If both operands 2 and 3 correspond to the result operand of the previous text entry, an RR-format operation is specified to evaluate the interactions of the operands.

In the actual process of basic register assignment, a single pass is made over the phase 15 text output. The basic unit operated upon is the text block. As the processing of each block is completed, the next is processed. When all blocks are processed, control is returned to the FSD.

Text blocks are processed in a top-tobottom manner, beginning with the first text entry in the block. When all text entries in a block are processed, the next text block is processed similarly.

For any text entry, the machine code to be generated is first specified by setting up the status field of the text entry. Registers are then assigned to the operands and base addresses by filling in the register fields of the text entry.

Status Setting: Subroutine SSTAT sets the operand and base address status information for a text entry in the following order: operand 2, operand 2 base address, operand 3, operand 3 base address, operand 1, and operand 1 base address.

To set the status of operand 2, SSTAT determines the relationship of that operand to the result operand (operand 1) of the previous text entry. If operand 2 is the same as the result operand, SSTAT sets the status of operand 2 to indicate that it is in a register and, therefore, need not be loaded; otherwise, it sets the status to indicate that it is in main storage. SSTAT uses a similar procedure to set the status of operand 3.

To set the status of the base address of operand 2, SSTAT determines the relationship of that base address to the current base address (see note). If they correspond, SSTAT sets the status of the base address of operand 2 to indicate that it is in a register and, therefore, need not be loaded; otherwise wise, it sets the status to indicate that it is in main storage.

SSTAT sets the statuses of the base addresses of operands 3 and 1 in a similar manner.

Note: The current base address is the last base address loaded for the purpose of referring to an operand. This base address remains current until a subsequent operand that has a different base address is

encountered. When this occurs, the base address of the subsequent operand must be loaded. That base address then becomes the current base address, etc.

SSTAT sets status of operand 1 to indicate whether or not the result of the interaction of operands 2 and 3 is to be stored into operand 1. If operand 1 is either an actual operand or a temporary that is not used in the subsequent text entry, it sets the status of operand 1 to indicate that the store is to be performed; otherwise, it sets the status to indicate that a store into operand 1 is unnecessary.

Register Assignment: After the status field of the text entry is completed, subroutine SPLRA assigns registers to the operands of the text entry and their associated base addresses in the same order in which statuses were set for them.

The assignment of registers depends upon the statuses of the operands of the text entry. To assign a register to operand 2, SPLRA examines the status of that operand, and, if necessary, of operand 3. If the status of operand 2 indicates that it is in a register or if the statuses of operands 2 and 3 indicate that neither is a register, SPLRA assigns operand 2 a register. It selects the register according to the type of operand (refer to Table 2), and places the number of that register into the R2 field of the text entry.

To assign a register to the base address of operand 2, SPLRA determines the status of operand 2. If the status of that operand indicates that it is not in a register, it assigns a register to the base address of operand 2. The appropriate register is selected according to Table 2, and the register number is placed into the B2 field of the text entry. If the status of operand 2 indicates that it is in a register, SPLRA does not assign a register to the base address of operand 2. SPLRA uses a similar procedure in assigning a register to the base address of operand 3.

If the status of operand 3 indicates that it is in a register, SPLRA assigns the appropriate register (refer to Table 2) to that operand, and enters the number of that register into the R3 field.

Operand 1 is always assigned a register. SPLRA selects the register according to the type of operand 1 (refer to Table 2), and places the number of that register into the R1 field.

The base address of operand 1 is assigned a register only if the status of operand 1 indicates that it is to be stored into. If such is the case, SPLRA selects

the appropriate register, and records the number of that register in the B1 field. If the status of operand 1 indicates that it is not to be stored into, SPLRA does not assign a register to the base address of operand 1.

When all the operands of the text entry and their associated base addresses are assigned registers, the next text entry is obtained, and the status setting and register assignment processes are repeated. After all text entries in the block are processed, control is returned to the control routine of phase 20, which then makes the next block available to the basic register assignment routines. When the processing of all blocks is completed, control is passed to the FSD.

#### Full Register Assignment

During full register assignment (also refer to "Full Register Assignment During Complete Optimization"), as during basic register assignment, registers are assigned to the text entry operands and their associated base addresses, and the machine code to be generated for the text entries is specified. To improve object module efficiency, these functions are performed in a manner that reduces the number of instructions required to load base addresses and operands. This process reduces the number of required load instructions by taking greater advantage of all available registers, by assigning the registers as needed to both base addresses and operands, by keeping as many operands and base addresses as possible in registers and available for subsequent use, and by keeping the most active base addresses and operands in registers where they are available for use throughout execution of the entire object

During full register assignment, registers are assigned at two levels: "locally" and "globally." Local assignment is performed on a block-by-block basis. Global assignment is performed on the basis of the entire module (if intermediate-optimization has been specified).

For local assignment, an attempt is made to keep operands whose values are defined within a block in registers and available for use throughout execution of that block. This is done by assigning an available register to an operand at the point at which its value is defined. (The value of an operand is defined when that operand appears in the operand 1 position of a text entry.) The same register is assigned to subsequent uses (i.e., operand 2 or operand 3 appearances) of that operand within the block, thereby ensuring that the value of the operand will be in the assigned reg-

ister and available for use. However, if more than one subsequent use of the defined operand occurs in the block, additional steps must be taken to ensure that the value of that operand is not destroyed between uses. Thus, when the text entries in which the defined operand is used are processed, the code specified for them must not destroy the contents of the register containing the defined operand.

Because all available registers are used during full register assignment, a number of operands whose values are defined within the block can be retained in registers at the same time.

Applying the above concept to an example, consider the following sequence of phase 15 text entries;

A = X + Y C = A + Z F = A + C

A register is assigned to A at the point at which its value is defined, namely in the text entry A = X + Y. The same register is assigned to the subsequent uses of A. value of A will be accumulated in the assigned register and can be used in the subsequent text entry C = A + Z. However, because A is also used in the text entry F = A + C, the contents of the register containing A cannot be destroyed by the code generated for the text C = A + Z. Thus, when the text entry C = A+ Z is processed, instructions are specified for that text entry that use the register containing  ${\tt A}$ , but that do not destroy the contents of that register.

In the example, C is also defined and subsequently used. To that defined operand and its subsequent uses, a register is assigned. The assigned register is different from that assigned to A. The value of C will be accumulated in the assigned register and can be used in the next text entry. The text entry F = A + C can then be evaluated without the need of any load operand instructions, because both the interacting operands (A and C) are in registers.

This type of processing typifies that performed during local assignment for each block. When all blocks are processed, global assignment for the source module is carried out.

Global assignment increases the efficiency of the object module as a whole by assigning registers to the most active operands and base addresses. The activities of all operands and base addresses are computed prior to global assignment. The first register available for global assign-

ment is assigned to the most active operand or base address; the next available register is assigned to the next most active operand or base address; etc. As each such operand or base address is processed, a text entry, the function of which is to load the operand or base address into the assigned register, is generated and placed into the first block (i.e., entry block) of the module. When the supply of operands and base addresses, or the supply of available registers, is exhausted, the process is terminated.

All global assignments are recorded for use in a subsequent text scan, which incorporates global assignments into the text entries, and completes the processing of operands that have neither been locally or globally assigned to registers (e.g., an infrequently used operand that is used in a block but not defined in that block).

The full register assignment process is divided into five areas of operation: con-(subroutine REGAS), table building FWDPAS), (subroutine local assignment BKPAS), (subroutine qlobal assignment (subroutine GLOBAS), and text updating (subroutine STXTR). The control routine of phase 20 (LPSEL) passes control to the full register assignment control routine, which directs the flow of control among the other full register assignment routines.

The actual assignment of registers is implemented through the use of tables built by the table-building routine, with assistance from the control routine. Tables are built using the set of coordinate numbers and associated dictionary pointers created by phase 15 (MCOORD and MVD) for indexing. The table-building routine constructs two sets of parallel tables. One set, used by the local assignment routine, contains information about a text block; the second set, used by the global assignment roucontains information tines, about entire module. (The local assignment and global assignment tables are outlined in Appendix A, "Register Assignment Tables.")

The flow of control through the full register assignment routines is as follows:

- 1. The control routine (REGAS) makes a pass over the MVD table and the dictionary entries for the variables and constants in the loop passes to it, and constructs the eminence table (EMIN) for the module, which indicates the availability of the variables for global assignment. The routine then calls the table-building routine to process the first block in the module.
- The table-building routine (FWDPAS) builds the required set of local

assignment tables for the block and, at the same time, adds information to the global assignment tables under construction. It then passes control to the local assignment routine to process the block. When processing of the block is completed, control is returned to REGAS.

- 3. The local assignment routine (BKPAS) uses the tables supplied for the block to perform local register assignment, and returns control to FWDPAS when its processing is completed.
- 4. The control routine (REGAS) selects the next block in the module, and passes it to the table-building routine, which then passes control to the local assignment routine. This process continues until all blocks in the module have been processed by the table-building and local assignment routines.
- 5. The control routine passes control to the global assignment routine, which performs global assignment for the module.
- 6. When global assignment is complete, the control routine calls the text updating routine (STXTR) to complete register assignment by entering the results of global assignment into the text entries for the module. Control is then returned to the control routine of phase 20 (LPSEL).

Building for Register Assignment: The table-building routine performs a forward scan of the intermediate text entries for the block under consideration and enters information about each text entry into the local and global tables (refer to Appendix A, "Register Assignment Tables"). The local assignment tables can accommodate information for 100 text entries. If a block contains more than 100 text entries, the table-building routine builds the local tables for the first 100 text entries and passes this set of tables to the local assignment routine. The local assignment routine processes the text entries represented in the set of local tables. table-building routine then creates the local tables for the next 100 text entries in the block and passes them to the local assignment routine. When the building routine encounters the last text entry for the block, it passes control to the local assignment routine, although there may be fewer than 100 entries in the local tables.

The global tables contain information relating to variables and constants referred to within the module, rather than

to text entries. The global tables can accommodate information for 126 variables and constants in a given module. Variables and constants in excess of this number within the module are not processed by the global assignment routine.

<u>Local Assignment:</u> Local assignment is implemented via a backward pass over the text items for the block (or portion of a block) under consideration. The text items are referred to by using the local assignment tables, which supply pointers to the text items.

The local assignment routine examines each operand in the text for a block and determines (from the local assignment tables) if the operand is eligible for local assignment. To be eligible, an operand must be defined and used (in that order) within a block. Because local assignment is performed via a backward pass over the text, an eligible operand will be encountered when it is used (i.e., in the operand 2 or 3 position) before it is defined.

When an operand of a text entry is the local assignment routine examined, (BKPAS) consults the local assignment tables to determine that operand's eligibility. If the operand is eligible, BKPAS assigns a register to it. The register assigned is determined by consulting the register usage table (TRUSE). TRUSE is a work table that contains an entry for every register that may be used by the local assignment routine. A zero entry for a particular register indicates that the register is available for local assignment. A nonzero entry indicates that the register is unavailable and identifies the variable to which the register is assigned. The register usage table is modified each time a register is assigned or freed.

BKPAS records the register assigned to the used operand in the local assignment tables and in the text item containing the used operand. It sets the status of the operand in the text entry to indicate that it is in a register. If subsequent uses of the operand are encountered prior to the definition of the operand, BKPAS uses the register assigned to the first use, and records its identity in the text item. It then sets the status bits for the operand to indicate that it is in a register and is to be retained in that register.

When a definition of the operand is encountered, BKPAS enters the register assigned to the operand into the text item and sets the status for the operand to indicate its residence in a register. Once the register is assigned to the operand at its definition point, BKPAS frees the reg-

ister by setting the entry in the register usage table to zero, making the register available for assignment to another operand.

If the block being processed contains a CALL statement, no common variables may be considered for local assignment and no real operands can be assigned to registers across that reference. In addition, if the block contains a reference to a function subprogram, no local assignment may be made for real operands across the reference to that function. The local assignment routine assumes that:

- All mathematical functions return the result in general register 0 or floating-point register 0, according to the mode of the function.
- The imaginary portion of a complex result is returned in floating-point register 2.

If no register is available for assignment to an eligible operand, an overflow condition exists. In this case, BKPAS must free a previously assigned register for assignment to the current operand. It scans the local assignment tables and selects a register. It then modifies the local assignment tables, text entries for the block, and register usage table to negate the previous assignment of the selected register. The required register is now available, and processing continues in the normal fashion.

Global Assignment: The global assignment routine (GLOBAS), unlike the local assignment routine, does not process any of the text entries for the module. The global assignment routine operates only through the set of global tables. The results of global assignments are entered into the appropriate text entries by the text updating routine.

Before assigning registers, the global assignment routine modifies the global assignment tables to produce a single activity table for all operands and base addresses in the module.

Global assignment is then performed based on the activity of the eligible operands and base addresses.

GLOBAS determines the eligibility of an operand or base address by consulting the appropriate entry in the global assignment tables. Eligible operands are divided into two categories: floating point and fixed point. The two categories are processed separately, with floating-point quantities processed first.

45

A register usage table (RUSE) of the same type as described under local assignments (TRUSE) is used by the global assignment routine. For each category of operands, GLOBAS selects the eligible operand with the highest total activity and assigns it the first available register of the same mode. It records the assignment in the register usage table and in the global assignment tables. GLOBAS then selects the eligible operand with the next highest activity and treats it in the same manner. Processing for each group continues until the supply of eligible operands or the supply of available registers is exhausted.

If the module contains any CALL statements, real and common variables are ineligible for global assignment. If the module contains any references to function subprograms no global assignment can be performed for real quantities. In other words, if a module contains both a reference to a subroutine and to a function subprogram, global assignment is restricted to integer and logical operands that are not in common.

Text Updating: The text updating routine (STXTR) completes full register assignment. It scans each text entry within the series of blocks comprising the module, looking at operands 2, 3, and 1, in that order, within each text entry. As each operand is processed, STXTR interrogates the completed global assignment table to determine if a global assignment has been made for the operand. If it has, STXTR enters the number of the register assigned into the text entry and sets the operand status bits to indicate that the operand is in a register and is to be retained in that register.

If both a local and a global assignment have been made for an operand, the global assignment supersedes the local assignment and STXTR records the number of the globally assigned register in the text items pertaining to that operand. It also sets the status bits for such an operand to indicate that it is in a register and is to be retained in that register.

If a register has not been assigned either locally or globally for an operand, STXTR determines and records in the text entry the required base register for the base address of that operand. If the base address corresponds to one that has been assigned a register during global assignment, STXTR assigns the same register as the base register for the operand. If a register has not been assigned to the base address of the operand during global assignment, it assigns a spill register (register 0 or 15) as the base register of the operand. STXTR sets the operand's base

status bits to indicate whether or not the base address is in a register. (The base address will be in a register if one was assigned to it during global assignment.) It then assigns the operand itself a spill register (general register 0 or 1 or floating-point register 0, depending upon its mode).

As part of its text updating function, STXTR allocates temporary storage where needed for temporaries that have not been assigned to a register, keeps track of the allocated temporary storage, and completes the register fields of text entries to ensure compatibility with phase 25. On exit from the text updating routine, all text items in the module are fully formed and ready for processing by phase 25. The text updating routine returns control to the full register assignment control routine (REGAS) upon completion of its functions. REGAS, in turn, returns control to the control routine of the phase (LPSEL).

#### BRANCHING OPTIMIZATION

This portion of phase 20 optimizes branching within the object module. The optimization is achieved by generating RX-format branch instructions in place of RR-format branch instructions wherever possible.

The use of RX-format branches eliminates the need for an instruction to load the branch address into a general register preceding each branching instruction. Thus, branching optimization decreases the size of the object module by one instruction for each RR-format branch instruction in the object module that can be replaced by an RX-format branch instruction. It also decreases the number of address constants required for branching.

Phase 20 optimizes branching instructions by calculating the size of each text block (number of bytes of object code to be generated for that block) and by determining those blocks that can be branched to via RX-format branch instructions.

Subroutine BLS calculates the sizes of all text blocks after full register assignment for the module is completed. Subroutine LYT then uses the gathered block size information to determine the blocks that can be branched to by means of RX-format branch instructions. BLS calculates the number of bytes of object code by:

 Examining each text item operation code and the status of the operands (i.e., in registers or not).  Determining, from a reference table, the number of bytes of code that is to be generated for that text item.

BLS accumulates these values for each block in the module. In addition, it increments the block size count by the appropriate number of bytes for each encountered reference to an in-line routine and for each required prologue and epilogue, if a subprogram program is being compiled (refer to Phase 25, "Prologue and Epilogue Generation").

After BLS computes all block sizes, subroutine LYT determines those text blocks that can be branched to via RX-format branch instructions. A text block, once converted to machine code, can be branched to via an RX-format branch instruction if the relative address of the beginning of that block is displaced less than 4096 bytes from an address that is loaded into a reserved register.

The following text discusses reserved registers, the addresses loaded into them, and the processing performed by LYT to determine the source module blocks that can be branched to via RX-format branch instructions.

## Reserved Registers

Reserved registers are allocated to contain the starting address of the adcon table and subsequent 4096-byte blocks of the object module. The criterion used by phase 20 in reserving registers for this purpose is the number of text entries that result from phase 15 processing. (Phase 15 counts the number of text entries that result from its processing and passes the information to phase 20.) For relatively source modules (approximately 70 source statements), phase 20 reserves only sufficiently one register. For source modules (approximately 280 source statements), a maximum of four is reserved. The registers are reserved, as needed, in the following order: register 13, 11, 10, and 9.

Note: Phase 20 also reserves register 12 to contain the relative address of the "constants" portion of text information (see Figure 11). It is used to refer to the constants and/or variables that occupy locations within the first 4096 bytes of the text information portion of the object module.

#### Reserved Register Addresses

The addresses placed into the reserved registers as a result of the execution of the initialization instructions (refer to Phase 25, "Initialization Instruction") are:

- Register 13 address of main program (or subprogram) save area. 1
- Register 11 (if reserved) address of the save area plus 4096.
- Register 10 (if reserved) address of the save area plus 2(4096).
- Register 9 (if reserved) address of the save area plus 3(4096).

# Block Determination and Subsequent Processing

Because the instructions resulting from the compilation are entered into text information immediately after the adcontable (see Figure 11), certain text blocks are displaced less than 4096 bytes from an address in a reserved register. Such blocks can be branched to by RX-format branch instructions that use the address in a reserved register as the base address for the branch.

To determine the blocks that can be branched to via RX-format branch instructions, subroutine LYT computes the dis-(using placement the block information) of each block from the address in the appropriate reserved register. first reserved register address considered is that in register 13. If a block displaced less than 4096 bytes from that address exists, LYT enters the displacement of that block (from the address) into the statement number entry for the statement number associated with the beginning of that block. It also places in that statement number entry an indication that the block can be transferred to via an RXformat branch instruction, and records the number of the reserved register to be used in that branch instruction.

When LYT has processed all blocks displaced less than 4096 bytes from the address in register 13, it processes those displaced less than 4096 bytes from the addresses in registers 11, 10, and 9 (if reserved) in a similar manner.

The information placed in the statement number entries is used during code generation, a phase 25 process, to generate RX-format branch instructions.

Register 13 is used to refer to the adcontable, which resides in text information immediately after the initialization instructions (see Figure 11).

#### STRUCTURAL DETERMINATION

To achieve complete optimization, the structural determination routines of phase 20 (TOPO and BAKT) identify module loops and specify the order in which they are to be processed. Loops are identified by analyzing the block connection information gathered by phase 15 and recorded in the forward connection (RMAJOR) and backward connection (CMAJOR) tables. The connection information indicates the flow of control within the module and, therefore, reflects which blocks pass control among themselves in a cyclical fashion.

Loops are ordered for processing starting with the innermost, or most often executed, loop and working outward. The inner-to-outer loop sequence is specifed so that:

- Text entries will not be relocated into loops that have already been processed.¹
- The full register capabilities of System/360 can first be applied to the most frequently executed (innermost) loop.

Loop identification is a sequential process, which first requires that a back dominator be determined for each text block. The back dominator of a text block (block I) is defined as the block to block I through which control must pass before block I receives control for the first time. The back dominators of all text blocks must be determined before loop identification can be continued. After all back dominators have been determined, a chain of back dominators is effectively established for each block. This chain consists of the back dominator of the block, the back dominator of the back dominator of the block, etc.

Figure 9 illustrates the concept of back dominators. Each block in the figure represents a text block. The blocks are identified by single letter names. The back dominator of each block is identified and recorded above the upper right-hand corner of that block.

When all back dominators are identified, a back target and a depth number for each

text block are determined. A block (block
I) has a back target (block J) if:

- There exists a path from block I to itself that does not pass through block J.
- Block J is the nearest block in the chain of back dominators of block I that has only one forward connection.

The text blocks constituting a loop are identifiable because they have a common back target, known as the back target of the loop.

The depth number for a block indicates the degree to which that block is nested within loops. For example, if a block is an element of a loop that is contained within a loop with a depth number of one, that block has a depth number of two. All blocks constituting the same loop (i.e., all blocks having a common target) have the same depth number. Entry




Figure 9. Back Dominators

The depth numbers computed for the blocks that comprise the various loops are used to determine the order in which the loops are to be processed.

Figure 10 illustrates the concepts of back targets and depth numbers. Again each block in the figure represents a text block, which is identified by a single letter name. In this figure, the back target of each block is identified and

The text optimization process relocates text entries from within a loop to an outer loop. Thus, if an outer loop were processed first, text entries from an inner loop might be relocated to the outer loop, thereby requiring that the outer loop be reprocessed.

recorded above the upper right-hand corner of that block. The depth number for the block is recorded above the upper left-hand corner of the block. Note that blocks that pass control among themselves in a looping fashion have a common back target and the same depth number. Also note that the blocks of the two inner loops have the same depth numbers, although they have different back targets.

When the back target and depth number of each text block has been determined, loops are identified and the order in which they are to be processed is specified. The loops are ordered according to the depth number of their blocks. The loop whose blocks have the highest depth number is specified as the first to be processed; the loop whose blocks have the next highest depth number is specified as the second to be processed; etc. When the processing order of all loops has been established, the innermost loop is selected for processing.

The following paragraphs describe the processing performed by the structural determination routines to:

- Determine the back dominator of each text block.
- Determine the back target and depth number of each text block.
- Identify and order loops for processing.




Figure 10. Back Targets and Depth Numbers

#### Determination of Back Dominators

Subroutine TOPO determines the back dominator of each text block by examining the connection information for that block. The first block processed by TOPO is the first block (entry block) of the module. Blocks on the first level (i.e., blocks that receive control from the entry block) are processed next. Second-level blocks (i.e., blocks that receive control from first-level blocks) are then processed, etc.

TOPO assigns the entry block a back dominator of zero, because it has no back  $% \left( 1\right) =\left( 1\right) \left( 1\right) \left($ dominator; it records the zero in the back dominator field of the statement number entry for that block (refer to Appendix A, "Statement Number/Array Table"). TOPO assigns each block on the first level either its actual back dominator or a provisional back dominator. If a firstlevel block receives control from only one block, that block must be the entry block and is the back dominator for the first-TOPO records a pointer to the level block. statement number entry for the entry block in the back dominator field of statement number entry for the first level-If a first-level block receives control from more than one block, TOPO assigns it a provisional back dominator, which is the entry block of the module. All blocks on the first level are processed in this manner.

TOPO also assigns each block on the level either its actual back dominator or a provisional back dominator. If a second-level block receives control from only one block, its back dominator is the first-level block from which it TOPO records a pointer receives control. to the statement number entry for the first-level block in the back dominator field of the statement number entry for the second-level block. If more than one block passes control to a second-level block, TOPO assigns that block a provisional back dominator. The provisional back dominator assigned is a first-level block that passes control to the second-level block under consideration. Processing of this type is performed at each level until the last, or exit, block of the module is processed. TOPO then determines the actual back dominators of blocks that were assigned provisional back dominators.

For each block assigned a provisional back dominator, subroutine TOPO makes a backward trace over each path leading to the block (using CMAJOR). The blocks at which two or more of the paths converge are flagged as possible candidates for the back dominator of the block. When all paths have been treated, the relationship of each possible candidate to the other possible

candidates is examined. TOPO assigns the candidate at the highest level (i.e., closest to the entry block of the module) as the back dominator of the block under consideration; it records a pointer to the statement number entry for the assigned back dominator in the back dominator field of the statement number entry for the block under consideration. After the back dominators of all text blocks are identified, subroutine BAKT determines the back target and depth number of each text block.

## <u>Determination of Back Targets and Depth</u> Numbers

Subroutine BAKT determines the back target of each text block through an analysis of the backward connection information (in CMAJOR) for that block. Block J is the back target of block I if:

- Block J is the nearest block in the chain of back dominators of block I.
- Block J has only one forward connection.
- There exists a path from block I to itself that does not pass through block J.

If a block J exists that satisfies all the above conditions except the second, then the back target of block J is also the back target of block I.

If a block J satisfying conditions 1 and 3 does  $\underline{\text{not}}$  exist, then the back target of block I is zero.

When the back target of a block is identified, that block is also assigned a depth number.

Back targets and depth numbers are determined for text blocks in the same order as back dominators are determined for them. The first block of the module is the first processed; first-level blocks are considered next; etc.

BAKT assigns the first or entry block both a back target and depth number of zero, because it does not have a back target and is not in a loop. It records the depth number (zero) in the loop number field of the statement number entry for the entry block (refer to Appendix A, "Statement Number/Array Table").

The processing performed by BAKT for each other block depends upon whether one or more than one block passes control to that block. If more than one block passes control to the block under consideration, BAKT makes a backward trace over all paths leading to that block to locate its primary

<u>path</u>. The primary path of a block (if one exists) is a path that starts at that block and converges on that block without passing through any block in the chain of back dominators of that block.

If such a path exists, BAKT obtains and examines the nearest block in the chain of back dominators of the block under consideration. If the obtained block has a single forward connection, BAKT assigns that block as the back target of the block under consideration. BAKT then assigns a depth number to the block. The number is one greater than that of its back target, because the block is in a loop, which must be nested within the loop containing the back target. BAKT records the depth number in the loop number field of the statement number entry for the block.

If the obtained block has more than one forward connection, BAKT assigns its back target as the back target of the block under consideration. BAKT then records in the statement number entry for the block a depth number one greater than that of its back target.

If a block that receives control from two or more blocks does not have an associated primary path, that block, if it is in a loop at all, is in the same loop as one of the blocks in its chain of back dominators. To identify the loop containing the block (block I), BAKT obtains and examines the nearest block to block I in its chain of back dominators that has two or more forward connections. BAKT makes a backward trace over all paths leading to the optained block to determine whether or not block I is an element of such a path. If block I is an element of such a path, it is in the same loop as the obtained block, and BAKT therefore assigns block I the same back target and depth number obtained block; it records the depth number in the statement number entry for block I.

If block I is not an element of any path leading to the obtained block, BAKT obtains the next nearest block to block I in its chain of back dominators that has two or more forward connections and repeats the process. If block I is not an element of any path leading to any block in its chain of back dominators, block I is not in a loop, and BAKT assigns it both a back target and depth number of zero.

A block that receives control from only one block, if it is in a loop at all, is in the same loop as one of the blocks in its chain of back dominators. To identify the loop containing a block (block I) that receives control from only one block, BAKT obtains and examines the nearest block to block I in its chain of back dominators

that receives control from two or more blocks. BAKT makes a backward trace over all paths leading to the obtained block to locate its primary path (if any). If the obtained block has a primary path, BAKT retraces it to determine if block I is an element of the path. If it is, block I is in the same loop as the obtained block, and, BAKT therefore assigns block I the same back target and depth number as the obtained block; it records the depth number in the statement number entry for block I.

If the obtained block does not have a primary path, or if it does have a primary path, which, however, does not have block I as an element, BAKT considers the next nearest block to block I in its chain of back dominators that receives control from two or more blocks. The process is repeated until a primary path containing block I is located (if any such path exists). If block I is not in the primary path of any block I is not in the primary path of any block I is not in a loop and BAKT assigns it both a back target and depth number of zero.

# Identifying and Ordering Loops for Processing

Subroutine BAKT orders blocks for processing on the basis of the determined back target and depth number information. Blocks that have a common back target and the same depth number constitute a loop. BAKT flags the loop with the highest depth number (therefore, the most deeply nested loop) as the first loop to be processed. It assigns the blocks constituting that loop a loop number of one, indicating that they form the innermost loop, which is the first to undergo complete optimization. (BAKT records the value 1 in the loop number field of the statement number entry for each block in that loop.) BAKT flags the loop with the next highest depth number as the second loop to be processed. assigns the blocks in that loop a loop number of two, indicating that they form the second (or next outermost) loop to be processed. (A value of 2 is recorded in the loop number field of the statement number entry for each block in that loop.) BAKT repeats this procedure until the loop with a depth number of one is processed. It then assigns the highest loop number to the blocks with a depth number of zero, indicating that they do not form a loop.

If at any time, groups of blocks with the same depth number but different back targets are found, each group is in a different loop. Therefore, each such loop is, in turn, processed before blocks having a lesser depth number are considered. Thus, if the blocks of two loops have the same depth number, BAKT assigns the blocks

of the first loop the next loop number. It assigns the blocks of the second loop a loop number one greater than that assigned to the blocks of the first loop.

When loop numbers are assigned to the blocks of all module loops, the order in which the loops are to be processed has been specified. Control is passed to the routine that determines the busy-on-exit information and then to the loop selection routine to select the first (innermost) loop to be operated upon. This loop consists of all blocks having a loop number of one.

#### BUSY-ON-EXIT INFORMATION

Before the module can be processed on a loop-by-loop basis, information indicating which variables are busy-on-exit from which text blocks must be gathered. A variable is busy immediately preceding a use of that variable, but is not busy immediately preceding a definition of that variable. Thus, a variable is busy-on-exit from the blocks which are along all paths connecting a use and a prior definition of that variable. This means that in subsequent blocks the variable can be used before it is defined. The busy-on-exit condition for a variable assures that its proper value exists in main storage or in a register along each path in which it is subsequently

Information about the regions in which a variable is busy or not busy determines whether or not a definition of that variable can be moved out of a loop. For example, if a variable is busy-on-exit from the back target of a loop, text optimization (see "Text Optimization") would not attempt to move to the back target a redefinition of that variable, because, if moved, the value of the variable, as it is processed along various paths from the back target, might not be the desired one. Conversely, if the variable is not busy-onexit, the redefinition can be moved without affecting the desired value of the variable. Thus, text optimization respects the redefinitions of variables that are busy-on-exit from the back target of a

The information about regions in which a variable is busy or not busy also determines whether or not loads and stores of a register assigned to the variable are required. For example, in full register assignment (see "Full Register Assignment During Complete Optimization"), variables that are assigned registers during global assignment and that are busy-on-exit from the back target of the loop must have an initializing load of the register placed

into the back target. The load is required because the variable may be used before its value is defined. Conversely, if the globally assigned variable is not busy-on-exit from the back target, an initializing load is unnecessary.

Phase 15 provides phase 20 with not busy-on-entry information for each operand that is assigned a coordinate (an MVD table The not busy-on-entry information entry). is recorded in the MVX field of the statement number text entry for each text block (see phase 15, "Gathering Constant/Variable Usage Information"). An operand is not busy-on-entry to a block, if in that block that operand is only defined or defined before it is used. Phase 20 converts the not busy-on-entry information to busy-onentry information. An operand is busy-on-entry to a block, if in that block that operand is only used or used before it is defined. Finally, phase 20 converts the busy-on-entry information to busy-on-exit information. The backward connection information in CMAJOR is used to make the final conversion.

The routine that performs the conversions is BIZX. This routine determines busy-on-exit information for each constant, variable, and base variable having an associated MVD table entry or coordinate. However, because constants and base variables are only used, they are busy-on-exit throughout the entire module. Therefore, the remainder of this discussion deals with the determination of busy-on-exit information for variables.

Because RETURN statements (exit blocks) and references to subprograms not supplied by IBM constitute implicit uses of variables in common, all common variables and arguments to such subprograms are first marked as busy-on-entry to exit blocks and blocks containing the references. The common variables and arguments are found by examining the information table entries for all variables in the MVD table. The module is then searched for blocks that are exit blocks and that contain references to subprograms not supplied by IBM. The coordinate bit for each previously mentioned variable is set on in the MVF field of the statement number text entry for each such block, while the same coordinate bit in the MVX field is set off. This defines the variable to be busy-on-entry to such a block. During this process, a table, consisting of pointers to exit blocks, is built for subsequent use.

After the blocks discussed above have been appropriately marked for common variables and arguments, BIZX, working with the coordinate assigned to a variable, converts the not busy-on-entry information for the

variable to a table of pointers to blocks to which the variable is busy-on-entry. (The not busy-on-entry information for the variable is contained in the MVX fields of the statement number text entries for the various text blocks.) At the same time, the variable's coordinate bit in each MVX field is set off. The busy-on-exit table and CMAJOR are then used to set on the MVX coordinate bit in the statement number text entry for each block from which the variable is busy-on-exit. This procedure is repeated until all variables have been processed. Control is then passed to the control routine of phase 20 (LPSEL).

To convert not busy-on-entry information to busy-on-entry information, BIZX starts with the second MVD table entry, which contains a pointer to the variable assigned coordinate number two, and works down the chain of text blocks. The associated MVX coordinate bit in the statement number text entry for each block is examined. coordinate bit is off, the corresponding MVF coordinate bit is inspected. If the MVF coordinate bit is on, a pointer to the associated text block is placed into the busy-on-entry table. This defines the variable to be busy-on-entry to the block (i.e., the variable is used in the block before it is defined). If the associated MVX coordinate bit is on, indicating that the variable is not busy-on-entry, BIZX sets the bit off and proceeds to the next block. This process is repeated until the last text block has been processed.

After BIZX has set off the MVX coordinate bit (associated with the variable under consideration) in each statement number text entry and built a table of pointers to blocks to which the variable is busy-on-entry, it determines the blocks from which the variable is busy-on-exit.

Starting with the first entry in the busy-on-entry table, BIZX obtains (from CMAJOR) pointers to all blocks that are backward connections of that entry. Each backward connecting block is examined to determine whether or not it meets one of three criteria, which are:

- The block contains a definition of the variable (i.e., the variable's MVS coordinate bit is on).
- The variable has already been marked as busy-on-exit from the block.
- The block corresponds to the busy-onentry table entry being processed.

If the block meets one of these criteria, the variable is busy-on-exit from the block and its associated MVX coordinate

bit is set on. (The backward connections of that block are not explored.)

If the backward connecting block does not meet any one of these criteria, the variable is marked as busy-on-exit from that block and that block's backward connections are, in turn, explored. The same criteria are then applied to the backward connecting blocks. The backward connection paths are explored in this manner until a block in every path satisfies one of the criteria.

If, during the examination of the backward connections, an entry block (i.e., a block lacking backward connections) is encountered, the blocks in the table of exit blocks, which was previously built by BIZX, are used as the backward connections for the entry block. Processing then continues in the normal fashion.

When blocks in all backward connecting paths have satisfied one of the criteria, BIZX obtains the next entry in the busy-on-entry table and repeats the process. This continues until the busy-on-entry table has been exhausted.

When the busy-on-entry table has been exhausted, the procedure of building the busy-on-entry table and converting it to busy-on-exit information is repeated for the next MVD table entry. When all MVD table entries have been processed, BIZX passes control to LPSEL, which calls the loop selection routines.

## STRUCTURED SOURCE PROGRAM LISTING

If both the EDIT option and complete optimization are selected, after subroutine BIZX has compiled the busy-on-exit information, control is passed to subroutine SRPRIZ, which records on the SYSPRINT data set a structured source program listing. This listing indicates the loop structure and logical continuity of the source program. (A complete description of the structured source listing is given in the publication IBM System/360 Operating System: FORTRAN IV (H) Programmer's Guide.)

To produce the listing, SRPRIZ reads the SYSUT1 data set prepared by phase 10 and associates, by means of statement numbers, the individual source statements with the text blocks formed from them. By analysis of the loop number information gathered for the text blocks, SRPRIZ then identifies the source statements that make up a particular loop and flags them on the listing by corresponding loop number. SRPRIZ also uses the previously gathered back dominator information to compute listing indentations for the statements. The indentations show

dominance relationships; that is, SRPSIZ indents the statements that form a text block from the statements that form the back dominator of that block.

#### LOOP SELECTION

The loop selection routines of phase 20 (TARGET, BASVAR, and BSYONX) select the loop to be processed and provide the text optimization and full register assignment routines with the information required to process the loop.

The loop to be processed is selected according to the value of a loop number parameter, which is passed to the loop selection routines. The control routine of phase 20 (LPSEL) sets this parameter to one after the process of structural determination is complete. The loop selection routine TARGET is called to select the loop whose blocks have a corresponding loop The selected loop is then passed number. to the text optimization routines. When text optimization for the loop is completthe control routine increments the parameter by one, sets the loop number of the blocks in the loop just processed to that of their back target, and marks those blocks as completed. The control routine again calls TARGET, which selects the loop whose blocks correspond to the new value of the parameter. The selected loop is then passed to the text optimization routines. This process is repeated until the outermost loop has been text-optimized.

After text optimization has processed the entire module (i.e., the last loop), the control routine removes the block completion marks, initializes the loop number parameter to 1, and passes control to TARGET to reselect the first loop. Control is then passed to the full register assignment routines. When full register assignment for the loop is completed, the control routine marks the blocks of the loop as completed. It then increments the parameter by 1 and passes control to TARGET to select the next loop. Full register assignment is then carried out on the loop. This process is repeated until the outerloop has undergone full register (When full register assignment assignment. has been carried out on the outermost loop, the control routine passes control to the routines that compute the size of each text block and then to the routine that computes the displacements required for branching optimization.)

The loop selection routine TARGET uses the value of the loop number parameter as a basis for selecting the loop to be processed. TARGET compares the loop number assigned to each text block to the parame-

ter. It marks each block having a loop number corresponding to the value of the parameter as an element of the loop to be processed. It does this by setting on a bit in the block status field of the statement number entry for the block (refer to Appendix A, "Statement Number/Array Table"). When all such blocks are marked, the loop has been selected.

The information required by the text optimization and full register assignment routines to process the loop consists of the following:

- A pointer to the back target of the loop.
- A pointer to the forward target of the loop (if any).
- Pointers to both the first and last blocks of the loop.
- The loop composite matrixes.

After the loop has been selected, this required information is gathered.

# Pointer to Back Target

The text optimization and full register assignment routines place both relocated and generated text entries into the back target of the loop. Although the back target of the loop was previously identified during structural determination, it was not saved. Therefore, its identity must be determined again.

The loop selection routine TARGET determines the back target of the loop by obtaining the first block of the selected loop. It then analyzes the blocks in the chain of back dominators of the first block to locate the nearest block in the chain that is outside the loop and that passed control to only one block. That block is the back target of the loop, and TARGET saves a pointer to it for use in the subsequent processing of the loop.

#### Pointer to Forward Target

The text optimization and full register assignment routines place both relocated and generated text entries into the forward target of the loop. The forward target of a loop (if it exists) is the single block to which the loop passes control after its execution is complete.

To locate the forward target (if any), the loop selection routine BSYONX analyzes the backward connection information (in CMAJOR) for each block that is not in the selected loop. It marks all such blocks that receive control directly from a block

in the selected loop as exit blocks. If only one exit block exists, that block is the forward target of the loop. (The forward target must not be entered from a block not in the loop.) BSYONX saves a pointer to the forward target for use in the subsequent processing of the loop.

If the above condition is not met, the loop does not have a defined forward target.

## Pointers to First and Last Blocks

The pointers to the first and last blocks of the selected loop indicate to the text optimization and full register assignment routines where they are to initiate and terminate their processing. To make these pointers available, and loop selection routine TARGET merely determines the first and last blocks of the selected loop and saves pointers to them for use in the subsequent processing of the loop. To determine the first and last blocks, TARGET searches the statement number chain for the first and last entries having the current loop number. The block associated with those entries are the first and last in the loop.

#### Loop Composite Matrixes

The loop composite matrixes, LMVS, LMVF, and LMVX, provide the text optimization and full register assignment routines with a summary of which operands are defined within the selected loop, which operands are used within that loop, and which operands are busy-on-exit from that loop. (An operand is busy-on-exit from the loop if it is used before it is defined in any path along which control flows from the loop.)

The LMVS matrix indicates which operands are defined within the loop. The loop selection routine BASVAR forms LMVS by combining, via or OR operation, the individual MVS fields in the statement number text entry of every block in the selected loop.

The LMVF matrix indicates which operands are used within the loop. BASVAR forms it by combining, via an OR operation, the individual MVF fields in the statement number text entry of every block in the selected loop.

The LMVX matrix indicates which operands are busy-on-exit from the selected loop. BSYONX forms it during its search for the forward target of the loop. BSYONX examines the text entries of each block that is not in the selected loop and that receives control from a block in that loop. Any operand in the text entries of such a block that is either only used in the block or

used before it is defined is busy-on-exit from the loop. BSYONX sets on the bit in the LMVX matrix that corresponds to the coordinate assigned to each such operand to reflect that it (i.e., the operand) is busy-on-exit from the loop.

#### TEXT OPTIMIZATION

The text optimization process of phase 20 detects text entries within the loop under consideration that do not contribute to the loop's successful execution. These non-essential text entries are either completely eliminated or are relocated to a block outside of the current loop. Because the most deeply-nested loops are presented for optimization first, the number of text entries in the most strategic sections of the object module will approach a minimum.

The processing of text optimization is divided into four logical sections: common expression elimination, forward movement, backward movement, and strength reduction.

- <u>Common expression elimination</u> optimizes the execution of a loop by eliminating unnecessary re-computations of identical arithmetic expressions.
- Forward movement optimizes the execution of a loop by relocating to the forward target computations essential to the module but not essential to the current loop.
- <u>Backward movement</u> optimizes the execution of a loop by relocating to the back target computations essential to the module but not essential to the current loop.
- Strength reduction optimizes the incrementation of DO indexes and the computation of subscripts within the current loop. Modification of the DO increment may allow multiplications to be relocated into the back target. If the DO increment is not busy-on-exit from the loop, it may be completely replaced by a new DO increment that becomes both a subscript value and a test value at the bottom of the DO.

The first three of the above sections are similar in that they examine text entries in strict order of occurrence within the loop.

The last section does not examine individual text entries within the loop; instead, the TYPES table, constructed prior to its execution, is consulted for optimization possibilities. Furthermore, an interaction of entries in the TYPES table

must exist before processing can proceed. The TYPES table contains pointers to type 3, 4, 5, 6, and 7 text entries. The various types, their definitions, and the section(s) of text optimization that process them are outlined in Table 3. Pointers to type 1 and type 2 text entries are not entered into the TYPES table. The reason is that such types have already been processed during backward movement. (Although type 4 text entries are included in the table, they are not optimized by this version of the compiler.)

The following text describes the processing performed by each of the sections of the text optimization. An example illustrating the type of processing of each section is given in Appendix D. These examples should be referred to when reading the text describing the processing of the sections.

#### Common Expression Elimination

The object of common expression elimination, which is carried out by subroutine XPELIM, is to eliminate any unnecessary arithmetic expressions. This is accomplished by eliminating text entries, one at a time, until the entire expression disappears. An arithmetic text entry is unnecessary if it represents a value (calculated elsewhere in the loop) that may be used without modification. A value may be used without modification if, between appearances of the same computation, operands 2 and 3 of the text entry are not redefined. The following paragraphs discuss the processing that occurs during common expression elimination.

Within the current loop, XPELIM examines each uncompleted block (i.e., a block that is not part of an inner loop) for text entries that are candidates for elimination. A text entry is a candidate if it contains an arithmetic, logical, or subscript operator. Once a candidate is found, XPELIM attempts to locate a matching text entry. A text entry matches the candidate if operand 2, operand 3, and the operator of that text entry are identical to those of the candidate. If either operand 2 or 3 of the matching text entry is redefined between that text entry and the candidate, the match is not accepted. The search for the matching text entry takes place in the following locations:

- In the same block as the candidate, between the first text entry and the candidate.
- In a back dominator (see note) of the block in which the candidate resides.

Table 3. Text Entry Types

TYPE	DEFINITION	PROCESSED BY			
Type 1	A text entry having an absolute constant <sup>1</sup> in either the operand 2 or operand 3 position.	Backward Movement			
Type 2	A text entry having stored constants in both the operand 2 and operand 3 positions.	Backward Movement			
Type 3	An inert text entry (i.e., a text entry that is a function of itself and an additive constant; e.g., J=J+1)	Strength Reduction			
Type 4	A subscript text entry				
Type 5	A text entry whose operand 1 (a temporary) is a function of a variable (or temporary) and a constant, and whose operator is multiplicative (*, /, or +).	Strength Reduction			
Type 6	A text entry whose operand 1 (a temporary) is a function of a variable (or temporary) and a constant, and whose operator is additive (+, -, or +).	Strength Reduction			
Type 7	A branch text entry	Strength Reduction			
Absolute constants are those that agree with the definition of numerical constants as					

|¹Absolute constants are those that agree with the definition of numerical constants as | stated in the publication IBM System/360 Operating System: FORTRAN IV.

<sup>2</sup>A stored constant is a variable that is not defined within a loop, and thus its value remains constant throughout execution of that loop.

Note: Only back dominators that are not elements of previously processed loops and that are within the confines of the current loop are considered. The first back dominator considered is the one nearest to the block being processed. The next considered is the back dominator of the nearest back dominator, etc.

When a matching text entry is found, XPELIM performs elimination in the following way:

- If operand 1 of the matching text entry is not redefined between that text entry and the candidate, XPELIM substitutes that operand for operand 2 of the candidate and converts the operator to a store.
- If, on the other hand, operand 1 is redefined, XPELIM generates a text entry to save the value of operand 1 in a temporary and inserts this text entry into text immediately after the matching text entry. It then replaces operand 2 of the candidate with this temporary, and converts the operator to a store.

• Finally, if operand 1 of the candidate is a temporary generated by phase 15, XPELIM replaces all uses of the temporary with the new operand 2 of the candidate and deletes the candidate. Thus, the value of the matching text entry is propagated forward for possible participation in another candidate. This provides the link to the next text item of the complete common expression.

All text entries in the block under consideration are processed in the previously described manner. When the entire block is processed, the next uncompleted block in the loop is selected and its text entries undergo common expression elimination. When all uncompleted blocks in the loop are processed, control is returned to the control routine of phase 20, which passes control to the portion of phase 20 that continues text optimization through forward movement.

The overall logic of common expression elimination is illustrated in Chart 11. An example of common expression elimination is given in Appendix D.

#### Forward Movement

Forward movement, which is carried out by subroutine FORMOV, optimizes a loop by moving text entries from the loop to the forward target of the loop, an area where they are executed less often. If the loop does not have a defined forward target, forward movement is bypassed and backward movement is initiated. Only text entries that are not required in the loop are moved during forward movement. An example of such a text entry is one whose operand 1 is not needed elsewhere in the loop. The following paragraphs describe the processing that occurs during forward movement.

Within the loop currently being optimized, FORMOV examines each uncompleted block in the chain of back dominators of the forward target (starting with the nearest back dominator of the forward target and proceeding as described in common expression elimination) for text entries that are candidates for forward movement. (The block is examined in a bottom-to-top fashion.) A text entry is a candidate for forward movement if:

- The text entry contains an arithmetic or logical operator.
- Operand 1 of the text entry is not used in another text entry in the loop.

When a candidate is found, FORMOV performs forward movement of the candidate in one of two ways:

- If the operands of the candidate are not defined in the text entries between candidate and the forward target, FOR-MOV moves the entire candidate to the beginning of the forward target.
- If an operand of the candidate is defined and if the expression (i.e., operand 2-operator-operand 3) in the candidate contains a variable and temporary, joined by a commutative operator, FORMOV generates a text entry to store the variable in a new temporary. It then replaces the candidate with this text entry, moves the candidate to the forward target, and replaces the variable with a reference to the new temporary.

All the text entries in the block under consideration are processed in the previously described manner. When the entire block is processed, the next uncompleted block in the loop that is also a back dominator of the forward target is selected and its text entries undergo forward movement. When all uncompleted blocks that are back dominators of the forward target and within the confines of the loop are proc-

essed, control is returned to the control routine of phase 20, which passes control to the portion of phase 20 that continues text optimization through backward movement.

The overall logic of forward movement is illustrated in Chart 12. An example of forward movement is given in Appendix D.

#### Backward Movement

Backward movement, which is performed by subroutine BACMOV, moves text entries from a loop to an area that is executed less often, the back target of the loop. During backward movement, each uncompleted block in the loop being processed is examined for text entries that are candidates for backward movement. To be a candidate for backward movement, a text entry must:

- Contain an arithmetic or logical operator.
- Have operands 2 and 3 that are not defined within the loop.

When a candidate is found, BACMOV carries out backward movement of that candidate in one of two ways:

- If operand 1 of the candidate is not busy-on-exit from the back target of the loop and if operand 1 of the candidate is not defined elsewhere in the loop, BACMOV moves the entire candidate to the back target of the loop. (An operand is not busy-on-exit from the back target if that operand is defined in the loop before it is used.)
- If operand 1 of the candidate is busyon-exit from the back target of the loop or if it is defined elsewhere in the loop, BACMOV generates a text entry to perform the computation of the expression in the candidate and store the result in a new temporary. It moves this text entry to the end of the back target of the loop and then replaces the expression in the candidate with operand 1, the new temporary, of the generated text entry.

All the text entries in the block under consideration are processed in the previously described manner. When the entire block is processed, the next uncompleted block in the loop is selected and its text entries undergo backward movement. When all uncompleted blocks in the loop are processed, control is returned to the control routine of phase 20, which passes control to the portion of phase 20 that continues text optimization through strength reduction.

57

The overall logic of backward movement is illustrated in Chart 13. An example of backward movement is given in Appendix D.

Two additional optimization processes are performed concurrently with backward movement. They are the elimination of simple stores and of arithmetic expressions that appear in text entries and are functions of integer constants.

Elimination of Simple Stores: BACMOV removes unnecessary simple stores (i.e., text entries of the form "operand 1 = operand 2") from the block that is currently undergoing backward movement. The following paragraphs describe the processing that occurs during simple-store elimination.

During the scan of each uncompleted block for text entries to be moved to the back target, BACMOV checks for simple stores that are candidates for elimination. A simple store is a candidate for elimination if its operand 1 is a variable.

When a candidate is found, BACMOV examines the characteristics of its operands to determine if the candidate can be eliminated. The various combinations of operand characteristics that permit a candidate to be eliminated are given in Table 4. If the

characteristics of the operands of the candidate conform to any one of these ten combinations, BACMOV eliminates the candidate.

It does this by replacing the uses of operand 1 (of the candidate to be eliminated) with operand 2 of the candidate in text entries between either:

- The candidate and the first redefinition of either operand.
- The candidate and the end of the block (i.e., if a redefinition of either operand does not occur).

BACMOV then deletes the candidate. An example of simple-store elimination is illustrated in Appendix D.

Elimination of Text Entry Expressions Involving Integer Constants: During the scan of a block for text entries to be moved to the back target, BACMOV also checks for text entries whose operators are arithmetic and whose operands 2 and 3 are both integer constants. When such a text entry is found, BACMOV eliminates the arithmetic expression in the text entry by:

Calculating the result of the expression.

Table 4. Operand Characteristics That Permit Simple-Store Elimination

	and 1 -on-exit block	refined	redefined		defined below  before redef-	Operand 1 redefined be- low between redefini- tion of operand 2 and first use of operand 1 that follows redefini- tion of operand 2	
1.	No	No	No	X	X	X	
2.	No	Yes	No	X	X	X	
3.	Yes	Yes	No	X	X	Х	
4.	No	No	Yes	No	X	Х	
5.	No	Yes	Yes	No	Z	Х	
6.	No	Yes	Yes	Yes	Yes	Х	
7.	No	Yes	Yes	Yes	No	Yes	
8.	Yes	Yes	Yes	No	Z.	X	
9.	Yes	Yes	Yes	Yes	Yes	X	
10.	Yes	Yes	Yes	Yes	No .	Yes	

X = condition cannot exist because of previous characteristics of operands.

Z = characteristic is irrelevant.

- Creating a new dictionary entry for the result, which is a constant.
- Replacing the arithmetic expression with the result.

The text entry is thereby reduced to a simple store, which may be eliminated by simple-store elimination.

## Strength Reduction

Strength reduction, which is performed by subroutine REDUCE, optimizes loops that are controlled by logical IF statements. (DO loops are converted to loops controlled by logical IF statements during Phase 10 processing.) Such loops are optimized by modifying the expression (e.g., J≤20) in the IF statement; this enables certain text entries to be moved from the loop to the back target of the loop, an area of lower frequency of execution. The processing of strength reduction is divided into two sections:

- Elimination of multiplicative text.
   Elimination of additive text.

Both of these sections perform strength reduction, but each has a separate set of criteria for considering a loop as a candidate for reduction. However, the manners in which these sections implement reduction are essentially the same.

Elimination of Multiplicative Text: eliminate multiplicative text, REDUCE examines the loop being processed to determine if it is a candidate for strength reduction. The loop is a candidate if:

- The loop contains an inert text entry (a type 3 text entry).
- Operand 1 of the inert text entry is used in another text entry (in the loop) whose operator indicates multiplication and whose other used operand is a constant¹ (a type 5 entry).
- Operand 1 of the inert text entry is the variable appearing in the expression of the logic IF statement that controls the loop.

If the loop is a candidate, REDUCE implements strength reduction in one of two ways:

If the constants in the inert text entry and the multiplicative text entry are both absolute constants, REDUCE:

This other text entry is referred to as a multiplicative text entry.

- Calculates a new constant equal to the product of the absolute constants.
- Generates another inert text entry and inserts it into the loop immediately after the original inert text entry. The additive constant in this text entry is K.
- Modifies the expression in the logical IF by:
  - Replacing the branch variable (see note) with operand 1 of the generated inert t.ext. entry.
  - Replacing the branch constant (see note) with a constant equal to the product of the branch constant and K.
- Deletes the original inert text entry if operand 1 of that text entry is not busy-on-exit from the loop.
- multiplicative text Moves the entry to the back target of the loop.
- Replaces operand 1 of the multiplicative text entry with operand 1 of the generated inert text entry.
- Replaces the uses of operand 1 of the multiplicative text entry that remain in the loop with operand 1 of the generated inert text entry.

Note: The branch variable is the variable in the expression of the logical IF that is tested to determine if the loop is to be reexecuted. The branch constant is the constant to which the branch variable is compared. example, IF (J≤3) where J is the branch variable and 3 is the branch constant.

If either of the constants in the inert text entry or the multiplicative text entry is a stored constant, REDUCE performs similar processing to that described above. However, prior to generating the inert text entry, it generates two additional text entries and places them into the back target of the loop. The first text entry multiplies the two constants. Operand 1 of this text entry becomes the additive constant in the generated inert text entry. The second text entry multiplies operand 1 of the first generated text entry by the branch constant. Operand 1 of the second text entry becomes the new branch constant of the logical IF.

If additional multiplicative text entries exist within the loop, the above process is repeated. Repetitive processing of this type results in a number of generated inert text entries, which may be eliminated from the loop by the processing of the second section of strength reduction.

Elimination of Additive Text: To eliminate additive text, REDUCE examines the loop being processed to determine if it is a candidate for strength reduction. The loop is a candidate if:

- The loop contains an inert text entry (type 3).
- Operand 1 of the inert text entry is used in the loop in another text entry whose operator indicates addition¹ (type 6).

If the loop is a candidate, the processing performed by REDUCE to eliminate the additive text entry is essentially the same as that performed to eliminate a multiplicative text entry.

The overall logic of strength reduction is illustrated in Chart 14. An example showing both methods of strength reduction is given in Appendix D.

# FULL REGISTER ASSIGNMENT DURING COMPLETE OPTIMIZATION

During complete optimization, full register assignment is carried out on module loops, rather than on the entire module, as is the case for intermediate optimization. Regardless of whether a loop or the entire module is being processed, the full register assignment routines operate essentially in the same manner. However, the full optimization effect of register assignment, when carried out on a loop-by-loop basis, is more pronounced. Because the most deeply-nested loops are presented for full register assignment first, the number of register loads in the strategic sections of the object module will approach a minimum. The processing of a loop by full register assignment differs from its processing of the entire module only in the area of global assignment. understanding of the processing performed on a loop, other than global assignment, can be derived from the previous discussion

of full register assignment (refer to "Full Register Assignment"). Global assignment for a loop is described in the following text.

When processing a loop, the global assignment routine (GLOBAS) incorporates into the current loop, wherever possible, the global assignments made to items (i.e., operands and base addresses) in previously processed loops. It does this to ensure that the same register is assigned in both loops if an item eligible for global assignment in the current loop was globally assigned in a previously processed loop.

Before the global assignment routine assigns an available register to the most active item of the current loop, it determines whether that item was globally assigned in a previously processed loop. (As global assignment is carried out on each loop, all global assignments for that loop are recorded and saved for use when the next loop is considered.) If the item was not globally assigned in a previously processed loop, GLOBAS assigns it the first available register. If the item was globally assigned in a previously processed loop, the global assignment routine then determines whether the register assigned to the item in the previously processed loop is currently available. If that register is available, GLOBAS also globally assigns to the same item in the current loop. If the register is not available, the global assignment of that item in the previously processed loop cannot be incorporated into the current loop. therefore assigns the item an available register different from that assigned to it in the previously processed loop. GLOBAS selects the eligible item with the next highest activity in the current loop and treats it in the same manner. Processing continues in this fashion until the supply of eligible items or the supply of available registers is exhausted.

As each global assignment is made to an active item, GLOBAS checks to determine whether or not that item is busy-on-exit from the back target of the loop. If the item is busy-on-exit, GLOBAS generates a text entry to load that item into the assigned register and inserts it into the back target of the loop. The load is required to guarantee that the item is in a register and available for subsequent use during loop execution. If the item is not-busy-on-exit, the load text item is not required. If any globally assigned item is defined within the loop and is also busy-on-exit from the loop, GLOBAS generates a text entry to store that item on exit from the loop. The generated store is needed to preserve the value of such an operand for

<sup>\*</sup>This text entry is referred to as an additive text entry.

use when it is required during the execution of an outer loop.

GLOBAS records all global assignments made for the current loop for use in the subsequent updating scan (see "Full Register Assignment") and also for incorporation, wherever possible, into subsequently processed loops.

# BRANCHING OPTIMIZATION DURING COMPLETE OPTIMIZATION

During complete optimization, branching optimization is carried out in the same manner as during intermediate optimization. After all loops have undergone full register assignment, BLS is given control to calculate the size of each block. When the sizes of all blocks have been calculated, subroutine LYT uses the block size information to determine the blocks that can be branched to by means of RX-format branch instructions.

## PHASE 25

Phase 25 produces an object module from the compined output of the preceding phases of the compiler. An object module consists of four elements:

- Text information.
- External symbol dictionary.
- Relocation dictionary.
- Loader END record.

The text information (instructions and data resulting from the compilation) is in a relocatable machine language form. It may contain unresolved external symbolic cross references (i.e., references to symbols that do not appear in the object module). The external symbol dictionary contains the information needed to resolve the external symbolic cross references appearing in the text information. The relocation dictionary contains the information needed to relocate the text information needed to relocate the text information for execution. The END record informs the linkage editor of the length of the object module and the address of its main entry point.

An object module resulting from a compilation consists of a single control section, unless common blocks are associated with the module. An additional control section is included in the module for each common block.

The object module produced by Phase 25 is recorded on the SYSLIN data set if the LOAD option is specified by the FORTRAN programmer, and on the SYSPUNCH data set if the DECK option is specified. If the LIST

option is specified, Phase 25 develops and records on the SYSPRINT data set an assembler language listing of the instructions and data of the object module. Error messages produced during phase 25 (if any) are also recorded on the SYSPRINT data set.

#### TEXT INFORMATION

Text information consists of the machine language instructions and data resulting from the compilation. Each text information entry (a TXT record) constructed by phase 25 can contain up to 56 bytes of instructions and data, the address of the instructions and data relative to the beginning of the control section, and an indication of the control section that contains them. A more detailed discussion of the use and format of TXT records is given in the publication IBM System/360 Operating System: Linkage Editor, Program Logic Manual.

The major portion of phase 25 processing is concerned with text information construction. In building text information, phase 25 obtains each item that is to be placed into text information, converts the item to machine language form wherever necessary, enters the item into a TXT record, and places the relative address of the item into the TXT record.

Phase 25 assigns relative addresses by means of a location counter, which is continually updated to reflect the location at which the next item is to be placed into text information. Whenever phase 25 begins the construction of a new TXT record, it inserts the current value of the location counter into the address field of the TXT record. The address field of the TXT record thereby indicates the relative address of the instructions and data that are placed into the record.

Figure 11 shows the layout of storage that Phase 25 assumes in setting up text information.

Phase 25 constructs text information by:

- Reserving adcon table entries for the referenced statement numbers of the module.
- Entering the constants of the source module into TXT records.
- Reserving storage within text information for the variables and arrays of the module.
- Translating FORMAT statements (i.e., phase 10 format text) to a form recognizable by IHCFCOMH and entering the

translated statements into TXT records. (IHCFCOMH, a member of the operating system library (SYS1.FORTLIB), performs object-time implementation of I/O statements. IHCFCOMH is explained in Appendix E.)

- Converting NAMELIST statements (i.e., phase 10 namelist text) to object-time namelist dictionaries, which are used by IHCFCOMH to implement READ-WRITE statements using NAMELIST statements.
- Generating the main program or subprogram initialization instructions and entering them into TXT records.
- Completing the processing of the adcon table entries and entering the resultant entries into TXT records.
- Assigning the initial values, as specified, to the variables and arrays appearing in phase 15 data text.
- Generating the prologue and epilogue instructions for a subprogram and entering these instructions into TXT records.
- Converting phase 15/20 standard text into System/360 machine code and entering the code into TXT records.




Figure 11. Storage Layout for Text Information Construction

Chart 21 shows the logic of phase 25 processing, down to, but not including, conversion of text to machine code.

# Adcon Table Entry Reservation

Prior to beginning its construction of text information, subroutine LYT1 reserves address constants for the referenced statement numbers of the module and for the statement numbers appearing in computed GO TO statements. The address constants are reserved so that the relative addresses of the statements associated with such statement numbers can be recorded, and subsequently obtained during execution of the object module, when branches to those statements are required.

To reserve address constants for statement numbers, subroutine LYT1 scans the chain of statement number entries in the statement number/array table. For each encountered statement number that is referenced, LYT1 inserts into the appropriate field of the associated statement number entry a pointer to the next available entry in the adcontable. The actual value to be placed into the address constant set aside for a statement number is determined during text conversion (a subsequent phase 25 process), when the text representation of that statement number is encountered.

Note: If branching optimization is being implemented, LYT1 only reserves address constants for statement numbers that are associated with text blocks that can not be branched to via RX-format branch instructions.

After all statement numbers are processed, address constants are likewise reserved for the statement numbers appearing in computed GO TO statements. LYT1 scans the branch table chain (refer to Appendix A, "Branch Table"), and sets aside an entry the ADCON table for each statement number for which a branch table entry was constructed. It also records a pointer to the address constant reserved for each fall through statement number in the initial branch table entry for that statement num-LYT1 does not record pointers to the ber. address constants set aside for the actual statement numbers of the computed GO TO statements in their associated standard branch table entries. The values to be into the address constants for statement numbers in computed GO TO statements are also determined during text conversion.

# Constant Processing

Subroutine INITIL obtains the constants of the source module from their information table entries and places them into text

information via TXT records. The address field of each such record specifies relative addresses for the constants that correspond to the relative addresses assigned to them by CORAL in Phase 15.

### Variable and Array Processing

Subroutine INITIL reserves storage within text information for the variables and
arrays of the module between the last
constant and the first translated FORMAT
statement, or the first object-time namelist dictionary, if FORMAT statements do
not exist in the module. To accomplish
this, INITIL assigns to the first translated FORMAT statement (or object-time
namelist dictionary) a relative address
equal to the number of bytes occupied by
the constants, variables, and arrays of the
module.

#### FORMAT Statement Processing

If the source module contains READ/WRITE statements requiring FORMAT statements, the associate phase 10 format text must be put into a form recognizable by IHCFCOMH. Subroutine FORMAT develops the necessary form by obtaining the phase 10 intermediate text representation of each FORMAT statement, and translating each element (e.g., H format code and field count) of the statement according to Table 5. FORMAT enters the translated statement along with its relative address into TXT records. It also

inserts the relative address of the translated statement into the address constant for the statement number associated with the FORMAT statement.

#### NAMELIST Statement Processing

If the source module contains READ/WRITE statements using NAMELIST statements, subroutine NLIST converts phase 10 namelist text to object-time namelist dictionaries. The object-time namelist dictionaries provide IHCFCOMH with the information required to implement READ/WRITE statements using namelists (refer to Appendix A, "Namelist Dictionaries"). The dictionary developed for each list in a NAMELIST statement contains the following:

- An entry for the namelist name.
- Entries for the variables and arrays associated with the namelist name.
- An end mark of zeros terminating the list.

Each entry for a variable contains the name, mode (e.g., integer\*2 or real\*4), and relative address of the variable. Both the address and the mode are obtained from the dictionary entry for the variable.

Each entry for an array contains the name of the array, the mode of its elements, the relative address of its first

Table 5. FORMAT Statement Translation

FORMAT		Translated Form (in hexadecimal)			
Specification	Description	1st byte	2nd byte	3rd byte	
	beginning of statement	02			
n(	group count	04	n	i	
n	field count	j 06	n	İ	
nP	nP scaling factor		n*	ĺ	
Fw.d	F-conversion	I OA	w	i d	
Ew.d	E-conversion	0C	w	d	
Dw.d	D-conversion	0E	W	d	
<b>W</b> I	I-conversion	10	W	İ	
${f Tn}$	column set	12	n	Ĺ	
Aw	A-conversion	14	W	ĺ	
Lw	L-conversion	16	w	İ	
nX	skip or blank	18	n	1	
nH $t$ ex $t$	1	ĺ		İ	
or	literal data	1A	n	text	
'text'	Ì	ĺ		ĺ	
)	group end	1C			
/	record end	1E		ĺ	
Gw.d	G-conversion	20	w	<b>i</b> đ	
	end of statement	22	ĺ	Ì	
Zw	Hexadecimal conversion	24	w	ĺ	

\*The first hexadecimal bit of the byte indicates the scale factor sign (0 if positive, 11 if negative). The next seven bits contain the scale factor magnitude.

element, and the information needed to locate a particular element of the array. NLIST obtains the above information, excluding the array name, from the information table.

NLIST places the entries of the namelist dictionary along with their relative addresses into TXT records. It also places the relative address of the beginning of the namelist dictionary into the address constant for the namelist name.

#### Initialization Instructions

Phase 25 generates the machine instructions for entry into a main program, a subprogram, or a subprogram secondary entry point. These instructions are referred to as initialization instructions and are divided into three catagories:

- Main program entry coding, which is generated by subroutine ATTACH.
- Subprogram main entry coding, which is generated by subroutine SUBR.
- Subprogram secondary entry coding, which is generated by subroutine ENTRY.

Once generated, these instructions are entered into TXT records.

Main Program Entry Coding: The initialization instructions generated by subroutine ATTACH for a main program perform the following functions:

- Save the contents of general registers 14 through 12.
- Load the reserved registers with their associated addresses. (The address loaded into register 13 is that of the save area. The address loaded into register 11, if reserved, is that of the save area plus 4096 bytes. The address loaded into register 10, if reserved, is that of the save area plus 8192 bytes. The address loaded into register 9, if reserved, is that of the save area plus 12288 bytes.)
- Load the address of the main program save area into register 4, and store register 4 into the save area of the calling program.
- Save register 13 in the new save area.
- Load register 15 with the address of IHCFCOMH.
- Branch and link to subroutine IBFINT (arithmetic interruption subroutine of IHCFCOMH) so that it can set the interruption mask.

- Load register 13 from register 4.
- · Branch to apparent entry point.
- Load register 15 with the address of IHCFCOMH.
- Branch and link to STOP entry point in IHCFCOMH.
- Constant for STOP 0.
- Set up a save area that receives the contents of the main program registers, if a subprogram is called.
- Set up the address constants to be loaded into the reserved registers.

Note: At execution time, subroutine IBFINT is given control to set the interruption mask.

Subprogram Main Entry Coding: The initialization instructions generated by subroutine SUBR for the main entry point into a supprogram perform the following functions:

- Save the contents of general registers 14 through 12.
- Load the addresses of the prologue and epilogue of the subprogram into registers. (For an explanation of prologue and epilogue, refer to "Prologue and Epilogue Generation.")
- Load the reserved registers with their associated addresses.
- Load the address of the save area of the subprogram into register 13.
- Save the address of the save area of the calling routine and the address of the epilogue of the subprogram in the save area of the subprogram.
- Branch to the prologue.
- Set up a save area in which the contents of the registers used by the subprogram are saved, should that subprogram, in turn, call another subprogram.
- Set up address constants in which the addresses of the prologue and epilogue of the subprogram and the addresses to be placed into the reserved registers are inserted.

Subprogram Secondary Entry Coding: The initialization instructions for a subprogram secondary entry point are essentially the same as those required for the main entry point. For this reason, phase 25 makes use of a number of the initialization

instructions for the main entry point in processing secondary entry points.

Main entry point initialization instructions that precede and include the instruction that loads the prologue and epilogue addresses cannot be used, because each secondary entry point has its own associated prologue and epilogue. Therefore, for secondary entry points, subroutine ENTRY generates initialization instructions that perform the following functions:

- Save the contents of general registers 14 through 12.
- Load the addresses of the prologue and epilogue of the secondary entry point into registers.
- Branch to the subprogram main entry point initialization instruction that loads the reserved registers with their associated addresses.
- Set up address constants in which the addresses of the prologue and epilogue of the secondary entry point are placed.

Subprogram secondary entry coding does not occupy storage within the "Initialization Instructions" section of text information (see Figure 11). That section is reserved for:

- Main program entry coding, if the source module being compiled is a main program.
- Subprogram main entry coding, if a subprogram is being compiled.

The initialization instructions for secondary entry points are generated by subroutine ENTRY when the text representation of an ENTRY statement is encountered during the processing of intermediate text. These instructions reside in the "Instructions" section of text information.

## Adcon Table Processing

Entries in the compile-time adcon table consist of the true address constants (base addresses) assigned by CORAL for local constants and variables and for common variables, pointers to information table entries for arguments and external reference address constants, temporaries and constants generated by phase 20, and reserved address constants, which are set aside for statement numbers. The output that the phase 25 subroutine NADOUT generates for the object-time adcon table consists of TXT records and RLD records in the case of true address constants. The RLD records provide the information needed to

relocate the true address constants. (A type 5 ESD is output for each common block.) For argument address constants, NADOUT obtains the relative addresses of the arguments from their information table entries and places them into TXT records. It also includes RLD records for them. For an external reference address constant, NADOUT also includes a type 2 ESD record in addition to the TXT and RLD records. NADOUT outputs temporaries and generated constants in TXT records. It does not accompany them with RLD records.

NADOUT does not process address constants for statement numbers and for statement numbers appearing in computed GO TO statements at this time. However, it reserves storage for them within the "address constants" section of text information. It does this by incrementing the location counter by the number of address constants set aside for such items times four. The value of the updated location counter is then assigned as the relative address of the "prologue" if a subprogram is being compiled or of the "instructions" if a main program is being compiled.

As previously stated, the values to be placed into the address constants for statement numbers and statement numbers in computed GO TO statements are determined during text conversion, when that process encounters the END statement.

## Phase 15 Data Text Processing

The phase 25 subroutine DATOUT assigns the initial values specified for variables and arrays in phase 15 data text in the following manner:

- The relative address of the variable or array to be assigned an initial value or values is obtained and placed into the address field of a TXT record.
- 2. Each constant (one per variable) that has been specified as an initial value for the variable or array is then obtained and entered into the TXT record. (A number of TXT records may be required if an array is being processed.)

Such action effectively assigns the initial value, because the relative address of the initial value has been set to equal the relative address of its associated variable or array element.

### Prologue and Epilogue Generation

Phase 25 generates the machine code: (1) to transmit parameters to a subprogram, and (2) to return control to the calling rou-

tine after execution of the subprogram. Parameters are transmitted to the subprogram by means of a prologue. Return is made to the calling routine by means of an epilogue. Prologues and epilogues are provided for subprogram secondary entry points as well as for the main entry point.

<u>Proloque:</u> A prologue (generated by subroutine PROLOG) is a series of load and store instructions that transmit the values of "call by value" parameters and the addresses of "call by name" parameters to the subprogram. (These parameters are explained in the publication <u>IBM System/360 Operating System: FORTRAN IV.)</u>

When subroutine PROLOG generates a prologue, it enters the prologue into TXT records and inserts its relative address into the address constant reserved for the prologue address during the generation of initialization instructions.

Epiloque: An epilogue (generated by subroutine EPILOG) is a series of instructions that (1) return to the calling routine the values of "call by value" parameters (if any), (2) restore the registers of the calling routine, and (3) return control to the calling routine. (If "call by value" parameters do not exist, an epilogue consists of only those instructions required to restore the registers and to return control.)

When subroutine EPILOG generates an epilogue, it enters the epilogue into TXT records and inserts its relative address into the address constant reserved for the epilogue address during the generation of initialization instructions. (When phase 25 encounters the text representation of a RETURN statement, a branch to the epilogue is generated.)

Residence of Proloques and Epiloques: The prologues and epilogues for secondary entry points do not reside in the "Prologue and Epilogue" section of text information (see Figure 11). This section is reserved for the prologue and epilogue of the main entry point. The prologue and epilogue for a secondary entry point into a subprogram are generated immediately after the secondary entry coding for the secondary entry point, and reside in the "Instructions" section of the text information following the secondary entry coding.

#### Text Conversion

The final function of phase 25 is the conversion of intermediate text into Operating System/360 machine code. (The text conversion process is controlled by subroutine MAINGN.) In converting the text, phase 25 obtains each text entry and,

depending upon the nature of the operator in the text entry, passes control to one of seven processing paths to convert the text entry.

The seven processing paths are:

- Statement Number Processing.
- ENTRY Statement Processing.
- I/O Statement Processing.
- CALL Statement Processing.
- Code Generation.
- RETURN Statement Processing.
- END Statement Processing.

The logic of text conversion is illustrated in Chart 22.

STATEMENT NUMBER PROCESSING: When the operator of the text entry indicates a statement number, MAINGN passes control to subroutine LABEL. LABEL then inserts the current value of the location counter, which is the relative address of the statement associated with the statement number, into the address constant for the statement number. When the associated statement is converted to machine code and placed into text information, it resides at an address equal to the value placed into the address constant. All branches to that statement are effected through the use of the address constant.

Note: If branching optimization is being implemented, only statement number that can not be branched to via RX format branch instructions (i.e., statement numbers that are not within the range of registers 13, 11, 10, and 9) are processed as described above.

After the relative address has been placed into the address constant for the statement number, subroutine LABEL determines if that statement number appears in a computed GO TO statement. If it does, LABEL also inserts the relative address into the appropriate field of the branch table entry, or entries, for that statement number. The relative address recorded in the branch table entry is placed into the storage reserved for it within text information (refer to "Adcon Table Processing") when the text representation of the END statement is encountered.

ENTRY STATEMENT PROCESSING: When the operator of an intermediate text entry indicates an ENTRY statement, subroutine MAINGN passes control to subroutines ENTRY, PROLOG, and EPILOG. These subroutines generate the following for the subprogram secondary entry point:

 Subprogram secondary entry coding (refer to the section "Initialization Instructions"). • Prologue and epilogue (refer to "Prologue and Epilogue Generation").

The machine code instructions that constitute the above are entered into TXT records.

I/O STATEMENT PROCESSING: When the operator of the text entry indicates an I/O statement, an I/O list item, or the end of an I/O list, MAINGN passes control to subroutine IOSUB, which generates an appropriate calling sequence to IHCFCOMH to perform, at object-time, the indicated operation.

The calling sequence generated for an I/O statement depends on the type of the statement (e.g., READ, BACKSPACE). The calling sequence generated for an I/O list item depends on the I/O statement type with which the list item is associated and on the nature of the list item, i.e., whether the item is a variable or an array. The calling sequence generated for an end of an I/O list depends on whether the end I/O list operator signals:

- The end of an I/O list associated with a READ/WRITE requiring a FORMAT statement.
- The end of an I/O list associated with a READ/WRITE not requiring a FORMAT statement.

Once the calling sequence is generated, subroutine IOSUB enters it into TXT records.

CALL STATEMENT PROCESSING: When the operator of the text entry indicates a CALL statement, MAINGN passes control to subroutine CALLER to generate a standard directlinkage calling sequence, which uses general register 1 as the argument register. The argument list is located in the adcont able in the form of address constants. Each address constant for an argument contains the relative address of the argument. CALLER enters the calling sequence into TXT records.

CODE GENERATION: Code generation converts text entries having operators other than those for statement numbers and ENTRY, CALL, I/O, RETURN, and END statements into System/360 machine code. To convert the text entry, code generation uses four arrays and the information in the text entry. The four arrays are:

- Register array. This array is reserved for register and displacement information.
- Directory array. This array contains pointers to the skeleton arrays and the

bit strip arrays associated with operators in text entries that undergo code generation.

- Skeleton array. A skeleton array exists for each type of operator in an intermediate text entry that is to be processed by code generation. The skeleton array for a particular operator consists of all the machine code instructions, in skeleton form and in proper sequence, needed to convert the text entry containing the operator into machine code. These instructions are used in various combinations to produce the desired object code. (The skeleton arrays are shown in Appendix C.)
- Bit strip array. A bit strip array exists for each type of operator in a text entry that is to undergo code generation. The bit strip array for a particular operator contains strips of bits. One strip is selected for each conversion involving the operator. The bits in each strip are preset (either on or off) in such a fashion that when the strip is matched against the skeleton array, the strip indicates the combination of instructions that is to be used to convert the text entry. (The bit strip arrays are shown with their associated skeleton arrays in Appendix C.)

In <u>code generation</u>, the actual base registers and operational registers (i.e., registers in which calculations are to be performed), assigned by phase 20 to the operands of the text entry to be converted to machine code, are obtained from the text entry and placed into the register array. Any displacements needed to load the base addresses of the operands are also placed into the register array. The displacements referred to in this context are the displacements of the base addresses of the operands from the start of the adcon table that contains the base addresses. These displacements are obtained from the information table entries for the operands. This action is taken to facilitate subsequent processing.

The operator of the text entry to be converted is used as an index to the directory array. The entry in this directory array, which is pointed to by the operator index, contains pointers to the skeleton array and the bit strip array associated with the operator.

The proper bit strip is then selected from the bit strip array. The selection depends on the status of operand 2 and operand 3 of the text entry. This status is set up by phase 20 and is indicated in the text entry by four bits (see Appendix

A, "Phase 20 Intermediate Text Modifications"): the first two bits indicate the status of operand 2; the second two bits indicate the status of operand 3.

The status of operand 2 and/or operand 3 can be one of the following:

- on The operand is in main storage and is to remain there after the present code generation. Therefore, if the operand is loaded into a register during the present code generation, the contents of the register can be destroyed without concern for the operand.
- 01 The operand is in main storage and is to be loaded into a register. The operand is to remain in that register for a subsequent code generation; therefore, the contents of the register are not to be destroyed.
- 10 The operand is in a register as a result of a previous code generation. After the register is used in the present code generation process, its contents can be destroyed.
- 11 The operand is in a register and is to remain in that register for a subsequent code generation. The contents of the register are not to be destroyed.

This four bit status field is used as an index to select a bit strip from the bit strip array associated with the operator. The combination of instructions indicated in the bit strip conforms to the operand status requirements: i.e., if the status of operand 2 is 11, the generated instructions make use of the register containing operand 2 and do not destroy its contents. The combination, however, excludes base load instructions and the store into operand 1.

Once the bit strip is selected, it is moved to a work area. The strip is modified to include any required base load instructions. That is, bits are set on in the appropriate positions of the bit strip such that, when the strip is matched to the skeleton array, the appropriate instructions for loading base addresses are included in the object code. The skeletons for these load instructions are part of the skeleton array.

The code generation process determines if the base address of operand 2 and/or operand 3 must be loaded into a register by examining the status of these base addresses in the text entry. Such status is indicated by four bits: the first two bits indicate the status of the base address of

operand 2; the second two bits indicate the status of the base address of operand 3. If this status field indicates that a base address is to be loaded, the appropriate bit in the bit strip is set on. (The bit to be operated upon is known, because the format of the skeleton array for the operator is known.)

Before the actual match of the bit strip to the skeleton array takes place, the code generation process determines:

- If the base address of operand 1 must be loaded into a register.
- If the result produced by the actual machine code for the text entry is to be stored into operand 1.

This information is again indicated in the text entry by four bits: the first two bits indicate the status of the base address of operand 1; the second two bits indicate whether or not a store into operand 1 is to be included as part of the object code. If the base address of operand 1 is to be loaded and/or if operand 1 is to be stored into, the appropriate bit(s) in the bit strip is set on.

The bit strip is then matched against the skeleton array. Each skeleton instruction corresponding to a bit that is set on in the bit strip is obtained and converted to actual machine code. The operation code of the skeleton instruction is modified, if necessary, to agree with the mode of the operand of the instruction. The mode of the operand is indicated in the text entry. The symbolic base, index, and operational registers of the skeleton instructions are replaced by actual registers. The base and operational registers to be used are contained in the register array. If an operand is to be indexed, the index register to be used is obtained. (The index register is saved during the processing of the text entry whose operand 1 represents the actual index value to be used.) The displacement of the operand from its base address, if needed, is obtained from the information table entry for the operand. (The contents of the displacement field are added to this displacement if a subscript text entry is being processed.) These elements are then combined into a machine instruction, which is entered into a TXT record. (If the skeleton instruction that is being converted to machine code is a base load instruction, the base address of the operand is obtained from the object-time adcon table. The register (13) containing the address of the adcon table and the displacement of the operand's base address from the beginning of the adcon table are contained in the register array.)

Branch Processing: The code generation
portion of phase 25 generates the machine code instructions to complete branching optimization. The processing performed by code generation, if branching optimization is being implemented, is essentially the same as that performed to produce an object module in which branching is not optimized. before a skeleton instruction (corresponding to an on bit in the selected and modified bit strip) is assembled into a machine code instruction, code generation determines if that instruction either:

- Loads into a register the address of an instruction to which a branch is to be made and which is displaced less than 4096 bytes from the address in a reserved register1.
- Is an RR-format branch instruction that oranches to an instruction that is displaced less than 4096 bytes from the address in a reserved register<sup>2</sup>.

Note: A load candidate usually immediately precedes a branch candidate in the skeleton array.

Code generation determines instruction to be branched to is displaced less than 4096 bytes from an address in a reserved register by interrogating an indicator in the statement number entry for the statement number associated with the block containing the instruction to be branched This indicator is set by phase 20 to reflect whether or not that block is displaced less than 4096 bytes from an address in a reserved register.

The completion of branching optimization proceeds in the following manner. If a skeleton instruction corresponding to an on bit in the bit strip is a load condidate, it is not included as part of the instruction sequence generated for the text entry If a consideration. skeleton instruction corresponding to an on bit in the bit strip is a branch candidate, it is converted to an RX-format branch instruction. The conversion is accomplished by replacing operand 2 (a register) of the branch candidate with an actual storage address of the form D (0,Br). D represents the displacement of the instruction (to be branched to) from the address that is in the appropriate reserved register (Br).

If the instruction to be branched to is the first in the text block, both the displacement and the reserved register to

This type of text entry is subsequently referred to as a load candidate. <sup>2</sup>This type of text entry is subsequently

referred to as a branch candidate.

used for the RX-format branch are obtained from the statement number entry associated with the block containing the instruction. (This information is placed into the statement number entry phase 20 processing.)

If the instruction to be branched to is one that is subsequently to be included as part of the instruction sequence generated for the text entry under consideration3, the displacement of the instruction from the address in the appropriate reserved register is computed and used as the displacement of the RX-format branch instruction. The reserved register used in such a case is the one indicated in the statement number entry associated with the block containing the text entry currently being processed by code generation.

RETURN STATEMENT PROCESSING: operator of the text entry indicates a RETURN statement, MAINGN passes control to subroutine RETURN, which generates a branch to the epilogue. The epilogue address is obtained from the subprogram save area. The address of the epilogue is placed into the save area during the execution of either the subprogram main entry coding or the subprogram secondary entry coding (refer to the section "Initialization the subprogram Instructions").

END STATEMENT PROCESSING: When the operator of the text entry indicates an END statement, MAINGN passes control to subroutine END, which completes the processing of the module by entering the address constants (i.e., relative addresses) statement numbers and statement numbers appearing in computed GO TO statements into text information and by generating loader END loader record.

Subroutine END enters the address constant (i.e., relative address) for each statement number and for each statement number in a computed GO TO statement into a TXT record. The address inserted into each such record places the address constant into the storage reserved for it during ADCON table processing.

The loader END record must be the last record of the object module. Its functions are to signal the end of the object module and to inform the linkage editor of the size (in bytes) of the control section and the address of the main entry point of the control section.

<sup>3</sup>Skeleton arrays for certain operators contain RR format branch instructions that transfer control to other instructions of that skeleton.

#### EXTERNAL SYMBOL DICTIONARY

The external symbol dictionary contains entries for external symbols that are defined or referred to within the module. An external symbol is one that is defined in one module and referred to in another. One external symbol dictionary entry (an ESD record) is constructed by phase 25 for each external symbol it encounters. The entry identifies the symbol by indicating its type and location within the module. The ESD records constructed by phase 25 are:

- ESD-0 This is a section definition record for the source module being compiled.
- ESD-1 This record defines an entry point for the source module being compiled.
- ESD-2 This record is generated for an external subprogram name.
- ESD-5 This is a section definition record for a common block (either named or blank).

For a more complete discussion of the use and the format of these records, refer to the publication <u>IBM System/360 Operating System: Linkage Editor, Program Logic Manual.</u>

## RELOCATION DICTIONARY

The relocation dictionary is composed of entries for the address constants of the object module. One relocation dictionary entry (an RLD record) is constructed by phase 25 for each address constant it encounters. If the address constant is for an external symbol, the RLD record identifies the address constant by indicating:

- The control section to which the address constant belongs.
- The location of the address constant within the control section.
- The symbol in the external symbol dictionary whose value is to be used in the computation of the address constant.

If the address constant is for a local symbol (i.e., a symbol that is located in the same control section as the address constant), the RLD record identifies the address constant by indicating the control section to which the address constant belongs and its location within that control section.

For a more detailed discussion of the use and format of an RLD record, refer to the publication <u>IBM</u> System/360 Operating System: Linkage Editor, Program Logic Manual.

#### PHASE 30

Phase 30 records (on the SYSPRINT data set) appropriate messages for syntactical errors encountered during the processing of phases 10 and 15; its overall logic is illustrated in Chart 23. As errors are encountered by these phases, error table entries are created and placed into an error table. Each such entry consists of two parts: the first part contains either an internal statement number, if the entry is for a statement that is in error, a dictionary pointer to a variable, if the entry is for a variable that is in error, or an actual statement number, if the entry is for a non-defined statement number; the second part contains a message number. the error cannot be localized to a particular statement, no internal statement number is entered in the error table entry. Phase 30 simulates the internal statement number with a zero.)

# Message Processing

Using the message number in the error table entry multiplied by four, phase 30 locates, within the message pointer table (refer to Appendix A, "Diagnostic Message Tables"), the entry corresponding to the message number. This message pointer table entry contains (1) the length of the message associated with the message number, and (2) a pointer to the text of the message associated with the message number. After phase 30 obtains the pointer to the message text, it constructs a parameter list, which consists of:

- Either the internal statement number, dictionary pointer, or statement number appearing in the error table entry.
- A pointer to the message text associated with the message number.
- The length of the message.
- The message number.

Having constructed the parameter list, phase 30 calls subroutine MSGWRT, which writes the message on the SYSPRINT data set. After the message is written, the next error table entry is obtained and processed as described above.

As each error table entry is being processed, the error level code (either 4

or 8) associated with the message number is obtained from the error code table (GRAVERR) by using the message number in the error table entry as an index. The error level code indicates the seriousness of the encountered error. (See the publication IBM System/360 Operating System: FORTRAN IV Programmer's Guide for explanations of all the messages capable of being generated by the compiler.) The obtained error level code is saved for subsequent

use only if it is greater than the error level codes associated with message numbers appearing in previously processed error table entries. Thus, after all error table entries have been processed, the highest error level code (either 4 or 8) has been saved. The saved error level code is passed to the FSD when phase 30 processing is completed. This code is used by the FSD to determine whether or not the compilation is to be deleted.

Chart 00. Compiler Control Flow




Chart 01. FSD Overall Logic




Chart 02. FSD Storage Distribution

ENTRY POINT FOR MAIN STORAGE REQUEST




Table 6. FSD Subroutine Directory

Subroutine	Function
AFIXPI	Exponentiation of integers by integers.
AFRXPI	Exponentiation of reals by integers.
GETCOR	Allocates and keeps track of main storage used in the construction of the information table and for collecting text entries.
IEKAA00	Initializes compiler processing and calls the phases for execution.
IEKAREAD	Works in conjunction with SYSDIR to delete a compilation. It reads records (without processing them) until an END statement is encountered.
IEKFCOMH	Controls compile-time I/O. (Corresponds to IHCFCOMH; refer to Appendix E.)
IEKFIOCS	Interface between IEKFCOMH and BSAM. (Corresponds to IHCFIOSH; refer to Appendix E.)
IEKUATPT	Unit assignment table for IEKFIOCS.
IHCFMAXI	Maximizing service routine for integers.
IHCFMAXR	Maximizing service routine for reals.
SYSDIR	Deletes compilation if requested.
SYSTAB	Dumps internal text and tables.
SYSTRC	Diagnostic trace routine.

Chart 03. Phase 10 Overall Logic




Table 7. Phase 10 Source Statement Processing

Statement Type	Main Processing Subroutine	Subroutines Used	
ARITHMETIC	XARITH	COMAST, GRPKEQ, MINSLS, PRELOG, RTPRQT, TXTBLD1	
STATEMENT FUNCTION	XASF/XASF2	GETWD, ERROR, PUTX, CSORN, SYMTLU	
DIMENSION	XDIM	GETWD, CSORN, ERROR, SYMTLU	
EQUIVALENCE	XEQUI	GETWD, SYMTLU, ERROR, LITCON	
COMMON	XCOMON	GETWD, SYMTLU, ERROR	
EXTERNAL	XEXT	GETWD, ERROR, SYMTLU	
TYPE (INTEGER, REAL, ETC.)	XTYPE	GETWD, ERROR, SYMTLU, PUTX	
DO	XDO	GETWD, ERROR, LITCON, SYMTLU, PUTX, CDOPAR	
SUBROUTINE, CALL ENTRY, FUNCTION	XSUBPG	GETWD, ERROR, SYMTLU, PUTX	
READ, WRITE, PRINT, PUNCH	XIOOP	GETWD, ERROR, CSORN, PUTX, LITCON	
NAMELIST	XNMLST	GETWD, SYMTLU, PUTX, ERROR	
BACKSPACE, REWIND, END FILE	XBCKRW	GETWD, SYMTLU, PUTX, ERROR	
RETURN	XRETN	GETWD, CSORN, ERROR, PUTX	
IF	XIF	PUTX, ERROR	
ASSIGN	XASGN	GETWD, LITCON, ERROR, SYMTLU, PUTX	
BLOCK DATA	XBLOK	PUTX, ERROR	
FORMAT	XFMT	CSORN, PUTX	
CONTINUE	XCONT	ERROR, PUTX	
GO TO	XGO	GETWD, ERROR, SYMTLU, LITCON, PUTX	
DATA	XDATA	GETWD, CSORN, ERROR, PUTX	
STOP	XSTOP	PUTX	
PAUSE	XPUSE	GETWD, ERROR, CSORN, PUTX	
END	XEND	ERROR, PUTX	

Table 8. Phase 10 Subroutine Directory

Subroutine	Туре	Function
CDOPAR	Utility (entry placement)	Constructs information table entries and pushdown table entries for the index initial value, index increment, and index maximum value appearing in DO statements.
COMAST	Arithmetic	Develops intermediate text and builds information table entries for variables and constants connected by a comma or an asterisk delimiter.
COMPAT	Utility (collection)	Places variable names on word boundaries for comparison to other variable names.
CLOSE	Utility (text generation)	Generates the text entry that signifies the end of the intermediate text representation of a source statement.
CSORN	Utility (entry placement)	Directs the entering of variables and constants into the information table.
DSPTCH	Dispatcher	Control phase 10 processing, passes control to the preparatory subroutine to prepare the source statement, determines from the code assigned to the statement which subroutine is to continue processing the statement and passes control to that subroutine.
ERROR	Utility (entry placement)	Builds error table entries for the syntactical errors detected by phase 10 and places them into the error table.
GENDO	Utility (text generation)	Generates the intermediate text required to increment a DO index and to test the index against its maximum.
GETCD	Preparatory	Reads, lists (if requested), packs, and classifies each source statement.
GETWD	Utility (collection)	Obtains the next group of characters in the source statement being processed.
GRPKEQ	Arithmetic	Develops intermediate text and builds information table entries for variables and constants connected by an equal sign or a group mark (end of statement symbol).
INTCON	Utility (conversion)	Calls subroutine LITCON to convert a constant and then verifies that the converted constant is of integer mode.
LABTLU	Utility (entry placement)	Places statement number entries into the information table.
LITCON	Utility (conversion)	Converts integer, real, and complex constants to their binary equivalents.
MINSLS     	Arithmetic	Develops intermediate text and builds information table entries for variables and constants connected by a minus or slash delimiter.

Table 8. Phase 10 Subroutine Directory (Continued)

Subroutine	Туре	Function	
PERLOG	Arithmetic	Develops intermediate text and builds information table entries for variables and constants connected by a period delimiter.	
PH10	Utility (common data area)	Phase 10 COMMON area.	
PH10A	Utility (common data area)	Phase 10 COMMON area.	
PUTX	Utility (entry placement)	Places text entries into the appropriate sub-blocks, obtains the next operator of the source statement, and places the operator into the text entry work area.	
RTPRQT	Arithmetic	Develops intermediate text and builds information table entries for variables and constants connected by a right parenthesis or a quote delimiter.	
SYMTLU	Utility (entry placement)	Places the dictionary entries constructed for the variables and constants of the source module into the information table.	
TXTBLD	Arithmetic	Develops intermediate text and builds information table entries for variables and constants connected by a left parenthesis, or for complex constants.	
XARITH	Arithmetic	Controls the processing of arithmetic statements, CALL arguments, expressions appearing in IF statements, I/O list items, simple variable and array names appearing in NAMELIST statements, complex literals appearing in DATA statements, and arithmetic expressions appearing in statement functions. Subroutine XARITH scans the expression and passes control to one of the following supporting subroutines, depending on the nature of the delimiter recognized: COMAST, GRPKEQ, MINSLS, PERLOG, RTPRQT, and TXTBLD.	
XASF	Arithmetic   	Scans the portion of a statement function   to the left of the equal sign, obtains   each dummy argument, and assigns it a   sequence number.	
XASF2	Arithmetic	Insures that all dummy arguments appearing in the argument list of a statement function are used in the expression to the right of the equal sign in that statement function.	
XASGN	Key Word (table entry and text)      -	Develops an intermediate text representation of the ASSIGN statement, constructs information table entries for its operands, and analyzes the ASSIGN statement for syntactical errors.	

Table 8. Phase 10 Subroutine Directory (Continued)

Subroutine	Туре	Function	
XBCKRW	Key Word (table entry and text)	Develops intermediate text representations of the BACKSPACE, REWIND, and END FILE statements, builds information table entries for the operands of these statements, and analyzes these statements for syntactical errors.	
XBLOK	Key Word (table entry and text)    	Develops an intermediate text representation of the BLOCK DATA statement, set a switch in the communication table to indicate that a BLOCK DATA subprogram is being compiled, and analyzes the BLOCK DATA statement for syntactical errors.	
XCLASS	Utility (text generation)	Generates intermediate text for statement numbers.	
XCOMON	Key Word (table entry)	Constructs information table entries for block names, variables, and arrays appearing in COMMON statements, chains common block name entries and associated variables and arrays together, and analyzes COMMON statements for syntactical errors.	
XCONT	Key Word (table entry and text)	Develops and intermediate text representation of the CONTINUE statement, and verifies that there is a statement number associated with it.	
XDATA	Key Word (table entry and text)   	Develops an intermediate text representation of the DATA statement, constructs information table entries for the operands of the DATA statement, processes the data specifications in TYPE statements, and analyzes DATA statements for syntactical errors.	
XDIM	Key Word (table entry)   	Constructs information table entries for the arrays appearing in DIMENSION, COMMON; and TYPE statements, and analyzes arrays for syntactical errors.	
XDO	  Key Word (table entry and text)   	Develops, with the aid of subroutines CDOPAR and GENDO, the intermediate text required to control a DO loop.	
XEND	  Key Word (table entry and text)   	Develops an intermediate text representation of the END statement and analyzes the END statement for syntactical errors.	
XEQUI	  Key Word (table entry)     	Builds information table entries for equivalence groups and their associated variables, chains equivalence groups and associated variables together, and analyzes EQUIVALENCE statements for syntactical errors.	
XEXT	Key Word (table entry)   	Constructs information table entries for the subprogram names appearing in the EXTERNAL statement, signals the subprograms as external, and analyzes the EXTERNAL statement for syntactical errors.	

Table 8. Phase 10 Subroutine Directory (Continued)

Subroutine	ubroutine  Type   Function			
j		Povologo on intermediate tout managents		
XFMT   	key word (table entry and text)	Develops an intermediate text representation of the FORMAT statement.		
XGO	Key Word (table entry and text)	Develops intermediate text representations of the GO TO (unconditional, assigned, and computed) statements, constructs information table entries for the operands of these statements, and analyzes these statements for syntactical errors.		
XIF	Key Word (table entry and text)	Develops an intermediate text representation of that portion of IF statements which precedes the opening parenthesis and passes control to subroutine XARITH to complete the processing of these statements.		
XIMPC	Key Word (special)	Sets the type of the variables beginning with the characters stated in the IMPLICIT statement according to the type specifications stated in the IMPLICIT statement, and analyzes the IMPLICIT statement for syntactical errors.		
XIMPD	Utiltiy (text generation)	Develops intermediate text representations of implied DO's appearing in I/O statements.		
XIOOP	Key Word (table entry and text)	Develops intermediate text representations of I/O statements, constructs information table entries for their operands, and analyzes I/O statements for syntactical errors. (I/O list items are processed by subroutine XARITH.)		
XNMLST	Key Word (table entry and text)	Develops an intermediate text representation of the NAMELIST statement and constructs information table entries for its operands. (Passes control to subroutine XARITH to process the simple variable of array names.)		
XPUSE	Key Word (table entry and text)	Develops an intermediate text representation of the PAUSE statement, constructs information table entries for its operands (if any), and analyzes the PAUSE statement for syntactical errors.		
XRETN	Key Word (table entry and text)	Develops an intermediate text representation of the RETURN statement, constructs information table entries for its operands (if any), and analyzes the RETURN statement for syntactical errors.		
XSTOP	Key Word (table entry and text)	Develops an intermediate text representation of the STOP statement and analyzes that statement for syntactical errors.		
XSTRUC		Dummy key word subroutine.		

Table 8. Phase 10 Subroutine Directory (Continued)

Subroutine	Туре	Function	
XSUBPG	Key Word (table entry and text)	Develops intermediate text representations of CALL, SUBROUTINE, ENTRY, and FUNCTION statements, constructs information table entries for the operands of these statements, and analyzes these statements for syntactical errors. (This subroutine passes control to subroutine XARITH to process the arguments appearing in CALL statements.)	
XTYPE	Key Word (table entry and text)	Develops intermediate text representations of TYPE statements, constructs information table entries for their operands, and analyzes the TYPE statements for syntactical errors.	

Chart 04. Phase 15 Overall Logic




Chart 05. STALL Overall Logic

STALL






Chart 06. PHAZ15 Overall Logic



## Chart 07. ALTRAN Control Flow



NOTE: The logic and flow of the arithmetic translator is too complex to be represented on one or two conventional flowcharts. Chart 07 indicates the relationship between the arithmetic translator (subroutine ALTRAN) and its lower-level subroutines. An arrow flowing between two subroutines indicates that the subroutine at the origin of the arrow may, in the course of its processing, call the subroutine indicated by the arrowhead. In some cases, a subroutine called by ALTRAN may, in turn, call one or more subroutines to assist in the performance of its function. The level and sequence of subroutines is indicated by the lines and arrowheads.

In reality, all of the pathways shown connecting subroutines are two-way; however, to simplify the chart, only forward flow has been indicated by the arrowheads. All of the subroutines return control to the subroutine that called them when they complete their processing. (If a subroutine detects an error serious enough to warrant the deletion of the compilation, the subroutine passes control to the FSD, rather than return control to the subroutine that called it.)

The specific functions of each of the subroutines associated with the arithmetic translator are given in the subroutine directory following the charts for phase 15.

Chart 08. GENER - Text Generation

GENER FROM CALLING ROUTINE INITIALIZE V
\*\*\*C2\*\*\*\*\*\*
GETEXT
\*-\*-\*-\*-\*-\*
GET STORAGE
FOR NEW
TEXT ENTRY
\*\*\*\*\*\*\*\*\*\* \* D5 \* 199 \*\*\*\*\*D3\*\*\*\*\*\*\*\*\* \* PASS DN \* 9000 \*\*\*\*\*\*D4\*\*\*\*\*\*\*\*\*

\* SET TEXT

\* CHAIN, BLOCK

\* SIZE, AND

\* BLOCK END ₽D2 D2 \*• \* IS \* OPERATOR PHASE 15 • ITEM PASS ON PHASE 10 TEXT ENTRY RETURN TD CALLER \*\*\*E3\*\*\*\*\*\*\*

TXTLAB

\*-\*-\*-\*-\*-\*
RECORD

CONNECTION

INFORMATION

(\*\*\*\*\*\*\*\*\*\*\* TXTLAB RECORDS FALL-THROUGH CONNECTIONS AND SETS UP STATEMENT NUMBER TEXT ENTRIES. E2 STATEMENT \*.
NUMBER .
TEXT .\* >\* D5 ้พอ TXTREG RECORDS CONNECTION INFORMATION, DBTAINS DICTIONARY SPACE FOR TEMPORARIES (VIA A CALL TO SUBROUTINE GMAT), AND UPDATES MVS, MVF, AND MVX (VIA A CALL TO SUBROUTINE MATE). \*\*\*\*\*G2\*\*\*\*\*\*\*

\* SET TEXT

\* CHAIN, BLOCK

\* SIZE, AND

\* BLOCK END

Chart 09. CORAL Overall Logic




Table 9. Phase 15 Subroutine Directory

Subroutine	Associated Phase 15 Segment	Function	
ADSCAN	CORAL	Scans the adcon table for an address constant that references the relative address computed for a variable.	
ALTRAN1	PHAZ15	Controls the arithmetic translation process.	
ANDOR1	PHAZ15	Checks the mode of the arguments passed to it, decomposes IF statements, and generates text entries for AND and OR operations.	
ARIF	PHAZ15	Optimizes the coding derived from the branching portion of an arithmetic IF statement.	
BLTNFN1	PHAZ15	Determines whether or not a given name represents a valid in-line function, and generates phase 15 text for the referenced in-line function.	
BSIZE	STALL	Computes the size (in bytes) of a variable or array based on its mode and dimensions (if any).	
C1520		Common data area used by phases 15 and 20.	
CMSIZE	CORAL	Checks the displacement computed by subroutine SPAN to see if it lies within the range of 0 to 4096 bytes.	
COMMD <sup>1</sup>	PHAZ15	Generates the text required for complex multiplication or division (i.e., a call to a library routine).	
COMN	STALL	Processes the common table entries constructed by phase 10 for the operands appearing in COMMON statements.	
COMVAR	CORAL	Assigns relative addresses to common variables and variables equivalenced into common.	
CONST	CORAL	Assigns relative addresses to all constants in the dictionary.	
CORAL	CORAL	Controls the relative address assignment function of phase 15.	
CPLTST1	PHAZ15	   Checks triplets for complex operands and controls text genera-   tion for the same.	
DATACH	CORAL	Chains the data text created by subroutine NDATA in the order in which it will be processed by phase 25.	
DCTSRT	STALL	Sorts the dictionary constructed by phase 10.	
DFUNCT1	PHAZ15	Determines if a reference is to an in-line, library, or external function, and performs mode checking and automatic typing for library functions.	
DUMP15	PHAZ15	Records errors detected during PHAZ15 processing.	
EQU	STALL	Establishes a "head" for each equivalence group and computes the displacement of each variable in the group from the group head.	
EQVAR	CORAL	Assigns relative addresses to equivalence variables except those that are equivalenced into common.	

Table 9. Phase 15 Subroutine Directory (Continued)

Subroutine	Associated  Phase 15   Segment	Function		
ERDATA	CORAL	Places entries into the error table for errors detected during   the processing of common blocks and equivalence groups.		
EXPCN1	PHAZ15	Generates the text required for exponentiation operations.		
EXTRNL	CORAL	Completes the relative address assignment process by reserving   address constants for quantities not previously assigned   addresses.		
FINISH1	PHAZ15	Completes the processing required for a statement when its primary adjective code is forced from the pushdown table.		
FUNRDY1	PHAZ15	Creates pushdown entries for references to implicit library functions.		
GENER	PHAZ15	Outputs phase 15 text consisting of unchanged phase 10 text, phase 15 standard text, and phase 15 statement number text.		
GENRTN1	PHAZ15	Builds appropriate phase 15 text entries for simple items forced from the pushdown table.		
GETEXT	PHAZ15	Provides subroutine GENER with the main storage needed for a text entry.		
GMAT	PHAZ15	Creates an abbreviated one-word dictionary entry for temporar-		
IFUNTB		Common data area, which is the FORTRAN supplied subprogram table.		
LABSCN	STALL	Scans the statement number entry chain for statement numbers that are referenced, but not defined.		
LOOKER1	PHAZ15	Looks up names in the IFUNTB (subprogram) table.		
MATE	PHAZ15	Records usage information in the MVS, MVF, and MVX fields if the complete-optimized path through phase 20 is selected.		
MODIFY1	PHAZ15	Changes modes for logical expressions.		
MODTST1	PHAZ15	Checks for mixed-mode conditions in the triplet supplied to it.		
NDATA	CORAL	Converts phase 10 data text to phase 15 data text.		
NEGCHK <sup>1</sup>	PHAZ15	Checks for negative operands in the argument list of a function or in arithmetic IF statements.		
NSTRNG1	PHAZ15	Determines the forcing strength of operators.		
OP1CHK <sup>1</sup>	PHAZ15	Determines if operand 1 is to be an actual operand or a temporary.		
PAREN1	PHAZ15	Removes the ( or -( from the pushdown table when the corresponding ) is encountered.		
PH15		Common data area used by phase 15.		
PHAZ15	PHAZ15	Controlling subroutine of PHAZ15 processing.		

Table 9. Phase 15 Subroutine Directory (Continued)

Subroutine	Associated  Phase 15   Segment	Function	
PHSTAL		Common data area used during relative address assignment.	
POWER21	PHAZ15	Determines whether or not the argument passed to it is an integral power of two.	
PRTEXT	CORAL	Prints out phase 15 data text.	
RDTST1	PHAZ15	<pre>Builds text for replacement statements (e.g., A=B, A=B(I), A(I)=B, A(I)=B(I)).</pre>	
RELOPS1	PHAZ15	Calls subroutine GENER to output text entries for relational operators. (Output may be either a relational or branch operation.)	
SBEROR	STALL	Places entries into the error table for errors detected during the processing of COMMON and EQUIVALENCE declarations.	
SBGLUT1	PHAZ15	Optimizes subscript computations by evaluating subscript constants.	
SIZE	CORAL	Computes the total size (in bytes) of a variable or constant.	
SPAN	CORAL	Computes the span of an array.	
STALL	STALL	Controlling subroutine of STALL processing.	
STMAP2	CORAL	Writes a storage map if the MAP option is specified.	
STTEST1	PHAZ15	Calls RDTST to process replacement statements.	
SUBADD <sup>1</sup>	PHAZ15	Generates the text to add the terms in a subscript computation.	
SUBMLT <sup>1</sup>	PHAZ15	Generates the text to multiply the first term in a subscript computation by its associated length factor, or, in the case of variable dimension, to multiply the nth dimension by length.	
SUBSCR <sup>1</sup>	PHAZ15	Determines if a subscript text entry in the pushdown table should be entered into phase 15 text, and calls subroutine GENER to output the text entry when appropriate.	
SWITCH1	PHAZ15	Inverts the order of the operands supplied to it.	
TESTBN	STALL	Tests the mode and displacement of a variable to determine whether or not a boundary violation exists.	
TESTWD	CORAL	Determines whether or not a given variable is to be processed by subroutine VARA.	
TXTLAB	PHAZ15	Processes statement number text entries for subroutine GENER; creates entries in RMAJOR.	
TXTREG	PHAZ15	Processes standard phase 15 text entries for subroutine GENER and makes RMAJOR entries.	
UNARY¹	PHAZ15	Checks for negativeness in the triplet supplied to it, and modifies the triplet (if negativeness is present) to optimize subsequent code generation. Also detects multiplication operations and attempts to implement them by generating shift operations.	

Table 9. Phase 15 Subroutine Directory (Continued)

  Subroutine	Associated Phase 15 Segment	Function
VARA	CORAL	Assigns relative addresses to all variables in the dictionary except for variables in COMMON and/or EQUIVALENCE statements, external functions, namelist names, and variables called by name and not by value.
XPARAM¹	PHAZ15	Inserts the appropriate function operator into phase 15 text and builds the parameter list for the referenced subprogram in the adcon table and in text.
¹This subroutine is used during arithmetic translation.		

Chart 10. Phase 20 Overall Logic LPSEL SEE TABLE 11 FOR A BRIEF DESCRIPTION OF THE MAJOR SUBROUTINES OF PHASE 20. 9010 TO FSD \*\*\*\*\*D2\*\*\*\*\*\*\*\*\*

\* TOPO \*
\*-\*-\*-\*\*\*\*\*\*\*

\* DETERMINE \*
\*BACK DOMINATORS\*
\* FOR BLOCKS \*
\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* SET LOOP \* NUMBER \* PARAMETER \* TO 1 \* TARGET \*
\*-\*-\*-\*-\*-\*-\*
\* SELECT LOUP \*
\* GET BACK TAR- \*
\* GET OF LOUP \*
\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*
\* BSYONX \*
\*-\*-\*-\*-\*-\*-\*-\*
\* DETERMINE \*
\* FORMARD \*
\* TARGET \* \*\*\*\*\*G4\*\*\*\*\*\*\*\*\*\*\*\*\* \*FDRMOV 12A2\* \*-\*-\*-\*-\*-\*-\* \* FDRWARD \* MOVEMENT \* \*\*\*\*\*G5\*\*\*\*\*\*\*\*\*
\*BACMDV 13A2\*
\*-\*-\*-\*-\*-\*-\*
\* BACKWARD \*
\* MOVEMENT \* H3 \*-130 H3 \*\*\*\*\*H4\*\*\*\*\*\*\*\*\*\*\*
\*REDUCE 14A2\*
\*-\*-\*-\*-\*-\*-\*
\* STRENGTH \*
\* REDUCTION \* INCREMENT LOOP NUMBER PARAMETER MARK BLOCKS IN LOOP COMPLETED LAST LOOP 2000 \*\*\*\*\*J2\*\*\*\*\*\*\* \* BLS \*-\*-\*-\*-\*-\*-\*-\*-\*-\* \* COMPUTE \* SIZE OF \* BLOCKS 205 SET LOOP NUMBER PARAMETER TO 1 \* \* \* \* \* \* \* \* \* K4 \*-> K5 \* \* \* ->\* H3 \* \* \*

Section 2: Discussion of Major Components

Chart 11. Common Expression Elimination (XPELIM)





Chart 12. Forward Movement (FORMOV)



95

Chart 13. Backward Movement (BACMOV)





Chart 14. Strength Reduction (REDUCE)



Section 2: Discussion of Major Components

Chart 15. Full Register Assignment (REGAS)

REGAS \*A2\*\*\*\*\* FROM LPSEL .3 \*\* \* . NO


• CALL \* • NO
• OR FUNCTION • \*

\*• IN LOOP • \*

\* \* \* \*

I YF \*B2\*\*\*\* BUILD EMIN ARRAY FOR LOOP DETERMINE RESERVED REGISTERS SET POINTERS TO START OF FIRST BLOCK V
E2 \*\*
\*\*
\*\*
\* WAS \*\*
\* BLOCK IN \*\* YES
INNER \*\*
\* LOOP \*\* 70 \* \* \* \* NO END OF LOOP SET POINTER TO START OF NEXT BLOCK NO \*нз \*
\* SET POINTERS
-\* TO START OF
\* NEXT BLOCK END OF LOOP YES TO LPSEL

Chart 16. Table Building (FWDPAS)



Section 2: Discussion of Major Components

Chart 17. Local Assignment (BKPAS)




Chart 18. Global Assignment (GLOBAS)




Chart 19. Text Updating (STXTR)




Chart 20. Text Updating (STXTR) (Continued)




Table 10. Criteria for Text Optimization

Process	Basic	Primary	Secondary
Common Expression Elimination (XPELIM)	Subscript, arithmetic or logical operator; binary operator	Matching operand 2, operand 3, and operator	Matching operand 2, operand 3, and operator with no intervening redefinitions
Forward Movement (FORMOV)	Arithmetic or logical operator	Operand 1 unused in the loop	Operand 1, operand 2, operand 3 undefined below the text item
Backward Movement (BACMOV)	Arithmetic or logical operator	Operand 2 and operand 3 undefined in the loop	Operand 1 not busy on exit from target; operand 1 undefined elsewhere in the loop
Strength Reduction (REDUCE)	Additive operator; inert variable	Interaction of inert variable with additive or multiplicative operator	Function of absolute constants or stored constants

Table 11. Phase 20 Subroutine Directory

Subroutine	Function
ACCEPT	Performs final acceptance test on variables which are candidates for local register assignment.
ALLCOR	Allocates main storage to temporaries when necessary during text updating.
BACMOV	Controls backward movement.
BAKT	Computes the loop number of each module block.
BASVAR	Assigns eminence values to base variables, and sets up composite MVF and MVS matrixes.
BIZX	Computes the proper MVX setting for each variable in each block of the module.
BKDMP	Printing routine for full register assignment.
BKP	Common block for local register assignment.
BKPAS	Controls local register assignment.
BLK	Common block for structural determination routines.
BLS	Computes the total size of each block in the module.
BLSDTA	Block data for branching optimization.
BSTRIP	Block data for branching optimization.
BSYONX	Identifies forward target (if any) of a loop and sets up composite MVX matrix.
CNT	Block data area for phase 20.
CXIMAG	Processes imaginary parts of complex functions during local register assignment.
DISCHK	Performs a displacement check on a subscript text items during local register assignment.
FCLT50	Performs special checks on text items whose function codes are less than 50.
FOLLOW	Determines if interfering block causes redefinition of a variable.
FORMOV	Controls forward movement.
FREE	Releases busy registers during overflow conditions (local assignment).
FWDPAS	Table-building routine for full register assignment.
FWDPS1	Determines if text operands are register candidates prior to local register assignment.
FWP	Common block for local register assignment.
GLOBAS	Assigns most active variables to registers across the loop.
   GLOBS1 	Provides (if necessary) loads and stores for variables globally assigned outside the loop.

Table 11. Phase 20 Subroutine Directory (Continued)

Subroutine	Function
   GLS	Common block for global assignment.
GTBASE	Gets a base register for operands of text items during text updating.
   HILOWS	Determines if an even-odd register pair is available for indexing.
INDTRY	Determines if an inert variable is valid for the entire loop.
INERT	Produces new inert text entries for strength reduction.
INVERT	Gets text pointers in a backward direction.
LOC	Block data for register assignment.
LPSEL	Controls sequencing of loops and passes control to text optimization and register assignment routines.
LYT	Determines which module blocks can be reached via RX branch instructions.
<b>M</b> BRAN	Controls alternation of the compare and test entry for strength reduction.
MRCLEN	Performs special checks on text items whose function codes are greater than 55.
NORMIZ	Builds type tables for use by strength reduction.
NPRFUN	Controls phase 20 printing.
OPT	Common block for phase 20.
PERTRY	Performs compile-time mode conversions.
PRELUD	Determines if block under consideration has a branch which transfers out of the loop.
PROP1	Processes operand 1 of text item being processed by local register assignment.
REDUCE	Controls strength reduction.
REG	Common block for register assignment.
REGAS	Controls full register assignment.
RELCOR	Releases temporary main storage so it can be reused.
SEARCH	Provides register loads upon entering the module.
SEG4	Computes size of prologues, epilogues, and entry code.
SETREG	Updates text items to reflect global register assignments.
SETUP	Performs initialization for each text item during local assignment.
SHARE	Determines if the register assigned to operand 2 or 3 can be assigned to operand 1 during local register assignment.
SPLRA	Assigns registers during basic register assignment.
SRPRIZ	Prints a flowchart indicating the structure of the module.

Table 11. Phase 20 Subroutine Directory (Continued)

Subroutine	Function
SSTAT	Sets status information for operands and base addresses of text entries.
STDMP	Printing routine for basic register assignment.
STX	Common block for text updating.
STXTR	Controls text updating.
SUBTRY	Checks conditions for elimination during backward movement.
TARGET	Identifies the members of a loop and its back target.
торо	Computes the immediate back dominator of each block in the module.
TRNSFM	Performs special checks on text items whose function codes are in the range of 50 to 55 inclusive.
TYPLOC	Locates interactions of text entries for strength reduction.
XCHANG	Determines stored constants for common expression elimination.
XPELIM	Controls common expression elimination.
XPELOC	Locates common text entries in a local block during common expression elimination.
XPLACE	Performs manipulations for common expression elimination.
XSCAN	Performs local block scan for common expression elimination.
YCHANG	Determines stored constants for backward movement.
YPLACE	Performs manipulations for backward movement.
ZCHANG	Determines stored constants for forward movement.
ZPLACE	Performs manipulations for forward movement.

Table 12. Phase 20 Utility Subroutines

Subroutine	Function
CIRCLE	Examines composite vectors, or each local vector if necessary.
CLASIF	Classifies operands of the current text entry.
DELTEX	Deletes the current text entry by rechaining.
FILTEX	Fills text space according to the arguments.
GETDIC	Gets space for temporaries.
GETDIK	Gets space for constants.
GETSPC	Gets space for new text item.
KORAN	Performs bit manipulation for text optimization.
LORAN	Updates composite MVS and MVF matrixes.
MODFIX	Adjusts text entry for possible mode change.
MOV	Common block for text optimization.
MOVTEX	Moves text entries by rechaining, and updates MVS and MVF vectors.
MOZ	Common block for text optimization.
OBTAIN	Obtains next local block for processing.
PARFIX	Changes parameter list to correspond to text replacements.
PERFOR	Performs combination of constants at compile time.
SUBACT	Performs replacement of operands with equivalent values.
SUBSUM	Replaces, if possible, operand values with equivalent values.
WRĮTEX	Printing routine for text optimization.
YSCAN	Performs local block scan for backward movement.
ZSCAN	Performs local block scan for forward movement.

Chart 21. Phase 25 (Initial Text Information Construction)




Chart 22. Phase 25 (Text Conversion)




Table 13. Phase 25 Subroutine Directory

Subroutine	Function
ABSGEN <sup>1</sup>	Generates instructions for ABS, IABS, and DABS in-line functions.
   ADMDGN1 	Generates instructions for the AMOD and DMOD in-line functions.
ATTACH	Generates main program entry coding.
BDATA	Initializes the masks and flags used by phase 25.
BITNFP1	Generates instructions for the BITON, BITOFF, and BITFLP in-line functions.
BRANCH1	Generates the instructions for all unconditional branching.
BRCOMB1	Generates instructions for computed GO TO operations.
BRCOMP1	Generates instructions for assigned GO TO operations.
BRLGL <sup>1</sup>	Generates instructions for text entries whose operator is a relational operator operating upon two operands or one operand and zero.
BTBF1	Generates instructions for branch true and branch false operations.
вхнсом	Common data area used by phase 25.
CALLER	Generates calling sequences for CALLs (other than those to IHCFCOMH) and function references.
CGNDTA	Initializes the arrays used during code generation.
CMPLGN1	Generates instructions for the COMPL and LCOMPL in-line functions.
DATOUT	Processes phase 15 data text by entering into text information the initial data values at the appropriate variable locations.
DBLGEN1	Generates instructions for the DBLE in-line function.
DCLIST	Produces a listing of the address constants of the object module.
DIMGEN1	Generates instructions for the DIM and IDIM in-line functions.
DIVGEN1	Generates instructions for all half- and full-word integer division.
END	Completes the processing of the object module.
ENTRY	Generates subprogram secondary entry coding.
EPILOG	Generates the epilogues associated with a subprogram and its secondary entry points (if any).
FAZ25	Common data area used by phase 25.
FLTGEN1	Generates instructions for the FLOAT and DFLOAT in-line functions.
FNCALL	Generates the instructions to store the result returned by a function subprogram.
FORMAT	Translates FORMAT statements to a form acceptable to IHCFCOMH.
GOTOKK	Used by subroutine MAINGN to branch to the code generation subroutines.

Table 13. Phase 25 Subroutine Directory (Continued)

IEKTLOAD Builds ESD, TXT, RLD, and loader END records.  IEKWAG¹ Generates the instructions to implement the ASSIGN statement.  INITIA Interface between FSD and subroutine INITIL.  INITIA Interface between FSD and subroutine INITIL.  INITIA Interface between FSD and subroutine INITIL.  INITIA Interface between FSD and subroutine INITIL.  INITIA INTITIA Controls the construction of that portion of text information down to, but not including, text conversion.  INTMPY¹ Generates instructions for all half- and full-word integer division.  IOSUBL/ IOSUBL/ Generate calling sequences for calls to IHCFCOMH.  LABEL Processes statement numbers by entering the current value of the location counter into the address constant reserved for the statement number.  LBITT¹ Generates the instructions for the TBIT in-line function.  LDADDR¹ Generates the instructions for all load address operations.  LGINOT¹ Generates the instructions for all load byte operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXNMGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  MDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates the instructions for all addition operations and for real multiplication and division operations.	Subroutine	Function
INITIA Interface between FSD and subroutine INITIL.  INITIL Controls the construction of that portion of text information down to, but not including, text conversion.  INTMPY¹ Generates instructions for all half- and full-word integer division.  IOSUB/ IOSUB2 Generate calling sequences for calls to IHCFCOMH.  LABEL Processes statement numbers by entering the current value of the location counter into the address constant reserved for the statement number.  LBITTF¹ Generates the instructions for the TBIT in-line function.  LDADDR¹ Generates the instructions for all load address operations.  LDEGEN¹ Generates the instructions for all load byte operations.  LGLNOT¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN1 Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).	IEKTLOAD	
INITIL Controls the construction of that portion of text information down to, but not including, text conversion.  INTMPY¹ Generates instructions for all half- and full-word integer division.  IOSUBA/ IOSUBBA/	IEKWAG¹	Generates the instructions to implement the ASSIGN statement.
not including, text conversion.  INTMPY¹ Generates instructions for all half- and full-word integer division.  IOSUB2 Generate calling sequences for calls to IHCFCOMH.  LABEL Processes statement numbers by entering the current value of the location counter into the address constant reserved for the statement number.  LBITTF¹ Generates the instructions for the TBIT in-line function.  LDADDR¹ Generates the instructions for all load address operations.  LDEGEN¹ Generates the instructions for all load byte operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINCN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD2⁴¹ Generates the instructions for the MOD2⁴ in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).	INITIA	Interface between FSD and subroutine INITIL.
IOSUB/ IOSUB2 Generate calling sequences for calls to IHCFCOMH.  Processes statement numbers by entering the current value of the location counter into the address constant reserved for the statement number.  LBITTF¹ Generates the instructions for the TBIT in-line function.  LDADDR¹ Generates the instructions for all load address operations.  LDBGEN¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Senerates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates the RETURN statement by generating a branch to the epilogue.	INITIL	
LABEL Processes statement numbers by entering the current value of the location counter into the address constant reserved for the statement number.  LBITTF¹ Generates the instructions for the TBIT in-line function.  LDADDR¹ Generates the instructions for all load address operations.  LDBGEN¹ Generates the instructions for all load byte operations.  LGINOT¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANCN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  PROLOG Generates the RETURN statement by generating a branch to the epilogue.	INTMPY1	Generates instructions for all half- and full-word integer division.
counter into the address constant reserved for the statement number.  LBITTF¹ Generates the instructions for the TBIT in-line function.  LDADDR¹ Generates the instructions for all load address operations.  LDBGEN¹ Generates the instructions for all load byte operations.  LGINOT¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANGR2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  PROLOG From the Address constants by generating a branch to the epiloque.		Generate calling sequences for calls to IHCFCOMH.
LDADDR¹ Generates the instructions for all load address operations.  LGHODT¹ Generates the instructions for all load byte operations.  LGHODT¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD2¼¹ Generates the instructions for the MOD2¼ in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  Processes the RETURN statement by generating a branch to the epilogue.	LABEL	
LDBGEN¹ Generates the instructions for all load byte operations.  LGLNOT¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	LBITTF1	Generates the instructions for the TBIT in-line function.
LGLNOT¹ Generates the instructions for logical NOT operations.  LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD2⁴¹ Generates the instructions for the MOD2⁴ in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  Processes the RETURN statement by generating a branch to the epilogue.	LDADDR1	Generates the instructions for all load address operations.
LISTER Produces a listing of the final compiler generated instructions.  LYT1 Reserves address constants for statement numbers.  MAINGN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	LDBGEN1	Generates the instructions for all load byte operations.
MAINGN/ MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD2⁴ in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	LGLNOT1	Generates the instructions for logical NOT operations.
MAINGN/ MANGN2  Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	LISTER	Produces a listing of the final compiler generated instructions.
MANGN2 Control the text conversion process of Phase 25.  MINUS¹ Generates the instructions for all subtraction operations.  MOD24¹ Generates the instructions for the MOD24 in-line function.  MXMNGN¹ Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	LYT1	Reserves address constants for statement numbers.
MCD241 Generates the instructions for the MCD24 in-line function.  MXMNGN1 Generates the instructions for the MAX2 and MIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN1 Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN1 Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN1 Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.		Control the text conversion process of Phase 25.
MXMNGN¹ Generates the instructions for the MAX2 and NIN2 in-line functions.  NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	MINUS1	Generates the instructions for all subtraction operations.
NADOUT Enters the address constants developed during the compilation into text information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	MOD241	Generates the instructions for the MOD24 in-line function.
information.  NDORGN¹ Generates the instructions for the AND and OR in-line functions.  NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	MXMNGN <sup>1</sup>	Generates the instructions for the MAX2 and MIN2 in-line functions.
NLIST Builds the object-time namelist dictionaries.  NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	NADOUT	
NTFXGN¹ Generates the instructions for the INT, IDINT, IFIX, and HFIX in-line functions.  PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	NDORGN1	Generates the instructions for the AND and OR in-line functions.
PACKER Packs the various parts of each instruction produced during code generation into a TXT record.  PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	NLIST	Builds the object-time namelist dictionaries.
PLSGEN¹ Generates the instructions for all addition operations and for real multiplication and division operations.  PROLOG Generates prologues for subprograms and secondary entry points (if any).  RETURN Processes the RETURN statement by generating a branch to the epilogue.	NTFXGN <sup>1</sup>	
multiplication and division operations.  PROLOG   Generates prologues for subprograms and secondary entry points (if any).  RETURN   Processes the RETURN statement by generating a branch to the epilogue.	PACKER	
RETURN   Processes the RETURN statement by generating a branch to the epilogue.	PLSGEN <sup>1</sup>	
	PROLOG	Generates prologues for subprograms and secondary entry points (if any).
SHFT21 Generates the instructions for all right- and left-shift operations.	RETURN	Processes the RETURN statement by generating a branch to the epilogue.
	SHFT21	Generates the instructions for all right- and left-shift operations.

Table 13. Phase 25 Subroutine Directory (Continued)

Subroutine	Function
SHFTRL1	Generates the instructions for the SHFTR and SHFTL in-line functions.
SIGNGN1	Generates the instructions for the SIGN, ISIGN, and DSIGN in-line functions.
STOPPR1	Generates character strings in calls to IHCFCOMH for STOP and PAUSE statements.
STRGEN1	Generates the instructions for all store operations.
SUBGEN1	Generates the instructions for subscript text entries.
SUBR	Generates subprogram main entry coding.
TENTXT	Controls the processing of END, RETURN, I/O, and ENTRY statements, statement numbers, and end of I/O list indicators.
TSTSET <sup>1</sup>	Generates the instructions to (1) compare two operands across a relational operator, and (2) set operand 1 to either true or false depending upon the outcome of the comparison.
UNRGEN1	Generates the instructions for unary minus operations (e.g., A=-B).
¹Code gene	eration subroutine.

Chart 23. Phase 30 (IEKP30) Overall Logic




Table 14. Phase 30 Subroutine Directory

Subroutine	Function
IEKP30	Controls phase 30 processing.
MSGWRT	Writes the error messages using the FSD.

		N.
	,	

This appendix contains text and figures that describe and illustrate the major tables used and/or generated by the FORTRAN System Director and the compiler phases. The tables are discussed in the order in which they are generated or first used. In addition, table modifications resulting from the compilation process are explained, where appropriate, after the initial formats of the tables have been explained.

### COMMUNICATION TABLE (NPTR)

The communication table (referred to as the NPTR table in the program listing), as a portion of the FORTRAN System Director, resides in main storage throughout the compilation. It is a central gathering area used to communicate necessary information among the various phases of the compiler.

Various fields in the communication table are examined by the phases of the compiler. The status of these fields determines:

- Options specified by the source programmer.
- Specific action to be taken by a phase.

If the field in question is null, the option has not been specified or the action is not to be taken. If the field is not null, the option has been specified or the action is to be taken. Table 15 illustrates the organization of the communication table.

## CLASSIFICATION TABLES

Classifying, a function of the preparatory subroutine (GETCD) of phase 10,

involves the assignment of a code to each type of source statement. This code indicates to the DSPTCH subroutine which subroutine (either keyword or arithemtic) is to continue the processing of that source statement. The following paragraph describes the processing that occurs during classifying. The tables used in the classifying process are the keyword pointer table and the keyword table. They are illustrated in Tables 16 and 17, respectively.

If the source statement has not been signaled as arithmetic during source statement packing (see note), the classifying process determines the type of the source statement by comparing the first character of the packed source statement with each character in the keyword pointer table. If that first character corresponds to the initial character of any keyword, the keyword pointer table is then used to obtain a pointer to a location in the keyword table. This location is the first entry in the keyword table for the group of keywords beginning with the matched character. characters of the source statement, up to the first delimiter, are then compared with group of keywords. If a match that results, the classification code associated with the matched entry is assigned to the source statement. If a match does not result, or if the first character of the source statement does not correspond to the first character of any of the keywords, the source statement is classified as an invalid statement.

Note: The packing process, which precedes classifying, marks a source statement as arithmetic if, in that statement, an equal sign that is not bounded by parentheses is encountered. If the source statement has been marked as arithmetic, it is classified accordingly by the classifying process.

		·
1		Pointer to 1-character symbol chain
İ	Previous  Classification  code (phase  10)	Pointer to 2-character  symbol chain
	Options (e.g.,  SOURCE, MAP)	Pointer to 3-character symbol chain
4		Pointer to 4-character symbol chain
Ì	Displacement for temporary (phase 20)	Pointer to 5-character symbol chain
•	Maximum line  count	Pointer to 6-character symbol chain
7	Reserved	Reserved
8	Type of text (phase 10)	Reserved
i i		Pointer to last avail- able phase 10 text entry
110	Name	
		e of routine ram/main program)
j 	(subprogi	
    11 	(subprogi	ram/main program)
11 12 13	(subprogi Phase switch Last error	ram/main program)
11   12   13   14	(subprogrammer)  Phase switch  Last error table entry  GETCD 'END' card indicator  Pointer to parameters	ram/main program)
   11   12   13     14     15	(subprogrammeters  (subprogrammeters  (subprogrammeters  (subprogrammeters  (subprogrammeters)	ram/main program) Trace switch Pointer to 4-byte
    12    13    14 	(subprogramments)  Phase switch  Last error table entry  GETCD 'END' card indicator  Pointer to parameters  Addr. const. entry number  Page count	Trace switch  Pointer to 4-byte constant chain  Pointer to 8-byte con-
    11    13      15      16      17	(subprogramments)  Phase switch  Last error table entry  GETCD 'END' card indicator  Pointer to parameters  Addr. const. entry number  Page count  Current line	Trace switch  Pointer to 4-byte constant chain  Pointer to 8-byte constant chain
   11   12   13     14     15   16   17	(subprogramments)  Phase switch  Last error table entry  GETCD 'END' card indicator  Pointer to parameters  Addr. const. entry number  Page count  Current line count  Reserved	Trace switch  Pointer to 4-byte constant chain  Pointer to 8-byte constant chain  Pointer to 16-byte constant chain  Pointer to 16-byte constant chain

Table 15. Communication Table (NPTR(2,35)) Table 15. Communication Table (NPTR(2,35))

	(Continued)			
19	Reserved	2,34 copied here by phase 20		
20	Reserved	Reser <b>v</b> ed		
21	Reserved	Pointer to common address constants		
İ	Pointer to  dictionary  entry for  IBCOM	Next available error  table entry		
•	•	Pointer to end of  statement number chain		
1	Pointer to in- line function storage	Optimization switch		
25		Pointer to common chain		
26	Reserved	Pointer to equivalence chain		
•	Pointer to literal con- stant chain	Pointer to data text   chain		
	Instruction count	Pointer to normal text chain		
İ	branch table	Pointer to next avail- able information table entry		
İ	BLOCK DATA subprogram switch	Pointer to end of information table		
	FUNCTION SUB- PROGRAM switch	SUBROUTINE SUBPROGRAM switch		
	Pointer to namelist text chain	Pointer to format text chain		
	Size of con- stants	Size of variables		
	Adcon table number	Adcon entry number		
35	Size of common	Delete/error switch		

Table 16. Keyword Pointer Table

(1 word) | (1 word)

Character | Number | Displacement 2

(1 word)

В С D Ε F G Н I J K L М N P Q R S Т U v W Х Y <sup>1</sup>This field contains the number of key words beginning with the associated

character.

This field contains the displacement from the beginning of the key word table for the group of key words associated

with character.

Table 17. Keyword Table

Length-11	Key Word²	Code <sup>3</sup>
5	ASSIGN	1
8	BACKSPACE	2
8	BLOCKDATA	3
14	COMPLEXFUNCTION	4
7	CONTINUE	5
6	COMPLEX	6
5	COMMON	7
3	CALL	8
<b>2</b> 2	DOUBLEPRECISIONFUNCTION	10
14	DOUBLEPRECISION	11
8	DIMENSION	14
6	DISPLAY	15
4	DEBUG	16
3	DATA	17
1	DO	18
10	EQUIVALENCE	19
7	EXTERNAL	20
6	ENDFILE	21
4	ENTRY	22
2	END	23
7	FUNCTION	24
5	FORMAT	25
3	GOTO	2 <b>7</b>
14	INTEGERFUNCTION	28
7	IMPLICIT	29
6	INTEGER	30
1	IF(Logical)	31
1	IF(Arithmetic)	32
14	LOGICALFUNCTION	33

Table 17. Keyword Table (Continued)

Length-11	Key Word <sup>2</sup>	Code <sup>3</sup>
     6	LOGICAL	35
i	<b>i</b>	İ
3 	MOVE	34
7	NAMELIST 	36
5	NORMAL	37
4	PAUSE	38
4	PRINT	39
<u> </u> 4	PUNCH	40
11	REALFUNCTION	41
5	REWIND	42
5	RETURN	43
3	READ	44
3	REAL	45
9	SUBROUTINE	46
8	STRUCTURE	47
3	STOP	48
7	TRACEOFF	49
6	TRACEON	50
4	WRITE	51

|¹This part of the entry for each keyword | is one byte in length and contains a | value equal to the number of characters | in that keyword minus one.

<sup>2</sup>This part of the entry for each keyword contains an image of that keyword at one byte per character.

This part of the entry for each keyword is one byte in length and contains the classification code for that keyword.

# INFORMATION TABLE

The information table (referred to as NDICT or NDICTX) is constructed by Phase 10 and modified by subsequent phases. This table contains entries that describe the operands of the source module. The information table consists of five components: dictionary, statement number/array table, common table, literal table, and branch table.

### INFORMATION TABLE CHAINS

The information table is arranged as a number of chains. A chain is a group of related entries, each of which contains a pointer to another entry in the group. Each chain is associated with a component of the information table.

The information table can contain the following chains:

- A maximum of nine dictionary chains: one for each allowable FORTRAN variable length (1 through 6 characters) and one for each allowable FORTRAN constant size (4, 8, or 16 bytes). Each dictionary chain for variables contains entries that describe variables of the same length. Each dictionary chain for constants contains entries that describe constants of the same size.
- One statement number/array chain for entries that describe statement numbers.
- Two common table chains: one for entries describing common blocks and their associated variables, and one for entries describing equivalence groups and their associated variables.
- One literal table chain for entries that describe literal constants used as arguments in CALL statements.
- One branch table chain composed of entries for statement numbers appearing in computed GO TO statements.

Entries describing the various operands of the source module are developed by Phase 10 and placed into the information table in the order in which the operands are encountered during the processing of the source module. For this reason, a particular chain's entries may be scattered throughout the information table and entries describing different types of operands may occupy contiguous locations within the information table. Figure 12 illustrates this concept.

# CHAIN CONSTRUCTION

The construction of a chain requires (1) initialization of the chain, and (2) pointer manipulation. Chain initialization is a two step process:

 The first entry of a particular type (e.g., an entry describing a variable of length one) is placed into the information table at the next available location.




Figure 12. Information Table Chains

 A pointer to this first entry is placed into the communication table entry (refer to the section, "Communication Table") reserved for the chain of which this first entry is a member.

Subsequent entries are linked into the chain via pointer manipulation, as described in the following paragraphs.

The communication table entry containing the pointer to the initial entry in the chain is examined and the first entry in the chain is obtained. The item that is to be entered is compared to the initial entry. If the two are equal, the item is not reentered; if unequal, the first entry in the chain is checked to see if it is also the last. (An entry is the last in a chain if its "chain" field is zero.)

If the chain entry under consideration is the last in the chain, the new item is entered into the information table at the next available location, and a pointer to its location is placed into the chain field of the last chain entry. The new entry is thereby linked into the chain and becomes its last member.

If the entry under consideration is not the last in the chain, the next entry is obtained by using its chain field. The item to be entered is compared to the entry that was obtained. If the two are equal, the item is not reentered: if unequal, the entry under consideration is checked to see if it is the last in the chain; etc.

This process is continued until a comparable entry is found or the end of the chain is found. If a comparable entry is found, the item is not re-entered. If the new item is not found in the chain, it is then linked into the chain.

## OPERATION OF INFORMATION TABLE CHAINS

The following paragraphs describe the operation of the various chains in the information table.

### Dictionary Chain Operation

The operation of a dictionary chain is based upon "binary tree" notation. This notation provides two chains, high and low (with a common starting point), for the entries describing variables of the same length or constants of the same size. The common starting point is the first entry placed into the information table for a variable of a particular length or a constant of a particular size. The following example illustrates the manner in which phase 10 employs the binary tree notation to construct a dictionary chain.

Assume that the following variables appear in the source module in the order presented.

# D C E F A B

When phase 10 encounters the variable D, it constructs a dictionary entry for it (refer to "Dictionary"), places this entry at the next available location in the information table, and records a pointer to that entry into the appropriate field of the communication table (refer to "Communication Table"). The entry for D is the common starting point for the chain of entries describing variables of length one. (When a dictionary entry is placed into the information table, both the high and low chain fields of that entry are zero.)

When phase 10 encounters the variable C, it constructs a dictionary entry for it. Phase 10 then obtains the dictionary entry that is the common starting point and compares C to the variable in that entry. If the two are unequal, phase 10 determines

if the variable to be entered is greater than or less than the variable in the obtained entry. In this case, C is less than D in the collating sequence, and, therefore, phase 10 examines the low chain field of the obtained entry, which is that for D. This field is zero, and the end of the chain has been reached. Phase 10 places the entry for C into the next available location in the information table and records a pointer to that entry in the low chain field of the dictionary entry for D. The entry for C is thereby linked into the chain.


When the variable E is encountered, phase 10 carries out essentially the same procedure; however, because E is greater than D, phase 10 examines the high chain field of the entry for D. It is zero, which denotes the end of the chain. Phase 10 therefore places the dictionary entry for E into the next available location in the information table and records a pointer to that entry in the high chain field of the dictionary entry for D.

When the variable F is encountered, phase 10 constructs a dictionary entry for it and compares it to the variable in the entry that is the common starting point for the chain. Because E is greater than D, phase 10 examines the high chain field of the entry for D. This field is not zero and, hence, the end of the chain has not yet been reached. Phase 10 obtains the entry (for E) at the location pointed to by the non-zero chain field (of the entry for D) and compares F to the variable in the obtained entry. The variable F is greater than the variable E. Therefore, phase 10 examines the high chain field of the entry for E. This field is zero and the chain has been reached. This field is zero and the end of Phase 10 places the entry for F into the next available location in the information table and records a pointer to that entry in the high chain field of the entry for E.

Phase 10 carries out similar procedures to link the entries for the variables A and B into the chain.

(If one of the comparisons made between a variable to be entered into the dictionary and a variable in an entry already in the dictionary results in a match, the variable has previously been entered and is not reentered.)

Figure 13 illustrates the manner in which the entries for the variables are chained after the entry for B has been linked into the chain.



Note: The pointers from the top of one variable to the top of another variable represent high chain pointers. The pointers from the bottom of one variable to the bottom of another variable represent low chain pointers.

Figure 13. Dictionary Chain

# Statement Number Chain Operation

The statement number chain constructed by phase 10 is linear; that is, each statement number entry (refer to "Statement Number/Array Table") is pointed to by the chain field of the previously constructed statement number entry. The first statement number entry is pointed to by a pointer in the communication table.

To construct the statement number chain, phase 10 places the statement number entry constructed for the first statement number in the module into the next available location in the information table. It records a pointer to that entry in the appropriate field of the communication (When a statement number entry is table. placed into the information table, its chain field is zero.) Phase 10 links all other statement number entries into the chain by scanning the previously constructed statement number entries (in the order in which they are chained) until the last entry is found. The last entry is denoted by a zero chain field. Phase 10 then places the new entry at the next available location in the information table and records a pointer to that entry in the zero chain field of the last entry in the chain. The new entry is thereby linked into the chain and becomes its last member. (Throughout the construction of the statement number chain, phase 10 makes comparisons to insure that a statement number is only entered once.)

# Common Chain Operation

The chain constructed by phase 10 for the common information appearing in the source module is bi-linear; that is, phase 10 links together:

 The individual common block name entries (refer to "Common Table") that it develops for the common block names appearing in the module. 2. The dictionary entries (refer to "Dictionary") that it develops for the variables appearing in a particular common block. (The dictionary entry for the first variable appearing in a common block is also pointed to by the common block name entry for the common block containing the variable.)

To construct the common chain, phase 10 places the common block name entry that it constructs for the first common block name appearing in the module at the next available location in the information table. It records a pointer to this entry in the appropriate field of the communication Phase 10 then obtains the first variable in the common block, constructs a dictionary entry for it, places the entry at the next available location in the information table, and records a pointer to that entry in the P1 field of the common block name entry for the common block containing the variable. Phase 10 obtains the next variable in the common block, constructs a dictionary entry for it, places the entry in the information table, and records a pointer to that entry in the common chain field of the dictionary entry constructed for the variable encountered immediately prior to the variable under consideration. (This entry is found by scanning the chain of dictionary entries for the variables in the common block until a zero common chain field is detected.) Phase 10 obtains the next variable in the common block, etc.

When phase 10 encounters a second unique common block name, it constructs a common block name entry for it, places the entry in the information table, and records a pointer to that entry in the chain field of the last common block name entry, which is found by scanning the chain of such entries until a zero chain field is detected. Phase 10 then links the dictionary entries that it constructs for the variables appearing in the second common block into the chain in the previously described manner.

If a common block name is repeated in the source module a number of times, phase 10 constructs a common block name entry only for the first appearance. However, it does include as members of the common block the variables associated with the second and subsequent mentions of the common block name. Phase 10 constructs a dictionary entry for the first variable associated with the second mention of the common block name and places it into the information table. It then scans the chain of dictionary entries constructed for the variables associated with the first mention of the common block name. When the last entry in the chain is found, it records in the

common chain field of that entry a pointer to the dictionary entry for the new variable. Phase 10 links the dictionary entry it constructs for the second variable associated with the second mention of a common block name to the dictionary entry for the first variable associated with the second mention of that name; etc.

If a third mention of a particular common block name is encountered, phase 10 processes the associated variables in a similar manner. It links the dictionary entries constructed for these variables as extensions to the dictionary entries developed for the variables associated with the second mention of the common block name.

## Equivalence Chain Operation

The chain constructed by phase 10 for the equivalence information appearing in the source module is also bi-linear. Phase 10 links together:

- The individual equivalence group entries (refer to "Common Table") that it constructs for the equivalence groups appearing in the module.
- 2. The equivalence variable entries (refer to "Common Table") that it constructs for the variables appearing in a particular equivalence group. (The equivalence variable entry for the first variable appearing in an equivalence group is pointed to by the equivalence group entry for the group containing the variable.)

The construction of the equivalence chain by phase 10 parallels its construction of the common chain. It links the equivalence group entries in the same manner as it does common block name entries, and links equivalence variable entries in the same manner as the dictionary entries for the variables in a common block.

# Literal Constant Chain Operation

Phase 10 constructs the literal constant chain in the same manner as it constructs the statement number chain. It records a pointer to the first literal constant entry (refer to "Literal Table") it enters in the information table in the appropriate field of the communication table. For each other literal constant entry, phase 10 records a pointer to its location in the information table in the chain field of the previously developed literal constant entry, which is found by scanning the chain of such entries until a zero chain field is found.

## Branch Table Chain Operation

The phase 10 construction of the branch table chain parallels that of the statement number chain. It records a pointer to the first branch table entry (refer to "Branch Table") it places into the information table in the appropriate field of the communication table. For each other branch table entry, phase 10 records a pointer to its location in the information table in the chain field of the previously developed branch table entry.

### INFORMATION TABLE COMPONENTS

The following text describes the contents of each component of the information table and presents figures illustrating the phase 10 formats of the entries of each components. Modifications made to these entries by subsequent phases of the compiler are also illustrated in figure form.

# **Dictionary**

The dictionary contains entries that describe the variables and constants of the source module. The information gathered for each variable or constant is derived from an analysis of the context in which the variable or constant is used in the source module.

VARIABLE ENTRY FORMAT: The format of the dictionary entries constructed by phase 10 for the variables of the source module is illustrated in Figure 14.

Byte A usage field	(1 word)
Low chain field	(1 word)
Byte B usage field	(1 word)
High chain field	(1 word)
Mode/type field	(2 words)
P1 field	(1 word)
Byte C usage field (Used by phase 15)	(1 word)
Used by Phase 15	(1 word)
Used by Phase 15	(1 word)
Common chain field	(1 word)
Name field	(2 words)

Figure 14. Format of Dictionary Entry for

Byte A Usage Field: This field is contained in a full word, the high-order three bytes of which are not used. This field indicates a portion of the characteristics of the variable for which the dictionary entry was created. The byte A usage field is divided into eight subfields, each of which is one bit long. The bits are numbered from 0 through 7. Figure 15 indicates the function of each subfield in the byte A usage field.

Subfield	Function
Bit 0 'on'	not used
Bit 1 'on'	symbol used
Bit 2 'on'	variable is in common
Bit 3 'on'	variable is an array used to contain an object-time FORMAT statement.
Bit 4 'on'	variable is equated
Bit 5 'on'	variable has appeared in an equivalence group that has been processed by STALL (used by phase 15)
Bit 6 'on'	symbol is an external function name
Bit 7 'on'	not used

Figure 15. Function of Each Subfield in the Byte A Usage Field of a Dictionary Entry for a Variable

Low Chain Field: The low chain field is used to maintain linkage between the various entries in the chain. It contains either a pointer to an entry that collates lower in the collating sequence or an indicator (zero), which indicates that entries in the chain that collate lower than itself have not yet been encountered.

Byte B Usage Field: The byte B usage field is contained in a full word, the high-order three bytes of which are not used. This field indicates additional characteristics of the variable entered into the dictionary. It is divided into eight subfields, each of which is one bit long. The bits are numbered from 0 through 7. Figure 16 illustrates the function of each subfield in the byte B usage field.

High Chain Field: The high chain field is used to maintain linkage between the various entries in the chain. It contains either a pointer to an entry that collates higher in the collating sequence or an indicator (zero), which indicates that

entries in the chain that collate higher than itself have not yet been encountered.

Subfield	Function
Bit 0 'on'	variable is "call by value" parameter
Bit 1 'on'	variable is "call by name" parameter
Bit 2 'on'	variable is used as an argument
Bit 3 'on'	variable is used in NAME- LIST statement
Bit 4 'on'	variable nas appeared in a previous DATA statement (phase 15)
Bit 5 'on'	variable is used as a sub- script
Bit 6 'on'	variable is in common, or in an equivalence group and has been assigned a rela- tive address (phase 15)
Bit 7 'on'	variable appears in DATA statement

Figure 16. Function of Each Subfield in the Byte B Usage Field of a Dictionary Entry for a Variable

Mode/Type Field: The mode/type field is divided into two subfields, each one word long. The first word (mode subfield) is used to indicate the mode of the variable (e.g., integer, real); the second word (type subfield) is used to indicate the type of the variable (e.g., array, external function). Both the mode and type are numeric quantities and correspond to the values stated in the mode and type tables (see Tables 18 and 19).

Table 18. Operand Modes

Mode of Operand	Internal Representation (in hexadecimal)
Logical*1 Logical*4 Integer*2 Integer Real*8 Real*4 Complex*16 Complex*8 Literal Statement number Hexadecimal Namelist	2 3 4 5 6 7 8 9 A B C

Table 19. Operand Types

	(in hexadecimal)
Scalar	0 1 2 3 4 5 6 8 9 A B B

<u>P1 Field:</u> The P1 field contains either a pointer to the dimension information in the statement number/array table if the entry is for an array (i.e., a dimensioned variable), or a pointer to the text generated for the statement function (SF) if the entry is for an SF name. If the entry is neither for the name of an array nor the name of a statement function, the field is zero.

Common Chain Field: This field is used to maintain linkages between the variables in a common block. It contains a pointer to the dictionary entry for the next variable in the common block. (If the variable for which a dictionary entry is constructed is not in common, this field is not used.)

<u>Name Field:</u> This field contains the name of the variable (right-justified) for which the dictionary entry was created.

MODIFICATIONS TO DICTIONARY ENTRIES FOR VARIABLES: During compilation, certain fields of the dictionary entries for variables may be modified. The following examples illustrate the formats of dictionary entries for variables at various stages of phase 15 processing. Only changes are indicated; \* stands for unchanged.

Dictionary Entry for Variable After Dictionary Sorting: The format of a dictionary entry for a variable after the dictionary has been sorted during STALL is illustrated in Figure 17.

*	(1 word)
Freed by sorting	(1 word)
*	(1 word)
New chain field	(1 word)
*	(2 words)
*	(1 word)
*	(1 word)
*	(1 word)
*	(1 word)
*	(1 word)
*	(2 words)

Figure 17. Format of Dictionary Entry for Variable After Sorting

<u>Dictionary Entry for Variable After Common Block Processing:</u> The format of a dictionary entry for a variable after common block processing is illustrated in Figure 18.

<b> </b> *	(1 word)
Freed by sorting	(1 word)
*	(1 word)
New chain field	(1 word)
*	(2 words)
*	(1 word)
*	(1 word)
Displacement from start of common block (if variable is in common)	(1 word)
Pointer to common block name entry for block containing variable	(1 word)
*	(1 word)
*	(2 words)

Figure 18. Format of Dictionary Entry for Variable After Commom Block Processing

<u>Dictionary Entry for Variable After PHAZ15</u>
<u>Processing:</u> The format of a dictionary entry for a variable after PHAZ15 processing is illustrated in Figure 19.

*	(1 word)
Freed by sorting	(1 word)
*	(1 word)
New chain field	(1 word)
*	(2 words)
*	(1 word)
Coordinate number for variable	(1 word)
Displacement from start of   common block (if variable is   in common)	(1 word)
Pointer to common block name entry for block containing variable	(1 word)
*	(1 word)
*	(2 words)

Figure 19. Format of Dictionary Entry for Variable After PHAZ15 Processing

<u>Dictionary</u> <u>Entry</u> <u>for Variable After Relative Address Assignment:</u> The format of a dictionary entry for a variable after relative address assignment is illustrated in Figure 20.

*	(1 word)
Pointer to entry containing pointer to the address constant for the variable	(1 word)
*	(1 word)
New chain field	(1 word)
*	(2 words)
*	(1 word)
Coordinate number for variable	(1 word)
Displacement from associated address constant	(1 word)
Pointer to common block name entry for block containing variable	(1 word)
*	(1 word)
*	(2 words)

Figure 20. Format of Dictionary Entry for a Variable After Relative Address Assignment

CONSTANT ENTRY FORMAT: The format of the dictionary entries constructed by phase 10 for the constants of the source module is illustrated in Figure 21.

Byte A usage field	(1 word)
Low chain field	(1 word)
Byte B usage field	(1 word)
High chain address field	(1 word)
Mode/type field	(2 words)
Not used	(1 word)
Byte C usage field (used by phase 15)	(1 word)
Used by phase 15	(1 word)
Constant field	(4 words)

Figure 21. Format of Dictionary Entry for Constant

The byte A usage, low chain, byte B usage, high chain, and mode/type fields of a dictionary entry for a constant contain the same information as a dictionary entry for a variable.

<u>Constant Field:</u> The field contains the binary equivalent of the constant for which the dictionary entry was constructed.

MODIFICATIONS TO DICTIONARY ENTRIES FOR CONSTANTS: During compilation, certain fields of the dictionary entries for constants may be modified. The following examples illustrate the formats of dictionary entries for constants at various stages of phase 15 processing. Only changes are indicated; \* stands for unchanged.

Dictionary Entry for Constant After Dictionary Sorting: The format of a dictionary entry for a constant after the dictionary has been sorted is illustrated in Figure 22.

*	(1 word)
Freed by sorting	(1 word)
*	(1 word)
New chain field	(1 word)
*	(2 words)
*	(1 word)
*	(1 word)
*	(1 word)
*	(4 words)

Figure 22. Format of Dictionary Entry for Constant After Sorting

<u>Dictionary</u> <u>Entry for Constant After PHAZ15</u>
<u>Processing:</u> The format of a dictionary
entry for a constant after the processing
of PHAZ15 is illustrated in Figure 23.

*	(1 word)
Freed by sorting	(1 word)
*	(1 word)
New chain field	(1 word)
*	(2 words)
*	(1 word)
Coordinate number for constant	(1 word)
*   *	(1 word)
*	(4 words)

Figure 23. Format of Dictionary for Constant After PHAZ15 Processing

<u>Dictionary</u> Entry for Constant After Relative Address Assignment: The format of a dictionary entry for a constant after the relative address assignment processes is complete is illustrated in Figure 24.

*	(1 word)
Pointer to entry containing pointer to the address constant	(1 word)
*	1 WORD)
New chain field	(1 WORD)
*	(2 words)
*	(1 word)
Coordinate number for constant	(1 word)
Displacement from associated   address constant	(1 word)
*	(4 words)

Figure 24. Format of Dictionary Entry for Constant After Relative Address Assignment

## Statement Number/Array Table

The statement number/array table contains statement number entries, which describe the statement numbers of the source module, and dimension entries, which describe the arrays of the source module.

STATEMENT NUMBER ENTRY FORMAT: The format of the statement number entries constructed by phase 10 is illustrated in Figure 25.

Byte A usage field	(1 word)
Chain field	(1 word)
Not used	(1 word)
Pointer field	(1 word)
Byte B usage field	(1 word)
Image field	(1 word)
Used by Phase 20	(1 word)
Used by Phase 20	(1 word)
Used by Phase 15	(1 word)
Used by Phase 15	(1 word)
Used by Phase 20	(1 word)
Used by Phase 15	(1 word)
Not used	(1 word)

Figure 25. Format of a Statement Number Entry

Byte A Usage Field: This field is contained in a full word, the high-order three bytes of which are not used. This field indicates a portion of the characteristics of the statement number for which the entry was created. The bytes A usage field is divided into eight subfields, each of which is one bit long. The bits are numbered from 0 through 7. Figure 26 indicates the function of each subfield of this field.

Subfield	Function
Bit 0 'on'	statement number defined
Bit 1 'on'	statement number referenced
Bit 2 'on'	referenced in an ASSIGN statement
Bit 3	not used
Bit 4 'on'	statement number of a FOR- MAT statement
Bit 5 'on'	statement number of a GO TO, PAUSE, RETURN, STOP, or DO statement
Bit 6 'on'	statement number used as an argument
Bit 7 'on'	statement number is the object of a branch

Figure 26. Function of Each Subfield in the Byte A Usage Field of a Statement Number Entry

Chain Field: The chain field is used to maintain linkage between the various entries in the chain. It contains either a pointer to the next statement number entry in the chain or an indicator (zero), which indicates the end of the statement number chain.

<u>Pointer Field:</u> This field contains a pointer to the text entry constructed by phase 10 for the associated statement number.

Byte B Usage Field: This field is contained in a full word, the high-order three bytes of which are not used. The byte B usage field indicates additional characteristics of the statement number for which the entry was constructed. The byte B usage field is divided into eight subfields, each of which is one bit long. The bits are numbered 0 through 7. Figure 27 indicates the function of each subfield in the byte B usage field.

Subfield	Function
Bit 0 'on'	statement number is within a DO loop and is trans- ferred to from outside the range of the DO loop
Bit 1 'on'	compiler generated state- ment number
Bits 2-5	not used
Bit 6 'on'	statement number appears in END or ERR parameter of READ statement
Bit 7 'on'	statement number is used in a computed GO TO statement

Figure 27. Function of Each Subfield in the Byte B Usage Field of a Statement Number Entry

<u>Image Field:</u> This field contains the binary representation of the statement number for which the entry was created.

MODIFICATIONS TO STATEMENT NUMBER ENTRIES: During the processing of phases 15, 20, and 25, each statement number entry created by phase 10 is updated with information that describes the text block associated with the statement number. Figure 28 illustrates the format of a statement number entry after the processing of phases 15, 20 and 25. Only changes are indicated; \* stands for unchanged. The phase making the indicated change is specified within parentheses.

New Chain Field: The new chain field pointer to the entry for the statement number that is defined in the source module immediately after the statement number for which the statement number entry under consideration was constructed. (Phase 15 modifies the phase 10 chain pointer when it rechains the statement number entries to correspond to the order in which statement numbers are defined in the source module.) This field is not modified by subsequent phases.

<u>Address Constant Pointer Field:</u> The address constant pointer field (after phase 25 processing) contains either:

• An indication of a reserved register and a displacement, if branching optimization is being implemented and if the text block (associated with the statement number entry under consideration) can be branched to via an RX-format branch instruction (refer to the phase 20, "Branching Optimization").

• A pointer to the address constant reserved for the statement number (refer to phase 25, "ADCON Table Entry Reservation").

*	(1 word)
New chain field (phase 15)	(1 word)
*	(1 word)
Address constant pointer field (phase 20 or phase 25)	(1 word)
*	(1 word)
*	(1 word)
Loop number field (phase 20)	(1 word)
Back dominator field   (phase 20)	(1 word)
Forward connection field   (ILEAD) (phase 15)	(1 word)
Backward connection field   (JLEAD) (phase 15)	(1 word)
Block status field (phase 20)	(1 word)
Text pointer field (phase 15)	(1 word)
*	(1 word)
	<b></b> _

Figure 28. Format of Statement Number Entry After the Processing of Phases 15, 20, and 25

Loop Number Field: The loop number field contains the number of the loop to which the text block (associated with the statement number entry under consideration) belongs. This field is set up and used by phase 20. Just before the loop number is assigned, this field contains a depth number.

Back Dominator Field: The back dominator field contains a pointer to the statement number entry associated with the back dominator of the text block associated with the statement number entry under consideration. This field is set up and used by phase 20.

Forward Connection Field (ILEAD): The forward connection field contains a pointer to the initial RMAJOR entry for the blocks to which the text block associated with the statement number entry under consideration connects. This field is set up by phase 15 and used by phase 20.

Backward Connection Field (JLEAD): The backward connection field contains a pointer to the initial CMAJOR entry for the blocks that connect to the text block

associated with the statement number entry under consideration. This field is set up by phase 15 and used by phase 20.

Block Status Field: The block status field is contained in a full word, the low-order three bytes of which are not used. This field indicates the status of the text block associated with the statement number entry under consideration. The block status field is divided into eight subfield, each of which is one bit long. The bits are numbered 25 through 32. Figure 29 indicates the function of each subfield in the block status field.

	,	
Subfield	Function	
Bit 25	used for various reasons by the routines that explore connections (e.g., the associated block has previously been considered in the search for the back dominator of the block)	
Bit 27 'on'	the associated block exits from a loop	
Bit 28 'on'	the associate block is a fork (i.e., it has two or more forward connections)	
Bit 29	same as bits 25 and 26	
Bit 30 'on'	the associated block is in the current loop	
Bit 31 'on'	the associated block has been completely processed along the complete- optimized path	
Bit 32 'or'	the associated block is an entry block	

Figure 29. Function of Each Subfield in the Block Status Field

Text Pointer Field: The text pointer field contains a pointer to the phase 15 text entry for the statement number with which the statement number entry under consideration is associated. This field is not used by phase 10; it is filled in by phase 15, and is unchanged by subsequent phases.

DIMENSION ENTRY FORMAT: The format of the dimension entries constructed by phase 10 is illustrated in Figure 30.

<u>Dimension Number Field:</u> The dimension number field contains the number of dimensions (1 through 7) of the associated array.

Array Size Field: The array size field contains either the total size of the associated array or zero, if the array has variable dimensions.

Dimension number field	(1 word)
Not used	(1 word)
Array size field	(1 word)
Not used	(1 word)
Element length field	(1 word)
Second dimension factor field	(1 word)
Third dimension factor field	(1 word)
Fourth dimension factor field	(1 word)
Fifth dimension factor field	(1 word)
Sixth dimension factor field	(1 word)
Seventh dimension factor field	(1 word)
Pointer to last subscript par- ameter	(1 word)
Not used	(1 word)

Figure 30. Format of Dimension Entry

<u>Element Length Field:</u> The element length field contains the length of each element (first dimension factor) in the associated array.

Second Dimension Factor Field: The field contains either a pointer to the dictionary entry for the second dimension factor, which has a value of D1\*L, or a pointer to the dictionary entry for the first subscript parameter used to dimension the associated array, if that array has variable dimensions.

Third Dimension Factor Field: This field contains either a pointer to the dictionary entry for the third dimension factor, which has a value of D1\*D2\*L, or a pointer to the second subscript parameter used to dimension the associated array, if that array has variable dimensions. This field is not used if the associated array is has a single dimension.

Fourth Dimension Factor Field: This field contains either a pointer to the dictionary entry for the fourth dimension factor, which has a value of D1\*D2\*D3\*L, or a pointer to the third subscript parameter used to dimension the associated array, if that array has variable dimensions. This field is not used if the associated array has fewer than three dimensions.

Fifth Dimension Factor Field: This field contains either a pointer to the dictionary entry for the fifth dimension factor, which has a value of D1\*D2\*D3\*D4\*L, or a pointer to the dictionary entry for the fourth subscript parameter used to dimension the associated array, if that array has variable dimensions. This field is not used if the associated array has fewer than four dimensions.

Sixth Dimension Factor Field: This field contains either a pointer to the dictionary entry for the sixth dimension factor, which has a value of D1\*D2\*D3\*D4\*D5\*L, or a pointer to the dictionary entry for the fifth subscript parameter used to dimension the associated array, if that array has variable dimensions. This field is not used if the associated array has fewer than five dimensions.

Seventh Dimension Factor Field: This field contains either a pointer to the dictionary entry for the seventh dimension factor, which has a value of D1\*D2\*D3\*D4\*D5\*D6\*L, or a pointer to the dictionary entry for the sixth subscript parameter used to dimension the associated array, if that array has variable dimensions. This field is not used if the associated array has fewer than six dimensions.

<u>Pointer To Last Subscript Parameter:</u> This field contains a pointer to the dictionary entry for the seventh subscript parameter used to dimension the associated array, if that array has variable dimensions. This field is not used if the associated array has fewer than seven dimensions.

# Common Table

The common table contains: 1) common block name entries, which describe common blocks, 2) equivalence group entries, which describe equivalence groups, and 3) equivalence variable entries, which describe equivalence variables.

COMMON BLOCK NAME ENTRY FORMAT: The format of the common block name entries constructed by phase 10 is illustrated in Figure 31.

<u>Character Number Field:</u> The character number field contains the number of characters in the common block name.

Chain Field: The chain field is used to maintain linkage between the various common block name entries. It contains either a pointer to the next common block name entry or an indicator (zero), which indicates that additional common blocks have not yet been encountered.

P1 Field: The P1 field contains a pointer to the dictionary entry for the first variable in this common block.

<u>Name Field:</u> The name field contains the name (right-justified) of the common block for which this common block name entry was constructed.

Character number field	(1 word)
Chain field	(1 word)
Not used	(1 word)
P1 field	(1 word)
Not used	(1 word)
Used by phase 15	(1 word)
Name field	(2 words)
Not used	(5 words)

Figure 31. Format of a Common Block Name Entry

MODIFICATIONS TO COMMON BLOCK NAME ENTRIES: During compilation, certain fields of common block name entries may be modified. Figure 32 illustrates the format of a common block name entry after common block processing by STALL, the first segment of phase 15. Only changes are indicated; \* stands for unchanged.

(1 word)
(1 word)
(1 word)
(1 word)
(1 word)
(1 wcrd)
(2 words)
(5 words)

Figure 32. Format of Common Block Name
Entry After Common Block Processing

EQUIVALENCE GROUP ENTRY FORMAT: The format of the equivalence group entries constructed by phase 10 is illustrated in Figure 33.

<u>Number Field:</u> The number field contains the number of variables being equivalenced in this equivalence group.

<u>Chain Field:</u> The chain field is used to maintain linkage between the various equivalence groups. If contains a pointer to the next equivalence group entry.

Number field	(1 word)
Chain field	(1 word)
Not used	(1 word)
P1 field	(1 word)
Not used	(1 word)
Used by phase 15	(1 word)
Not used	(7 words)

Figure 33. Format of an Equivalence Group Entry

<u>P1 Field:</u> The P1 field contains a pointer to the equivalence variable entry for the first variable in the equivalence group.

MODIFICATIONS TO EQUIVALENCE GROUP ENTRIES: During compilation, certain fields of equivalence group entries may be modified. Figure 34 illustrates the format of an equivalence group entry after equivalence processing by STALL, the first segment of phase 15. Only changes are indicated; \* stands for unchanged.

*		(1 word)
*		(1 word)
*		(1 word)
*		(1 word)
*		(1 word)
Pointer to the "head" the equivalence group	of	(1 word)
*		(7 words)

Figure 34. Format of Equivalence Group Entry After Equivalence Processing

EQUIVALENCE VARIABLE ENTRY FORMAT: The format of the equivalence variable entries constructed by phase 10 is illustrated in Figure 35.

<u>Offset Field:</u> The offset field contains the displacement of this variable from the first element in the equivalence group.

<u>P1 Field:</u> The P1 field contains a pointer to the dictionary entry for this equivalence variable.

Offset field (1 word)  Not used (1 word)  P1 field (1 word)  Not used (1 word)  Chain field (1 word)	r	
Not used (1 word) P1 field (1 word) Not used (1 word) Chain field (1 word)	Used by phase 15	(1 word)
P1 field (1 word) Not used (1 word) Chain field (1 word)	Offset field	(1 word)
Not used (1 word) Chain field (1 word)	Not used	(1 word)
Chain field (1 word)	P1 field	(1 word)
	Not used	(1 word)
Not used (7 words)	Chain field	(1 word)
L	Not used	(7 words)

Figure 35. Format of Equivalence Variable Entry

Chain Field: The chain field is used to maintain linkage between the various variables in the equivalence group. It contains a pointer to the equivalence variable entry for the next variable in the equivalence group.

MODIFICATIONS TO EQUIVALENCE VARIABLE ENTRIES: During compilation, certain fields of equivalence variable entries may be modified. Figure 36 illustrates the format of an equivalence variable entry after equivalence processing by STALL, the first segment of phase 15. Only changes are indicated; \* stands for unchanged.

Null indicator	(1 word)
Displacement of variable from group "head"	(1 word)
*	(7 words)
The null indicator indicates the tive address assignment portion of the tive address assignment portion of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of the tipe of tip	on of phase previously his implies in common,

Figure 36. Format of Equivalence Variable
Entry After Equivalence Processing

## Literal Table

The literal table contains literal constant entries, which describe literal constants used as arguments in CALL statements, and literal data entries, which describe the literal data appearing in DATA statements. (Entries for literal data appearing in DATA statements are not chained. They are pointed to from data text.)

LITERAL CONSTANT ENTRY FORMAT: The format of the literal constant entries constructed by phase 10 is illustrated in Figure 37.

<u>Length Field:</u> The length field contains the length (in bytes) of the literal constant.

<u>Chain Field:</u> The chain field is used to maintain linkage between the various literal constant entries. It contains a pointer to the next literal constant entry.

<u>Literal Constant Field:</u> The literal constant field contains the actual literal constant for which the entry was constructed. The field ranges from 1 to 255 words (1 character/word, left-justified) depending on the size of the literal constant.

(1 word)
(1 word)
(1 word)
(1 word)
(1 word)
(1 word)
(1-255 words)

Figure 37. Format of Literal Constant Entry

MODIFICATIONS TO LITERAL CONSTANT ENTRIES: During compilation, certain fields of literal constant entries may be modified. Figure 38 illustrates the format of a literal constant entry after relative address assignment by CORAL, the third segment of phase 15. Only changes are indicated; \* stands for unchanged.

*	(1	word)
Pointer to entry containing pointer to the address constant for the literal constant	(1	word)
*	(1	word)
Displacement from associated address constant	(1	word)
*	(1	word)
*	(1	word)
* (1-2	55 t	words)

Figure 38. Format of Literal Constant Entry After Relative Address Assignment

LITERAL DATA ENTRY FORMAT: The format of the literal data entries constructed by phase 10 is illustrated in Figure 39.

Length field	(1 word)
Literal data field	(1-255 words)

Figure 39. Format of Literal Data Entry

<u>Length Field:</u> The length field contains the length (in bytes) of the literal data for which the entry was constructed.

<u>Literal Data Field:</u> The literal data field contains the actual literal data. The field ranges from 1 to 255 words (1 character/word, left-justified) depending on the size of the literal data.

# Branch Table

The branch table contains initial branch table entries and standard branch table entries. An initial branch table entry is constructed by phase 10 upon encounter of each computed GO TO statement of the source module. Standard branch table entries are constructed by phase 10 for each statement number appearing in the computed GO TO statement.

INITIAL BRANCH TABLE ENTRY FORMAT: The format of the initial branch table entries constructed by phase 10 is illustrated in Figure 40.

Indicator field	(1 word)
Used by phase 25	(1 word)
Not used	(1 word)
Chain field	(1 word)
Not used	(1 word)
P1 field	(1 word)
Used by phase 25	(1 word)
Not used	(6 words)

Figure 40. Format of Initial Branch Table Entry

Indicator Field: The indicator field is non-zero for an initial branch table entry. This indicates that the entry is for compiler-generated statement number for the "fall-through" statement. (The fall-through statement is executed if the value of the control variable is larger than the number of statement numbers in the computed GO TO statement.)

<u>Chain Field:</u> The chain field is used to maintain linkage between the various branch table entries. It contains a pointer to the next branch table entry.

<u>P1 Field:</u> The P1 field contains a pointer to the statement number/array table entry for the statement number for the compilergenerated statement number for the fall-through statement.

MODIFICATIONS TO INITIAL BRANCH TABLE ENTRIES: During compilation certain fields of initial branch table entries may be modified. Figure 41 illustrates the format of an initial branch table entry after the processing of phase 25 is complete. Only changes are indicated; \* stands for unchanged.

STANDARD BRANCH TABLE ENTRY FORMAT: The format of the standard branch table entries constructed by phase 10 is illustrated in Figure 42.

Indicator Field: This field is zero for standard branch table entries.

<u>Chain Field:</u> This field is used to maintain linkage between the various branch

table entries. It contains a pointer to the next branch table entry.

P1 Field: The P1 field contains a pointer to the statement number/array table entry for the statement number (appearing in a computed GO TO statement) for which the standard branch table entry was constructed.

*   *	(1	word)
Pointer to address constant   reserved for fall-through   statement number	(1	word)
*   *	(1	word)
*	(1	word)
	(1	word)
*	(1	word)
Relative address of statement associated with fall-through statement number	(1	word)
* 	(6 v	vords)

Figure 41. Format of Initial Branch Table
Entry After Phase 25
Processing

Indicator field	(1 word)
Not used	(1 word)
Not used	(1 word)
Chain field	(1 word)
Not used	(1 word)
P1 field	(1 word)
Used by phase 25	(1 word)
Not used	(6 words)
T	

Figure 42. Format of Standard Branch Table Entry

MODIFICATIONS TO STANDARD BRANCH TABLE ENTRIES: During compilation, certain fields of standard branch table entries may be modified. Figure 43 illustrates the format of a standard branch table entry after the processing of phase 25 is complete. Only changes are indicated; \* stands for unchanged.




Figure 43. Format of Standard Branch Table
Entry After Phase 25
Processing

## SUBPROGRAM TABLE

The subprogram table (referred to as IFUNT or IFUNTB) contains entries for the IBM supplied subprograms and in-line routines. The subprograms reside on the FORTRAN system library (SYS1.FORTLIB), while the in-line routines are expanded at compile time. The subprogram table is used by phase 15 to establish subprogram/argument compatibility. That is, phase 15 changes subprogram names (if necessary) so that the referenced subprogram or in-line routine is made to agree with the mode of the argument(s) to it. For example, if the FORTRAN programmer references the MOD inline routine, and if the argument to be operated upon is of real mode, phase 15

replaces the reference to MCD with a reference to AMOD to ensure argument comparability.

Each entry in the subprogram table (see Table 20) contains three fields: usage (4 bytes), mode (2 bytes), and name (6 bytes).

<u>Usage Field:</u> For an in-line routine, the usage field contains an indication of the mode of the result returned from it (see Table 18). For a subprogram, the usage field is initially zero. If a subprogram is referred to in the source module (either explicitly when the supprogram referred to agrees with the mode of the argument to be operated upon, or implicitly either when the subprogram referred to is changed to ensure compatibility or when exponentiation or complex multiplication and division operation are converted to a function reference), the arithmetic translator sets on the high order bit of the usage field in the entry for that subprogram. The relative address assignment portion of phase 15 interrogates in the high-order bit in the usage field for each subprogram. If on, an address constant is reserved for the subprogram, and a pointer to that address constant is placed into the usage field of the entry for that subprogram.

<u>Mode Field:</u> The mode field contains an indication of the mode of the arguments to the subprogram (see Table 18).

Name Field: The name field contains the name of the subprogram, right-justified.

<sup>&</sup>lt;sup>1</sup>This process is called automatic typing.

Table 20. Subprogram Table

Table 20.	Subprogram	Table			Index	II a a co	Mode	Name
Index	Usage	Mode	Name			Usage		
<b>}</b>	+	<del> </del> -	+		63	l	6	DMAX1
1 2	i I	8	CDABS		64		7	AMAX1
2		9	CABS		65		7	MAX1
3	Į į	6	DEXP		66		5	AMINO
1 4		7	EXP		67		0	MIN
5	1	8	CDEXP		68		5	MINO
6	1	9	CEXP		69		6	DMIN1
7	1	6	DSIN		70		7	AMIN1
8	l	7	SIN		71		7	MIN1
9		8	CDSIN		<b>7</b> 2		5	FIXPI#
10	1	9	CSIN		<b>7</b> 3		6	FDXPD#
11		6	DCOS		74		7	FRXPR#
12		7	cos		<b>7</b> 5		6	FDXPI#
1 13	1	8	CDCOS		76		7	FRXPI#
1 14		9	ccos		77		8	FCDXI#
15	i	6	DSQRT		78		9	FCXPI#
16	Į	7	SQRT	ł	79	l i	8	CDDVD#
17	1	8	CDSQRT		80	l	9	CDVD#
18	1	9	CSQRT		81	. 1	8	CDMPY#
19	1	0	LOG		82	l	. 9	CMPY#
20	1	6	DLOG		83	ı		MAX2#
21	1	7	ALOG		84			MIN2#
22	1	8	CDLOG		85	7 5	7	DIM
23		9	CLOG		86	5	5	IDIM
24	1	0	LOG10		87	6 5	6	DMOD
25	1	6	DLOG10		88	5 [	. 5	MOD [
26	1	7	ALOG10		89	7	7	AMOD
27	1	8	CDLG10	Ì	90	6	6 7	DSIGN
28	1	9	CLOG10		91	7 5 6	7	SIGN
29	Î .	6	DATAN		92	5	5 6	ISIGN
30		7	ATAN		93		6	DABS
31	1	6	DATAN2	İ	94	7	7	ABS
32	i	7	ATAN2		95	5 6	5	IABS
33		6	DSINH		96	6	6	IDINT
j 34	i	7	SINH		97	7	7	AINT
35	i	6	DCOSH		98	5	7	INT
36	i	7	COSH		99	4	7	HFIX
j 37	İ	6	DTANH		100	5	7	IFIX
<b>i</b> 38	i	7	TANH		101	6	5	DFLOAT
39	i	<b>i</b> 6	DTAN		102	7	5 7	FLOAT
40	i	j 7	TAN		103	6	7	DBLE
41	i	6	DCOTAN		104	0		BITON
42	i	7	COTAN		105	0		BITOFF
43	ì	6	DARSIN		106	0	i	BITFLP
44	i		ARSIN		107	7		AND
45	i	7	DARCOS		108	7		OR
46	i	7	ARCOS		109			COMPL
47	i	6	DERF	İ	110	7 0 3 3 3 3 3		MOD24
48	i	6	ERF		111	3		LCOMPL
49	i	i 6	DERFC	ĺ	112	3		SHFTL
50	i	6 1 7	ERFC		113	3		SHFTR
51	i	6	DGAMMA	İ	114	3		TBIT
52	i	7	GAMMA		115	3		LAND
53	i	6	DLGAMA		116	3		LOR
54	i	7	ALGAMA		117	3		LXOR
55	i	Ó	LGAMA		118	,		
56	i	ĺ		İ	119	5		ADDR
57	i	ļ	1		120	7	6	SNGL
58	1	i	1		121	7	9	REAL
59	1	i	;	i I	122	7	9	AIMAG
60	1	5	AMAX0	i I	123	8	6	DCMPLX
61	1	0	MAX		124	9	7	CMPLX
62	1	5	MAX0		125	8	8	DCONJG
L	<u> </u>	<u> </u>	1	ŀ	126	9	9	CONJG
			(Continued)	-	1 120	, ,	,	COMOG

## TEXT OPTIMIZATION BIT TABLES

There are eight major bit tables used extensively throughout text optimization. These tables (each four words or 128 bits in length) contain bits that are preset. Only the first 86 bit positions in each table are meaningful and each of these is associated with a particular text entry operator. The settings (on or off) given to these bits indicate either the validity of operand positions in a text entry with a particular operator or the candidacy of a text entry with a particular operator for text optimization procedures.

Three of these tables, MVW, MVU, and MVV are tested by subroutine KORAN and indicate the validity of the operand positions in a text entry with a given operator. The MVW table indicates the validity of the operand 1 position; the MVU table indicates the validity of the operand 2 position; and the MVV table indicates the validity of the operand 3 position. For example, if the bit in MVW that corresponds to a particular operator is on, then the operand 1 position of a text entry having that operator contains a valid or actual operand. If the bit is off, the operand 1 position of the text entry does not contain an actual operand. (In the latter case, the operand 1 position may still contain information that is pertinent to the text entry; however, it does not contain an actual operand.)

The remaining five tables, MFM, MBM, MXM, MSM, and MBR are also tested by suproutine KORAN and indicate the candidacy of a text entry with a particular operator for text optimization procedures. The MFM table indicates whether or not text entries with a particular operator are to be considered for forward movement; the MBM table indicates whether or not text entries with a particular operator are to be considered for backward movement; the MXM table indicates whether or not text entries with a particular operator are to be considered for common expression elimination; the MSM table indicates whether or not text entries with a particular operator are to be considered for strength reduction; and the MBR table indicates whether or not the operator is a branch. For example, if the bit in the MFM table that corresponds to a particular operator is on, then text entries having that operator will be considered for forward movement; if the bit is off, they will not.

The text optimization bit tables are illustrated in Table 21. In this table, the operator associated with each bit position in the bit tables is identified. The bits settings for each operator as they appear in the bit tables is also shown. An x signifies that the bit is on; a blank signifies that the bit is off.

Table 21. Text Optimization Bit Tables

					Bit T	ables									Bit	Tables			
Bit	Operator	MVW	MVU	MVV	MFM	мвм	MXM	MSM	MBR	Bit	Operator	MVW	MVU	MVV	MFM	мвм	мхм	MSM	MBR
1	•NOT•	X	Х		Х	Х	Х			44	LIBF	X			Х	Х	Х		
2	UNARY MINUS	X	Х		Х	Х	Х			45	RS	Х	Х		Х	Х	Х		
3										46	LS	Х	X		Х	Х	Х		
4	•AND•	Х	Х	Х	Х	Х	Х			47	BXHLE								
5	)									48									
6	•OR•	Х	Х	Х	Х	Х	Х			49									
7										50	•LE •	Х	Х	Х	Х	Х	Х		
8	ST	Х	Х		Х	Х				51	•GE •	Х	Х	Х	Х	Х	Х		
9	, (ARG)	Х	Х	Х	Х				Х	52	• EQ •	Х	Х	Х	Х	Х	Х		
10	+	Х	Х	Х	Х	Х	Х	Х		53	•LT •	X	Х	Х	Х	Х	X		
11	_	Х	Х	Х	Х	Х	Х	Х		54	•GT•	Х	Х	Х	Х	Х	Х		
12	*	Х	Х	Х	Х	Х	Х			55	•NE •	Х	Х	Х	Х	Х	Х		
13	1	Х	Х	Х	Х	Х	Х			56	MAX2	Х	Х	Х	Х	Х	Х		
14	LA	Х	Х	Х		Х				57	MIN2	X	X	Х	Х	Х	Х		
15	EXT	Х			X					58	DIM	X	X	Х	Х	×	×		
16	BG		Х	Х				Х	Х	59	IDIM	Х	Х	Х	Х	X	Х		
17	BL		Х	Х				Х	Х	60	DMOD	Х	Х	Х	Х	Х	Х		
18	BNE		Х	Х					Х	61	MOD	Х	Х	Х	Х	Х	Х		
19	BGE		Х	Х				Х	Х	62	AMOD	Х	Х	Х	Х	X	Х		
20	BLE		Х	Х				Х	Х	63	DSIGN	Х	Х	Х	Х	Х	X		
21	BE		Х	Х					х	64	SIGN	Х	Х	Х	Х	Х	X		<u> </u>
22	sc	Х	Х	Х	Х	Х	Х			65	ISIGN	Х	Х	Х	Х	Х	Х		
23	I/O LIST	Х	Х						Х	66	DABS	Х	Х		Х	Х	Х		
24	ВСОМР			Х					Х	67	ABS	Х	Х		Х	Х	Х		
25	(									68	IABS	Х	Х		Х	Х	Х		
26	EM									69	IDINT	Х	Х		Х	Х	Х		
27	В									70									
28	BA		Х						Х	71	INT	Х	Х		Х	Х	Х		
29	BBT		Х	Х					Х	72	HFIX	Х	Х		Х	Х	Х		
30	BBF		Х	Х					Х	73	IFIX	X	Х		Х	Х	Х		
31	LBIT	Х	Х		Х	Х	. X		Х	74	DFLT	Х	Х		Х	Х	Х		
32	BGZ		Х						Х	75	FLT	Х	Х		Х	Х	Х		
33	BLZ		Х						Х	76	DBLE	Х	Х		Х	Х	Х		
34	BNEZ		Х						Х	77	BITON	X	Х						
35	BGEZ		Х						Х	78	BITOFF	Х	Х						
36	BLEZ		Х						Х	79	BITFLP	Х	Х						
37	BEZ		Х						Х	80	ANDF	Х	Х	Х	Х	Х	Х		
38										81	ORF	Х	Х	Х	Х	Х	Х		
39	NMLST	Х	Х							82	COMPL	Х	Х		Х	X	Х		
40										83	MOD24	Х	Х			Х	Х		
41	BF		Х						Х	84	LCOMPL	Х	X			Х	Х		
42	вт		Х						Х	85	SHFTR	х	Х	Х	Х	Х	Х		
43	LDB	Х		Х	Х	Х				86	SHFTL	Х	Х	Х	Х	Х	Х		

### REGISTER ASSIGNMENT TABLES

The register assignment tables are a set of one-dimensional arrays used by the full register assignment routines of phase 20. There are three types of tables: local assignment tables (refer to Table 22), global assignment tables (refer to Table 23), and register usage tables. The register usage tables are work tables used by the local and global assignment routines in the process of full register assignment.

# Register Use Table

The format of the register use tables, TRUSE and RUSE, are the same for the local and global assignment routines. Each table is sixteen words long. Words 1 through 11 represent general registers 1 through 11, words 12, 14, and 16 represent floating point registers 2, 4 and 6, and words 13 and 15 are unused.

Table 22. Local Assignment Tables

Name	Function	Origin <sup>1</sup>
J	Serves as index to TXP, BVR, BVRA, BVA.	FWDPAS
TXP	Gives the storage location of the text item associated with each value of J.	
BVR	Contains the MCOORD value associated with operand 1 of the text item represented by J.	
BVRA	Indicates the register locally assigned to the quantity represented by J.	
BVA	Represents the activity within the block of the quantity represented by J; also contains indicator bits describing the quantity.	
WJ <sup>2</sup>	Indicates whether a variable is eligible for local assignment. Indexed via the MCOORD values obtained from BVR.	

|¹This column indicates the name of the | register assignment routine that ini- | tially creates the particular table. | ²Although WJ is distinctly a local | assignment table, it is indexed by the | quantity MCOORD (which is used to index | the global assignment tables) rather | than by the local assignment table | index, J.

Table 23. Global Assignment Tables

Name	Function	Origin						
1	Serves as an index to MVD, EMIN, RA, RAL, WABP, WA and WJ.							
	Gives the location of the dictionary entry for the variable associated with the given value of MCOORD.							
1	Indicates whether the variable associated with a particular MCOORD value is eligible for glocal assignment.	:						
	Indicates the number of the first register globally assigned to the variable represented by the MCOORD value; provides continuity in global assignment from inner to outer loops.							
	Indicates the register globally assigned to the variable represented by the MCOORD value.							
	Indicates the total activity for the variable represented by the MCOORD value. Calculated by adding 4. to the value each time a definition of the variable is encountered and adding 3. to the value for a use of the variable.							
	Indicates the activity of base variables. Calculated in the same manner as the WA table.							

If the contents of TRUSE(i) and RUSE(i) is equal to zero, then register i is available for assignment. If the value contained in TRUSE(i) or RUSE(i) is between 2 and 128, inclusive, then the register i is assigned to the variable whose MCOORD value is equal to the contents of TRUSE(i) or RUSE(i). If the contents of TRUSE(i) or RUSE(i) has a value between 252 and 255, register i is unavailable for assignment and is reserved for special use (see next paragraph).

Register Use Considerations: Registers 15 and 14 are not available for use by register assignment. They are reserved, and used for branching during the execution of

the object module resulting from the compilation.

Register 13 is not available for use by register assignment. It is reserved, and used during the execution of the object module to contain the address of the save area set aside for the object module (refer to phase 25, "Initialization Instructions"). This register is also used to reference the adcon table.

Register 12 is not available for use by register assignment. It is set aside to contain the starting address of the "Constants" portion of text information.

Registers 11, 10, and 9 may or may not be available for use by register assignment Their use depends upon the number of required reserved registers. (Refer to phase 20, "Branching Optimization").

# NAMELIST DICTIONARIES

Namelist dictionaries are developed by phase 25 for the NAMELIST statements appearing in the source module. These dictionaries provide IHCFCOMH with the information required to implement READ/WRITE statements using NAMELISTS. The namelist dictionary constructed by phase 25 from the phase 10 namelist text representation of each NAMELIST statement contains an entry for the namelist name and entries for the variables and arrays associated with that name.

NAMELIST NAME ENTRY FORMAT: The format of the entry constructed for the namelist name is illustrated in Figure 44.

Name field	words)
L	 

Figure 44. Format of Namelist Name Entry

<u>Name Field:</u> The name field contains the namelist name, right-justified, with leading blanks.

NAMELIST VARIABLE ENTRY FORMAT: The format of the entry constructed for a variable appearing in a NAMELIST statement is illustrated in Figure 45.

(1 word)
Not used (2 bytes)

Figure 45. Format of Namelist Variable Entry

Name Field: The name field contains the name of the variable, right-justified, with leading blanks.

Address Field: The address field contains the relative address of the variable.

<u>Item Type Field:</u> This field is zero for a variable.

Mode Field: The mode field contains the mode of the variable.

NAMELIST ARRAY ENTRY FORMAT: The format of the entry constructed for an array appearing in a NAMELIST statement is illustrated in Figure 46.

Name field (2 words)						
Address fi	.eld		(1 word)			
Item Type field	Mode fie <b>l</b> d	Number of dimensions field	,			
(1 byte)	(1 byte)					
Indicator field (1 byte)	First dimension factor field (3 bytes)					
Not used       (1 byte)	Second dimension factor field (3 bytes)					
Not used Third dimension factor field (1 byte) (3 bytes)						
Etc. (refe	r to "Dime	ension Entry	Format")			

Figure 46. Format of Namelist Array Entry

Name Field: The name field contains the
name of the array, right-justified, with
leading blanks.

Address Field: The address field contains the relative address of the beginning of the array.

Item Type Field: This field is non-zero
for an array.

Mode Field: This field contains the mode
of the elements of the array.

Number of Dimensions Field: This field contains the number of dimensions (1 through 7) of the associated array.

Element Length Field: The element length field contains the length of each element in the associated array.

<u>Indicator Field:</u> This field is zero if the associated array has variable dimensions; otherwise, it is non-zero.

First Dimension Factor Field: If the associated array does not have variable dimensions, this field contains the total size of the array. If the array has variable dimensions, this field contains the relative address of first subscript parameter used to dimension the array.

Second Dimension Factor Field: If the associated array does not have variable dimensions, this field contains the location of the second dimension factor (D1\*L). If the array has variable dimensions, this field contains the relative address of the second subscript parameter used to dimension the array.

Third Dimension Factor Field: If the associated array does not have variable dimensions, this field contains the location of the third dimension factor (D1\*D2\*L). If the array has variable dimensions, this field contains the relative address of the third subscript parameter used to dimension the array.

### DIAGNOSTIC MESSAGE TABLES

There are two major diagnostic tables associated with error message processing by phase 30: the error table and the message pointer table.

### ERROR TABLE

The error table is constructed by phases 10 and 15. As source statement errors are encountered by these phases, corresponding entries are made to the error table. Each error table entry consists of 2 one-word fields. The first field contains either an internal statement number, if the entry is for a statement that is in error, a dictionary pointer, if the entry is for a symbol that is in error (e.g., a variable that is incorrectly used in an EQUIVALENCE statement), or a statement number, if the entry is for a non-defined statement number; the second field contains the message number associated with the particular error. The message numbers that can appear in the error table are those associated with messages of error code levels 4 and 8 (refer to the publication IBM System/360 Operating System: FORTRAN IV Programmer's Guide).

## MESSAGE POINTER TABLE

The message pointer table contains an entry for each message number that may appear in an error table entry. Each entry in the message pointer table consists of a single word. The high-order byte of the word contains the length of the message associated with the message number. The three low-order bytes contain a pointer to the text for the message associated with the message number.

		·

Intermediate text is an internal representation of the source module from which the machine instructions of the object module are generated. The conversion from intermediate text to machine instructions requires information about variables, constants, arrays, statement numbers, in-line functions, and subscripts. This information, derived from the source statements, is contained in the information table, and is referenced by the intermediate text. The information table supplements the intermediate text in the generation of machine instructions by phase 25.

## PHASE 10 INTERMEDIATE TEXT

Phase 10 creates intermediate text (in operator-operand pair format) for use as input to subsequent phases of the compiler. There are five types of intermediate text produced by phase 10:

- Normal text the operator-operand pair representations of source statements other than DATA, NAMELIST, FORMAT, and Statement Functions (SF).
- Data text the operator operand pair representations of DATA statements and the initialization constants in explicit type statements.
- Namelist text the operator-operand pair representations of NAMELIST statements.
- Format text the internal representations of FORMAT statements.
- SF skeleton text the operator-operand pair representations of statement functions using sequence numbers as operands of the intermediate text entries. The sequence numbers replace the dummy arguments of the statement functions. This type of text is, in effect, a "skeleton" macro.

Note: The intermediate text representations are comprised of individual text entries. Each intermediate text type is allocated unique sub-blocks of main storage. The sub-blocks that constitute an intermediate text area are obtained by phase 10, as needed, via requests to the FSD (see FORTRAN System Director, "Storage Distribution").

### Intermediate Text Chains

Each intermediate text area (i.e., the sub-blocks allocated to a particular type of text) is arranged as a chain, which links together (1) the text entries that are developed and placed into that area, and (2) in some cases, the intermediate text representation for individual statements.

The <u>normal text chain</u> is a linear chain of normal text entries; that is each normal text entry is pointed to by the previously developed normal text entry.

The  $\underline{data}$  text chain in bi-linear. This means that:

- The text entries that constitute the intermediate text representation of a DATA statement are linked by means of pointers. Each text entry for the statement is pointed to by the previously developed text entry for the statement.
- The intermediate text representations of individual DATA statements are linked by means of pointers, each representation being pointed to by the previously developed representation. (A special chain address field within the first text entry developed for each DATA statement is reserved for this purpose.)

The <u>namelist text chain</u> operates in the same manner as the data text chain.

The <u>format text chain</u> consists of linkages between the individual intermediate text representation of FORMAT statements. The pointer field of the second text entry in the intermediate representation of a FORMAT statement points to the intermediate text representation of the next FORMAT statement. (The individual text entries comprising the intermediate text representation of a FORMAT statement are not chained.)

The <u>SF skeleton text chain</u> is linear only in that each text entry developed for an operator-operand pair within a particular statement function is pointed to by the previous text entry developed for that same statement function. The intermediate text representations for separate statement functions are not chained together. However, a skeleton can readily be obtained by

means of the pointer contained in the dictionary entry for the name of the statement function.

# Format of Intermediate Text Entry

Those statements that undergo conversion from source representation to intermediate text representation are divided into operator-operand pairs, or text entries. Figure 47 illustrates the format of an intermediate text entry constructed by phase 10.

Adjective code fie	eld (1 word)	operator
Chain field	(1 word)	
Mode field	(1 word)	
Type field	(1 word)	
Pointer field	(1 word)	operand

Figure 47. Intermediate Text Entry Format

Adjective Code Field: The adjective code field corresponds to the operator of the operator-operand pair. Operators are not entered into text entries in source form; they are converted to a numeric value as specified in the adjective code table (see Table 24). It is the numeric representation of the source operator that actually is inserted into the text entry. Primary adjective codes (operators that define the nature of source statements) also have numeric values.

Chain Field: The chain field is used to maintain linkage between intermediate text entries. It contains a pointer to the next text entry.

Mode and Type Fields: The mode and type fields contain the mode and type of the operand of the text entry. Both items appear as numeric quantities in a text entry and are obtained from the mode and type table (see Tables 18 and 19).

Pointer Field: The pointer field contains a pointer to the information table entry for the operand of the operator-operand pair. However, if the operand is a dummy argument of a statement function, the pointer field contains a sequence number, which indicates the relative position of the argument in the argument list.

Note: The text entries for FORMAT statements are not of the above form. FORMAT text entries consist of the characters of the FORMAT statement in source form packed into successive text entries.

Table 24. Adjective Codes

Code (in	Mnemonic (where applicable)	Meaning
1	.NOT.	NOT
4	.AND.	AND
5		Right arithmetic
3		parenthesis
6	.OR.	OR
8	=	Equal sign
9	•	Comma
10	+	Plus
11	-	Minus
12	*	Multiply
13	/	Divide
14	**	Exponentiation
15	(f	Function parenthesis
16	.LE.	Less than or equal
17	.GE.	Greater than or equal
18	.EQ.	Equal
19	.LT.	Less than
20	.GT.	Greater than
21	.NE.	Not equal
22	<b>(</b> s	Left subscript parenthesis
25		Left arithmetic parenthesis
26		End mark
71		GOTO, and implied branches
193		BLOCK DATA
205	 	DATA
208		SUBROUTINE, FUNCTION, Or ENTRY
209	:	FORMAT (text)
210		End of I/O list
		(Continued)

Table 24. Adjective Codes (Continued)

Table 24. Adjective Codes (Continued)

Code (in decimal)	Mnemonic (where applicable)	Meaning
211		CONTINUE
213		Object time format  variable
214		BACKSPACE
215		REWIND
216		END FILE
217		WRITE unformatted
218		READ unformatted
219		WRITE formatted
220		READ formatted
221		  Beginning of I/O    list
222	LDF	  Statement number  definition
223	GLDF	  Generated statement  number definition
225		WRITE using NAMELIST
226		READ using NAMELIST
230		I/O end-of-file parameter
231		I/O error parameter
	<b>L</b>	(Continued)

Code (in	Mnemonic (where applicable)	Meaning
232		BLANK
233	RET	RETURN
234	STOP	STOP
235		PAUSE
238		ASSIGN
240		Beginning of DO
241		Arithmetic assignment statement
242	NDOIF	End of DO 'IF'
243		Arithmetic IF
244		Relational IF
246		CALL
24 <b>7</b>	LIST	I/O or NAMELIST list item
248		NAMELIST
249	END	END
250		Computed GOTO
251		I/O unit number
252		FORMAT (statement numbers)
253		NAMELIST name

## Examples of Phase 10 Intermediate Text

An example of each type of phase 10 text (normal, data, namelist, format, and SF skeleton) is presented below. For each type, a source language statement is first given. This is followed by the phase 10 text representation of that statement.

The phase 10 normal text representation of the arithmetic statement 100 A = B + C \* D / E is illustrated in Figure 48.

	Adjective Code	Chain	Mode	Туре	Pointer		
	Statement number definition		Statement number	0	100		
	Arithmetic		Real	Scalar <sup>1</sup>	A		
	=		Real	Scalar <sup>1</sup>	<b>B</b>		
<b></b>	+	_	Real	Scalar <sup>1</sup>	— <b>→</b> C		
<b>_</b>	*		Real	Scalar <sup>1</sup>	— <b>→</b> D		
	/		Real Scalar <sup>1</sup>		—— <b>→</b> E		
	End mark²	To next normal text entry	0	0	ISN3		
	1 word	1 word	1 word	1 word	1 word		
     	1 Nonsubscripted variable.  2 Operator of the special text entry that signals the end of the text representation of a source statement.  3 Compiler generated sequence number used to identify each source statement.						

Figure 48. Phase 10 Normal Text

The phase 10  $\frac{\text{data}}{\text{text}}$  representation of the DATA statement A,B/2.1,3HABC/,C,D/1.,1./ is illustrated in Figure 49. DATA

,					T
	Adjective Code	Chain	Mode	Туре	Pointer
	DATA	_	0 0		To text for i ──►next DATA statement
	0		0	0	ISN
	0	 	Real	Scalar	—► A
	,		Real	Scalar	<b>&gt;</b> B
	/		Real	Constant	
	,	 	Literal	Constant	→ 3HABC
	/		Re <b>al</b>	Scalar	_ <b>→</b> C
	,	 	Real	Scalar	<b>→</b> D
	/		Rea <b>l</b>	Constant	_→1.
L_ <b>&gt;</b>	,	0	Real	Constant	1 → 1.
	1 word	1 word	1 word	1 word	1 word

Figure 49. Phase 10 Data Text

The phase 10 <u>namelist text</u> representation of the NAMELIST statement NAMELIST /NAME1/A, B, C/NAME2/D, E, F/NAME3/G where A and F are arrays is illustrated in Figure 50.

١.	Adjecti <b>v</b> e	<del></del> -	T	T	
 	Code	Chain	Mode	Туре -+	Pointer
	NAMELIST	<u> </u>	NAMELIST	0	→ NAME1
	/		0	0	To text for
	LIST	†	Real	Array	—→ A
	LIST		Real	Scalar	— <b>→</b> B
7	LIST	0	Real	Scalar	— <b>→</b> C
ļ	NAMELIST		NAMELIST	0	→ NAME2
<b>V</b>	/	   	0	0	To text for
-	LIST	 	Real	Scalar	— <b>→</b> D
*	LIST	<u></u>	Real	Scalar	— <b>→</b> E
-	LIST	0	Real	Array	→ F
 	NAMELIST	<u> </u>	NAMELIST	0	—→ NAME3
-	/	   	0	0	To text for
-	LIST	0	Real	Scalar	—→ G
	1 word	1 word	1 word	1 word	1 word

Figure 50. Phase 10 Namelist Text

The phase 10 <u>format text</u> representation of the FORMAT statement 5 FORMAT  $(2H0A,A6//5X,3(I4,E12.5,3F12.3,^ABC^*))$  is illustrated in Figure 51.

[	Pointer Code	Chain	Mode	Туре	Pointer	
	Statement number definition		Statement number	0	5	1
	FORMAT		0	0	To text for next FORMAT statement	1
┸┪	(2н0	A, A6	//5X	,3(I	4,E1	
	2.5,	3F12	.3,'	ABC'	)) ≢ ¹	1
	1 word	1 word	1 word	1 word	1 word	1
1	<sup>1</sup> Group mark.					1

Figure 51. Phase 10 Format Text

The phase 10 <u>SF skeleton text</u> representation of the statement function ASF (A,B,C) = A+D+B+E/C is illustrated in Figure 52.

	Adjecti <b>v</b> e Code	Chain	Mode	Туре	Pointer
	(	 	0	0	1
	+	 	Real	Scalar	— <b>&gt;</b> D
	*		0	0	2
	*		Real	Scalar	— <b>→</b> E
<u></u>	/		0	0	3
	)		0	0	Number of dummy arguments
٢٠٠	End mark	0	0	0	0
	1 word	1 word	1 word	1 word	1 word

Figure 52. Phase 10 SF Skeleton Text

# PHASE 15/PHASE 20 INTERMEDIATE TEXT MODIFICATIONS

During phase 15 and phase 20 text processing, the intermediate text entries are modified to a form more suitable for optimization and object-code generation. The intermediate text modifications made by each phase are discussed separately in the following paragraphs.

#### PHASE 15 INTERMEDIATE TEXT MODIFICATIONS

The intermediate text input to phase 15 is the intermediate text created by phase 10. The intermediate text output of phase 15 is an expanded version of phase 10 intermediate text. The intermediate text output of phase 15 is divided into four categories:

- Unchanged text
- Phase 15 data text
- Statement number text
- Standard text

## Unchanged Text

The unchanged text is the phase 10 normal text that is not processed by phase 15. Unchanged text is passed on to subsequent phases in phase 10 format with but one modification: the contents of the operator and chain fields are switched.

## Phase 15 Data Text

To facilitate the assignment of initial data values to their associated variables, phase 15 converts the phase 10 data text for DATA statements to phase 15 data text, which is in variable-constant format. The format of the phase 15 data text entries is illustrated in Figure 53.

Indicator field	(1 word)
Chain field	(1 word)
P1 field	(1 word)
P2 field	(1 word)
Offset field	(1 word)
Number field	(1 word)

Figure 53. Format of Phase 15 Data Text Entry

Indicator Field: The indicator field indicates the characteristics of the initial data value (constant) to be assigned to the associated variable. This field is contained in a full word, the high-order three bytes of which are not used. The indicator

field is divided into eight subfields, each of which is one bit long. The bits are numbered from 0 through 7. Figure 54 indicates the function of each subfield in the indicator field.

Subfield	Function
Bit 0	not used
Bit 1	not used
Bit 2	not used
Bit 3	not used
Bit 4 'on'	initial data value is nega- tive constant
Bit 5 'on'	initial data value is a Hollerith constant
Bit 6 'on'	initial data value is in hexadecimal form
Bit 7 'on'	data table entry is six words long (variable is an array element).

Figure 54. Function of Each Subfield in Indicator Field of Phase 15 Data Text Entry

<u>Chain Field:</u> The chain field is used to maintain linkage between the various phase 15 data text entries. It contains a pointer to the next such entry.

P1 Field: The P1 field contains a pointer to the dictionary entry for the variable to which the initial data value is to be assigned.

<u>P2 Field:</u> The P2 field contains a pointer to the dictionary entry for the initial data value (constant) which is to be assigned to the associated variable.

Offset Field: The offset field contains the displacement of the subscripted variable from the first element in the array containing that variable. If the variable to which the initial data value is to be assigned is not subscripted, this field does not exist.

Number Field: The number field contains an indication of the number of successive items to which the initial data value is to be assigned. If the initial data value is not to be assigned to more than one item, this field does not exits.

#### Statement Number Text

The statement number text is an expanded version of the phase 10 intermediate text created for statement numbers. It is expanded to provide additional fields in which statistical information about the text block associated with the statement number is stored. The format of statement number text entries is illustrated in Figure 55.

(1 word)
(1 word)
(1 word)
(1 word)
(1 word)
(1 word)
(4 words)
(4 words)
(4 words)

Figure 55. Format of Statement Number Text Entry

<u>Chain Field:</u> The chain field is used to maintain the linkage between the various intermediate text entries. It contains a pointer to the next text entry.

Operator Field: The operator field contains an internal operation code (numeric) for a statement number definition (see Table 25).

P1 Field: The P1 field contains a pointer to the statement number/array table entry for the statement number.

Block Size Field: The block size field contains the number of text entries within the block (started by the statement number for which the current text entry is made).

Table 25. Phase 15/20 Operators

Table 25. Phase 15/20 Operators				
Code (in	Mnemonic (where applicable)	Meaning		
1	.NOT.	NOT		
2	Ū	Unary minus		
4	.AND.	AND		
5	)	Right parenthesis		
6	.OR.	OR		
8	ST	Store		
9	,	Argument		
10	+	Plus		
11	-	Minus		
12	*	Multiply		
13	/	Divide		
14	LA	Load address		
15	EXT	External function or subroutine CALL		
16	BG	Branch greater than		
17	BL	Branch less than		
18	BNE	Branch not equal		
19	BGE	Branch greater than or equal		
20	BLE	Branch less than or equal		
21	BE	Branch equal		
22	SUB	Subscript		
23	LIST	I/O list		
24	BC	Branch computed		
25		Left parenthesis		
26		End mark		
27	В	Branch		
28	BA	Branch assigned		
29	BBT	Branch bit true		

(Continued)

Table 25. Phase 15/20 Operators (Cont.) Table 25. Phase 15/20 Operators (Cont.)

Code (in	Mnemonic  (where  applicable)	Meaning	,   	Code (in	Mnemonic (where applicable)	Meaning
30	     BB <b>F</b>	Branch bit false		60	DMOD	DMOD in-line routine
31	İ	Logical value of bit		61	MOD	  MOD in-line routine
32	BGZ	Branch greater than		62	AMOD	  AMOD in-line routine
		zero		63	DSIGN	DSIGN in-line rou-
<b>3</b> 3	BLZ	Branch less than zero		i 1	<b>;</b> }	tine
34	BNEZ	Branch not equal		64 	SIGN	SIGN in-line routine
		zero		65 	ISIGN	ISIGN in-line rou-
35	BG <b>EZ</b>	Branch greater than or equal zero		66	DABS	DABS in-line routine
36	BLEZ	Branch less than or		67	ABS	ABS in-line routine
27	775	equal zero	· ·	68	IABS	IABS in-line routine
37	BEZ	Branch equal to zero		69	IDINT	  IDINT in-line rou-
39	NMLS	NAMELIST		     71	     INT	tine          INT in-line routine
41	BF	Branch false		Ì	i	i
42	BT	Branch true		72 	HFIX 	HFIX in-line routine  
43	LDB	Load byte		73 	IFIX 	IFIX in-line routine  
44	LIBF	Library function call		74	DFLOAT	DFLOAT in-line rou- tine
45 1	RS	  Right shift 		75   75	   FLOAT 	  FLOAT in-line rou-
46	LS	Left shift		i 1 76	DBLE	  DBLE in-line routine
47	BXHLE	Branch on index		77	BITON	BITON in-line rou-
50	LE	Less than or equal			Dilon	tine
51	GE	  Greater than or  equal		78   78	BITOFF	BITOFF in-line rou- tine
52	EQ	Equal		79	BITFLP	  BITFLP in-line rou-
53	LT	Less than		! ! ! 80	     ANDF	tine    ANDF in-line routine
54	GT	  Greater than		İ		
55	l NE:	  Not equal		81     82	ORF	ORF in-line routine            COMPL in-line rou-
56	MAX2	  MAX2 in-line routine		02	COMPL	tine
57	MIN2	  MIN2 in-line routine		83	MOD24	  MOD24 in-line rou-    tine
58	DIM	  DIM in-line routine		     84	LCOMPL	CINE     LCOMPL in-line rou-
59   59	   IDIM 	  IDIM in-line routine 		   		tine
		(Continued)				(Continued)

(Continued)

(Continued)

Table 25. Phase 15/20 Operators (Cont.)

  Code (in  decimal)	Mnemonic (where applicable)	Meaning
85	•	SHFTR in-line rou-
86	SHFTL	SHFTL
100	LR	  Load register (phase  20 only)
101		Restore main storage (phase 20 only)
102	RR	Restore register (phase 20 only)
103		Register usage (phase 20 only)
193	   	BLOCK DATA
200		COMMON
201		EQUIVALENCE
202		EXTERNAL
205		DATA
208		FUNCTION
209		FORMAT
210		END I/O
211	<b> </b> 	CONTINUE
213	<b>!</b> <b>!</b>	Object time FORMAT
214		BACKSPACE
215		REWIND
216	   	END FILE
217		WRITE unformatted
218	]    -	READ unformatted
219	 	WRITE formatted
220	! 	READ formatted
221		Begin I/O
222 	LDF	  Statement number  definition
223	   GLDF 	  Generated statement    number definition

Table 25. Phase 15/20 Operators (Cont.)

  Code (in  decimal)	Mnemonic (where applicable)	Meaning
224		IMPLICIT
225		  WRITE using NAMELIST
226		READ using NAMELIST
227		  Statement function
230		  I/O end-of-file  parameter
231		  I/O error parameter
232	   	BLANK
233	RET	RETURN
234	   STOP	STOP
235		   Pause
249	END	END
251	   <del> </del>	I/O unit number

Indicator Field: The indicator field is contained in a full word, the high-order three bytes of which are not used. This field indicates some of the characteristics of the text entries in the associated block. The indicator field contains eight subfields, each of which is one bit long. The subfields are numbered 25 through 32. Figure 56 indicates the function of each subfield in the indicator field.

Subfield	Function
Bits 25-28	not used
Bit 29 'on'	associated block contains an I/O operation
Bit 30 'on'	associated block contains a reference to a library function
Bit 31	not used
Bit 32 'on'	associated block contains an abnormal function ref- erence

Figure 56. Function of Each Subfield in Indicator Field of Statement Number Text Entry

<u>BLKEND Field:</u> The BLKEND field contains a pointer to the last intermediate text entry within the block.

Use Vector Field (MVF): The use vector field is used to indicate which variables and constants are used in the associated block. Variables and constants, as they are encountered in the module by phase 15, are assigned a unique coordinate (1 bit) in this vector field. In general, if the ith bit is on (1), the variable or constant assigned to the ith coordinate is used in the associated block.

Definition Vector Field (MVS): The definition vector field is used to indicate which variables are defined in a block. Variables and constants, as they are encountered by Phase 15, are assigned a unique coordinate (1 bit) in this vector field. In general, if the ith bit is on (1), the variable assigned to the ith coordinate is defined in the associated block.

Busy-On-Exit Vector Field (MVX): The busy-on-exit vector field in phase 15 indicates which variables are not first used and then defined within the text block (not busy-on-entry). This field is converted by phase 20 to busy-on-exit data, which indicates which operands are busy-on-exit from the block. Variables and constants, as they are encountered by phase 15, are assigned a unique coordinate (1 bit) in this vector field. In general, during phase 15, if the ith bit is on (1), the variable assigned to the ith coordinate is not busy-on-entry to the block. During phase 20, if the ith bit is on, the variable or constant assigned to the ith coordinate is busy-on-exit from the block.

## Standard Text

The standard text is an expanded and modified form of phase 10 intermediate text that is more suitable for optimization. The format of standard text entries is illustrated in Figure 57.

<u>Chain Field:</u> The chain field is used to maintain the linkage between the various intermediate text entries. It contains a pointer to the next text entry.

<u>Operator Field:</u> The operator field contains an internal operation code (numeric) that indicates either the nature of the statement or the operation to the performed (see Table 25).

P1 Field: The P1 field contains either a pointer to the dictionary entry or statement number/array table entry for operand 1 of the text entry, or zero (0) if operand 1 does not exist.

Chain field (1 word)										
Opera	Operator field (1 word)									
P1 fi	eld			(1	word)					
P2 fi	P2 field (1 word)									
P3 fi	eld			(1	word)					
used bits	Used by  phase 20  (bits  2-13)	field (bit	used	field (bit	(bits					
Not used (bits 0-7)	used Used by phase 20 (bits 8-31)									
Displa	Displacement field (1 word)									

Figure 57. Format of a Standard Text Entry

<u>P2 Field:</u> The P2 field contains either a pointer to the dictionary entry for operand 2 of the text entry, a pointer to an IFUNTB entry, or zero (0) if operand 2 does not exist.

P3 Field: The P3 field contains either a pointer to the dictionary entry for operand 3 of the text entry, a pointer to a parameter list in the adcon table, an actual constant (for shifting operations), or zero (0) if operand 3 does not exist.

 $\underline{\text{D}}$  Field: The D field only has meaning for division operations. A setting of 0 signifies division, and indicates that the quotient is to replace operand 1. A setting of 1 signifies a MOD operation, and indicates that the remainder is to replace operand 1.

<u>S Field:</u> The S field indicates whether or not a text entry is involved in a subscript computation. (If the S bit is on (1), the text entry is part of a subscript computation.)

Mode Field: The mode field indicates the general mode of the expression and the mode of the operands. The bits are set by phase 15. The meanings of the bits in the mode field are given in Table 26.

<u>Displacement Field:</u> The displacement field appears only for subscript and load address text entries; it contains a constant displacement (if any) computed from constants in the subscript expression.

Table 26. Meanings of Bits in Mode Field of Standard Text Entry

Mode	Bits	Meaning
general	27-28	00 - logical 01 - integer 10 - real
operand 1	29	0 - short mode(logical*1, integer*2, real*4) 1 - long mode (logical*4, integer, real*8)
operand 2	30	0 - short mode (logical*1, integer*2, real*4) 1 - long mode (logical*4, integer, real*8)
operand 3	31	0 - short mode (logical*1, integer*2, real*4) 1 - long mode (logical*4, integer, real*8)

#### PHASE 20 INTERMEDIATE TEXT MODIFICATION

The intermediate text input to phase 20 is the output text from phase 15. The intermediate text output of phase 20 is of the same form as the standard text output of phase 15. The format of the phase 20 output text is illustrated in Figure 58.

R1, R2, and R3 Fields: The R1, R2, and R3 fields (each is 4 bits long) are filled in by phase 20 during register assignment, and are referred to by phase 25 during the code generation process. The assigned registers are the operational registers for operand 1, operand 2, and operand 3, respectively.

<u>B1, B2, and B3 Fields:</u> The B1, B2, and B3 fields (each is 4 bits long) are filled in by phase 20 during register assignment, and are referred to by phase 25 during the code generation process. The assigned registers are the base registers for operand 1, operand 2, and operand 3, respectively.

Status Field: The status field is composed of 12 bits that are set by phase 20 to indicate the status of the operands and the status of the base addresses of the operands in a text entry. The information in the status field is used by phase 25 to determine the machine instructions that are to be generated for the text entry. The status field bits and their meanings are illustrated in Table 27.

Chain fiel	ld 1								(1	l word)	
Operator field <sup>1</sup> (1 word)											
P1 field <sup>1</sup> (1 word)									l word)		
P2 field <sup>1</sup> (1 word)									l word)		
P3 field <sup>1</sup> (1 word)									l word)		
	Status field   D field <sup>1</sup>   (bits 2-13)   (bit 14)				Not used (bits 15-25)			fiel <b>d¹</b> oit 26)		Mode field¹ (bits 27-31)	
	R1 field (bits 8-11)									B3 field (bits 28-31)	
Displacement field <sup>1</sup> (1 word)											
The chain field, mode field, operator field, P1 field, P2 field, P3 field, D field, S field, and displacement field are as defined in a phase 15 standard text entry. (Phase 20 does not alter these fields.)											

Figure 58. Format of Phase 20 Text Entry

Table 27. Status Field Bits and Their Meanings

Operand/ Base Address	Bit	Meaning
Operand 2	2	0 - base address in storage 1 - base address in register
base address   status 	3	0 - do not retain base address in register 1 - retain base address in register
Operand 3   base address	ţ.	0 - base address in storage 1 - base address in register
status	5	0 - do not retain base address in register 1 - retain base address in register
Operand 2	6	0 - operand in storage 1 - operand in register
Scacus	7	0 - do not retain operand in register 1 - retain operand in register
Operand 3	8	0 - operand in storage 1 - operand in register
Status	9	0 - do not retain operand in register 1 - retain operand in register
Operand 1 base address	10	0 - base address in storage 1 - base address in register
status	11	0 - do not retain base address in register 1 - retain base address in register
Operand 1	12	0 - generate store into operand 1 1 - do not generate store into operand 1
status	13	- not used

# STANDARD TEXT FORMATS RESULTING FROM PHASES 15 AND 20 PROCESSING

The following formats illustrate the standard text entries developed by phase 15 and phase 20 for the various types of operators. When the fields of the text entries differ from the standard definitions of the fields, the contents of the fields are explained. In addition, notes that explain the types of instructions generated by phase 25 are also included to the right of the text entry format, when appropriate. For an explanation of the individual operators see Table 25.

## Branch Operator (B)

Chain (1 wor										
Branch operator (1 word										
P1	P1 (1 wor									
				(1	word)					
				(1	word)					
	Status									
				   L						

<u>P1:</u> The P1 field contains a pointer to the statement number/array table entry for the statement number branched to.

Note: Phase 25 decides if an RR or an RX
branch instruction should be generated.

Logical Branch Operators (BT, BF)

Chain (1 word)									
Logical branch operator (1 word)									
P1 (1 word)									
P2 (1 wor									
					(1	word)			
} 	Status	Status							
<del> </del>	· [	• r- 	R2	В2		·			

<u>P1:</u> The P1 field contains a pointer to the statement number/array table entry for the statement number being branched to.

 $\underline{\text{P2:}}$  The P2 field contains a pointer to the dictionary entry for the logical variable being tested.

Note: The test of the logical variable will be done with a BXH or BXLE for BT and BF, respectively.

Binary Operators (+, -, \*, /, OR, and AND)

Chain (1 word									
Binary operator (1 word									
P1 (1 word)									
P2 (1 word									
P3					(1	word)			
	Stati		Mode						
	R1	B1	R2	в2	R3	B3			

Test and Set Operators (GT, LT, GE, LE, EQ, and NE)

Chain (1 w									
Test and set operator (1 word									
P1 (1 word									
P2	P2 (1 word								
P3						(1	١ ٦	word)	
	Stati	ıs	- т - і і				I	Mode	
	R1	F	32	В2	R3	3	В3		

In-line Functions (MAX2, MIN2, DIM, IDIM, DMOD, MOD, AMOD, DSIGN, SIGN, ISIGN, LAND, LOR,
LCOMPL, IDIM, BITON, BITOFF, AND, OR, COMPL, MOD24, SHFTR, and SHFTL)

Chain								vord)	
Function Operator (1 w								vord)	
P1	P1 (1 word)								
P2	P2 (1 word								
P3	P3 (1 word)								
	Stati	us	D				N	lode	
	R1	R1 B1		R2 B2		R3		В3	

Testing a Byte Logical Variable (LDB)

Chain			(1 word)
LDB operato	or		(1 word)
P1			(1 word)
P2			(1 word)
			(1 word)
 	Status		Mode
   	R1	R2	R3   B3

 ${\underline{\tt Note:}}$  The LDB operator is used to load a register with a byte logical variable.

Branch on Index Low or Equal, or Branch on Index High

Chain	(1 word)	
Add operator	(1 word)	
P1	(1 word)	
P2	(1 word)	Text
Р3	(1 word)	Entry 1
Status R2	R3   B3	

Note: A BXHLE instruction will be generated by phase 25 when an add operator is followed by a branch operator.

P1 and P2 of text entry 1 equals P2 of text entry 2.

	Ch	ain		(1	word)		
	Br	anch opera	ator	(1	word)		
	P1			(1	word)		
	P2			(1	word)	Text	2
į	P3			(1	word)	Entry	2
		Status	[	<u>-</u>			
			R2	R3	В3		
		±					

<u>P1:</u> The P1 field of text entry 2 contains a pointer to the statement number/array table entry for the statement number being branched to.

#### Computed GO TO Operator

Chain (1									
Computed GO TO operator (1 wo									
P1 (1 word									
P2 (1 wor									
P3					(1	word)			
	Status		r: !						
<del>-</del>	R3	В3							

 $\underline{\text{P1:}}$  P1 contains the number of items in the branch table that are associated with the computed GO TO operator.

 $\underline{\text{P2:}}$  P2 contains a pointer to the information table entry for the branch table.

 $\underline{\text{P3:}}$  P3 contains a pointer to the indexing value for the computed G0 TO statement.

Branch Operators (BL, BLE, BE, BNE, BGE, BG, BLZ, BLEZ, BEZ, BNEZ, BGEZ, and BGZ)

Chain					(:	L 1	word)	
Branch operator (1 word)								
P1					(1	L	word)	
P2	P2 (1 word							
Р3					(1	L 1	word)	
	 	 			[ ]	Mode		
		- [-	R2	В2	R	3	В3	

<u>P1:</u> The P1 field contains a pointer to the statement number/array table entry for the statement number being branched to.

Note: Operands 2 and 3 must be compared before the branch. For the BLZ, BLEZ, BEZ, BNEZ, BGEZ, and BGZ operators, operand 3 is zero and a test on zero is generated.

Binary Shift Operators (RS, LS)

Chain (1 wo								
Binary shif	Binary shift operator (1							
P1	P1 (1 word							
P2	P2 (1 word							
Shift quant	ity			(1	wora)			
		Mode						
		R2	В2	R3	B3			

Load Address Operator (LA)

Chain (1 word)								
Load addres	s oper	ator		(1	word)			
P1 (1 word)								
P2 (1 word)								
P3				(1	word)			
 	Statu	s		S	Mode			
	R1		R2	R3	B3			
Displacemen	Displacement (1 word							

Note: The purpose of the load address operator is to store an address of an element of an array in a parameter list. The P1 field defines the parameter list.

## Subscript Text Entry - Case 1

Chain (1 word)								
Subscript operator (1 word)								
P1 (1 word)								
P2 (1 word)								
P3					(1	word)		
	Stati	ıs			S	Mode		
	R1	B1	R2	В2	R3	B3		
Displacemen	Displacement (1 word)							

 $\underline{\text{P2:}}$  The P2 field contains a pointer to the dictionary entry for the variable being indexed.

 $\underline{\text{P3:}}$  The P3 field contains a pointer to the dictionary entry for the indexing value.

## Subscript Text Entry - Case 2

Chain (1 word)									
Subscript o	Subscript operator (1 word)								
					(1	word)			
P2					(1	word)			
P3					(1	word)			
	Status	T - T			S	Mode			
[				В2	R3	В3			
Displacemen	Displacement (1 word)								

Note: For Case 2 subscript text entries, the subscript text entry is combined with the next text entry to form a single RX instruction. (Case 2 will be formed by phase 15 only when the second text entry has the store operator. Phase 20 will change Case 1 text entries to Case 2 text entries when appropriate.)

P1 is zero and either P2 or P3 of the next text entry will be zero.

In-line routines (DABS, ABS, IABS, IDINT, INT, HFIX, DFLOAT, FLOAT, DBLE)

Chain						(1	. ,	word)	
Operator						(1	. 1	worā)	
P1						(1	L 1	word)	
P2	P2 (1								
						(1	L 1	word)	
	Stati	1S		T ! !			1	Mode	
	R1	B <b>1</b>		R2	В2			   	

## EXT, and LIBF Operators

Chain							(1	L	vord)
Operator							(1	L	vord)
P1							(1	L v	vord)
P2 (1 word)								vord)	
P3							(1	 L v	vord)
	Stati	us	r <del>- 1 -</del>				r-1	r = 	
	R1	B1			 !	-7-			

<u>P1:</u> P1 is zero for the EXT operator of a subroutine call.

P2: The P2 field contains either a pointer to the dictionary entry for an external function or a subroutine name, or a pointer to the IFUNTB entry for a library function.

 $\underline{P3:}$  The P3 field contains either zero or a symbolic register number and a displacement that points to the object-time parameter list of the external function, library function, or subroutine.

#### Arguments for Functions and Calls


Chain						(1	word)	
Argument of	perato	r				(1	word)	
P1						(1	word)	
P2	P2 (1 word)							
P3 (for co	nplex)					(1	word)	
			<del>-</del> -			Ī		
		Ţ			<u>1</u> ^	-	T	

 $\underline{\text{Note:}}$  No registers are needed for this type of text entry.

For calls and ABNORMAL functions, P1 = P2. For NORMAL functions and library functions, P1 = 0.

See the next text entry for the case of complex statements.

Special Argument Text Entry for Complex Statements



<u>Note:</u> For complex statements, the first text entry of the argument list contains the register information for the imaginary part of the complex result.

## Assigned GO TO Operator (BA)

Chain	word)						
Assigned GO TO operator (1							
(1							
P2				(1	word)		
				(1	word)		
	Status						
		R2	в2				

 $\underline{P2:}$  The P2 field contains a pointer to the variable being used in the assigned GO TO statement.

READ/WRITE Operators for I/O lists

READ

Chain (1						
READ operator						
P1 (1 word						
[						wora)
				(	1	word)
Status	T	 		- <del>T</del> -	Ī	
R1 B1						]
	Status	Status	Status	Status	or (	(1 (1 Status

 $\underline{\text{P1:}}$  The P1 field contains a pointer to the  $\overline{\text{I/O}}$  list for the READ statement.

<u>Note:</u> If the P3 field contains a zero, an entire array is being read. This causes a different instruction sequence to be generated.

WRITE

Chain (1 word						
WRITE operator (1 word)						
				(1	word)	
P2 (1 w						
P3	P3 (1 word)					
	Status					
	R1 B	1	]			

 $\underline{\text{P2:}}$  The P2 field contains a pointer to the  $\overline{\text{I/O}}$  list for the WRITE statement.

 $\underline{\text{Note:}}$  If the P3 field contains a zero, an entire array is being written. This causes a different instruction sequence to be generated.

## Logical Branch Operators (BBT, BBF)

Chain							1 1	word)
Logical Branch Operator (1							1 1	word)
P1 (1 word							word)	
P2 (1							L	word)
P3	P3 (1 word)							word)
	Status						]	Mode
	R1		1		В2	   		

<u>P1:</u> The P1 field contains a pointer to the statement number/array table entry for the statement number being branched to.

<u>P2:</u> The P2 field contains a pointer to the dictionary entry for the logical variable being tested.

 $\underline{P3:}$  The P3 field contains a pointer to the dictionary entry for the number of the bit being tested.

## LBIT Operator

Chain (1 wo							
LBIT Operat	(1	word)					
P1 (1 word							
P2 (1 wo							
P3	P3 (1 word)						
	Status				Mode		
			В2	<b>-</b>			

 $\underline{\text{P2:}}$  The P2 field contains a pointer to the dictionary entry for the logical variable being tested.

 $\underline{P3:}$  The P3 field contains a pointer to the dictionary entry for the number of the bit being tested.

The major arrays of the compiler are the bit strip and skeleton arrays, which are used by phase 25 during code generation. The following figures illustrate the bit strip and skeleton arrays associated with the operators of text entries that undergo code generation. The skeleton array for each operator is illustrated by a series of assembly language instructions, consisting of a basic operation code, which is modified to suit the mode of the operands, and operands, which are in coded form. The operand codes and their meanings are as follows:

Bn--base register for operand n

BD--base register used for loading an operand's base address

Rn--operational register for operand n

X--index register when necessary

To the right of the skeleton array for an operator is the bit strip array for the operator. Each bit strip in the bit strip array consists of a vertical string of 0's, 1's, and X's. A particular strip selected according to the status information, which is shown above that strip. For example, if the combined status of operands 2 and 3 is 1010 (reading downward), the bit strip below that status is to be used (The status of during code generation. operand 2 is indicated in the first two vertical positions, reading downward; the status of operand 3 is indicated in the second two vertical positions, The meanings of the various downward1). bit settings in each bit strip are as follows:

- 0--The associated skeleton array instruction is not to be included as part of the machine code sequence.
- 1--The associated skeleton array instruction is to be included as part of the machine code sequence.
- X--The associated skeleton instruction may or may not be included as part of the machine code sequence, depending upon whether or not the associated base address is to be

loaded, or whether or not a store into operand 1 is to be performed. (In some cases, 0's rather than X's appear for base register loads and the subject store instruction.)

MINUS: Used for All Subtract Operations

Index	Skeleton   Instructions		   Status
1 2 3 4	L L LH LH LCR LR LR LCR SH	B2,D(0,BD) R2,D(0,B2) R1,D(X,B2) B3,D(0,BD) R3,R3 R1,R2 R3,D(0,B3) R1,R3 R1,R3 R1,D(X,B3) R1,R3	
11	AΗ	R3,D(X,B2)	00100000000000000
12	AH	R1,D(X,B2)	00010000000000000
13	AR	R3,R2	0000001000000010
14	L	B1,D(0,BD)	XXXXXXXXXXXXXXXX
15	STH	R1,D(0,B1)	XXXXXXXXXXXXXXX

NTFXGN: Used for the INT, IDINT, IFIX, and HFIX In-Line Routines

Index	Ir	Skeleton nstructions	INT, IFIX, HFIX Status	IDINT Status
			0011	0011 0101
1 2 3 4 5 6 7 8 9 10 11 12 13	SDR L LD LDR AW STD L BALR BC LNR L STH	0,0 B2,D(0,BD) R2,D(0,B2) 0,D(0,B2) 0,R2 0,60(0,12) 0,64(0,13) R1,68(0,13) 15,0 10,6(0,15) R1,R1 B1,D(0,BD) R1,D(0,B1)	1111   XX00   0100   1000   0111   1111   1111   1111   1111   1111   XXXX   XXXX	0000   XX00   0100   1000   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1XXXX   XXXX   XXXX

<sup>&#</sup>x27;In some cases, operand 3 does not exist and only the status of operand 2 is indicated.

In-Line Routines

Index	Ins	Status	
			0011 0101
1 2 3 4 5	L LH LPR L STH	B2,D(0,BD) R2,D(0,B2) R1,R2 B1,D(0,BD) R1,D(0,B1)	XX00 11100 11111 XXXX XXXX

MOD24: Used for the MOD24 In-Line Routine

Index	Skeleton Instructions		Status
			0011 0101
1 1	L T.	B2,D(0,BD) R2,D(X,B2)	XX00
2	l LA	R2,D(X,B2) R1,0(0,R2)	1 1111
4	L	B1,D(0,BD)	XXXX
5	ST	R1,D(0,B1)	XXXX

MXMNGN: Used for the MAX2 and MIN2 In-Line Routines

Index	I1	Skeleton nstructions	Status		
 			0000000011111111		
!	!		0000111100001111		
!			0011001100110011		
<u> </u>	ļ.		0101010101010101		
1	   T	B2,D(0,BD)	  00000000XXXXXXX		
1 2	$_{ m LH}$	R2,D(0,B2)	00001111000000000		
	LH	R1,D(0,B2)	110000000000000000000000000000000000000		
4	CR	R1, R2	00000010000000000		
5	CH	R3,D(0,B2)	000100000000000000000000000000000000000		
	CH	R1.D(0.B2)	00100000000000000		
7	L	B3.D(0.BD)	XX00XX00XX00XX00		
8	LH	R3.D(0.B3)	0100010001000100		
9	CR	R2,R3	0100010101110101		
10	СН	R2,D(0,B3)	0000100000001000		
11	СН	R1,D(0,B3)	1000000010000000		
12	LR	R1,R2	0000110100001101		
13	LR	R1,R3	00010000000000000		
14	BALR	15,0	11111111111111111		
15	BC	$N,6(0,15)^{1}$	1111111111111111		
16	LR	R1,R2	0000001000000010		
17	LR	R1,R3	0100010101110101		
18	LH	R1,D(0,B2)	00110000000000000		
19	LH	R1,D(0,B3)	1000100010001000		
20	L	B1,D(0,BD)	xxxxxxxxxxxxxxx		
21	STH	R1,D(0,B1)	XXXXXXXXXXXXXXX		
1-For MAX2,N=2; for MIN2,N=4.					

ABSGEN: Used for the ABS, IABS and DABS SHFTRL: Used for the SHFTR and SHFTL In-Line Routines

Index	I	Skeleton nstructions	Sta	atus
1 2 3 4 5 6 7	L L L L L L S R L S S T	B2,D(0,BD) R2,D2(X,B2) R1,R2 B3,D(0,BD) R3,D3(X,B3) R1,0(0,R3) B1,D(0,BD) R1,D(0,B1)	0000111   00110013   01010103   XXXXXXXX   11111113   00001113   XX00XX00   11001100   11111113	01111111 100001111 100110011 101010101 000000

DBLGEN: Used for the DBLE In-Line Routines

Index	Skeleton Instructions		Status
	   		0011 0101
1 2 3 4 5 6 7 8	L SDR LER LE LER LDR LLER LLER LSTD	B2,D(0,BD) R1,R1 0,R2 R1,D(0,B2) R2,R1 R1,0 R1,R2 B1,D(0,BD) R1,D(0,B1)	XX00   1111   0010   1100   0100   0010   0001   XXXX   XXXX

DIMGEN: Used for DIM and IDIM In-Line Routines

			<u></u>
Index	I т.	Skeleton structions	
Index	1 11	istructions	Status
			000000001111111
i			0000111100001111
			0011001100110011
			0101010101010101
			i
1	L	B2,D(0,BD)	00000000xxxxxx
2	LH	R2,D(0,B2)	00001111000000000
3	LH	R1,D(0,B2)	110100000000000000
4	LCR	R1,R3	0010001000000010
5	AH	R1,D(0,B2)	00100000000000000
6	L	B3,D(0,BD)	00xx00xx00xx00
7 [	LH	R3,D(0,B3)	0100010001000100
8	LR	R1,R2	0000110100001101
9	SH	R1,D(0,B3)	1000100010001000
10	AR	R1,R2	0000001000000010
11	SR	R1,R3	0101010101110101
12	BALR	15,0	11111111111111111
13	BC	10,6(0,15)	1111111111111111
14	SR	R1,R1	1111111111111111
15	L	B1,D(0,BD)	XXXXXXXXXXXXXXXX
16	STH	R1,D(0,B1)	xxxxxxxxxxxxx

SIGNGN: Used for SIGN, ISIGN, and DSIGN In-Line Routines

  Index	Ir	Skeleton nstructions	   Status
			0000000011111111 0000111100001111 0011001100110011 010101010101010101
3   4   5   6   7   8   9   10   11   12   13   14   15	L LH LH LH LH LH LH LH LH LH LH LH LH LH	B2,D(0,BD) R2,D(0,B2) R3,R3 R1,D(0,B2) B3,D(0,BD) R3,D(0,B3) R1,R2 R1,R2 R1,R1 R3,R3 128,D(0,B3) 15,0 14,6(0,15) 10,6(0,15) R1,R1 15,12(0,15) R1,R1 B1,D(0,BD) R1,D(0,B1)	XXXXXXXX00000000

ADMDGN: Used for DMOD and AMOD In-Line Routines

Index	Ιι	Skeleton nstructions	Status
	 		000000001111111
	Ì		[0000111100001111
			10011001100110011
	ĺ		0101010101010101
			İ
1	L	B2,D(0,BD)	[XXXXXXX000000000
2	LD	R2,D(0,B2)	0000111100000000
3	LD	R1,D(0,B2)	111110000000000000
	STD	R1,Temp1	done by ADMDGN
4	L	B3,D(0,BD)	XX00XX00XX00
5	LD	R3,D(0,B3)	[0100010001000100
6	LDR	R1,R2	0000111111111111
7	DDR	R1,R3	0111011101110111
8	DD	R1,D(0,B3)	11000100010001000
9	AD	R1,n(0,12)	1111111111111111
10	MDR	R1,R3	0111011101110111
11	MD	R1,D(0,B3)	11000100010001000
12	LCDR	R1,R1	1111111111111111
	AD	R1,D(0,B2)1	1111111100000000
14	ADR	R1,R2	0000000011111111
15	L	B1,D(0,BD)	xxxxxxxxxxxxxx
16	STD	R1,D(0,B1)	İ xxxxxxxxxxxxxx

| 1 When the statuses and base address | statuses of operands 2 and 3 are zero, a | store of operand 2 into a temporary will | be done as indicated and the add will be | from the temporary location.

CMPLGN: Used for COMPL and LCOMPL In-Line Routines

Index	Skeleton Instructions	   Status
1 2 3 4 5 6 7 8 9	L B2,D(0,BD) L R2,D(0,B2) LA R1,1(0,0) LCR R1,R1 X R1,D2(X,B2) XR R1,R2 BCTR R1,0 L B1,D(0,BD) ST R1,D(0,B1)	0011   0101   0000   0000   XX00   0100   1101   1111   1000   0101   0010   XXXX

LGLNOT: Used for NOT Operations

Index	Skeleton Instructions		     Status
			0011 0101
1 2 3 4 5 6 7 8 9	L LA BCTR LCR X L XR L XR L	B2,D(0,BD) R1,1(0,0) R1,0 R1,R1 R1,D(X,B2) R2,D2(0,B2) R1,R2 B1,D(0,BD) R1,D(0,B1)	XX00   1101   0010   0010   1000   0100   0101   XXXX   XXXX

BTBF: Used for All Branch True and Branch False Operations

Index	Skeleton   Instructions		Status
1 2 3 4 5	L L SR L BXH BXLE	B2,D(0,BD) R2,D(0,B2) R3,R3 B1,D(0,BD) R2,0(R3,B1) R2,0(R3,B1)	000000001111111   0000111100001111   0011001100110011   0101010101010101   0000000000

\*One of these two instructions will be added to the bit strip by subroutine MAINGN depending on the operation.

LDADDR: Used for All Load Address Operations

Index	]	Skeleton Instructions	Status
                                   	L LH LA L ST LA MVI	B3,D(0,BD) R3,D(0,B3) B2,D(0,BD) R1,D(R3,B2) B1,D(0,BD) R1,D(0,B1) 0,128(0,0) 128,D(0,B1)	000000001111111   000011110000111   0011001100110011   0101010101010101   0000000000

LDBGEN: Used for All Load Byte Operations

Index	     	Skeleton Instructions	Status
1 2 3 4 5	L SR IC L	B3,D(0,BD) R3,R3 R3,D(X,B3) B1,D(0,BD) R3,D(0,B1)	000000001111111 0000111100001111 00110011

DIVGEN: Used for all Half-Word Integer Division Operations and for the MOD In-Line Routine

Index	Skeleton Instructions	s Status		
		0000000011111111 0000111100001111 0011001100110011 010101010101010101		
1 2 3 4 5 6 7 8 9 10 11	L B2,D(0,BD) LH R2,D(0,B2) LH R1,D(0,B2) L B3,D(0,BD) LH R3,D(X,B3) LR R1,R2 SRDA R1,32(0,0) DR R1,R3 D R1,D(X,B3) L B1,D(0,BD) STH R1+1,D(0,B1)	0000111100000000   111100000000000000   0000000000		
  * For	MOD in-line rou	tine only.		

SUBGEN: Used for Case 1 and Case 2 Subscript Operations

Index	Skeleton Instructions	Status	
	Case 1		
		0000000011111111 0000111100001111 0011001100110011 010101010101010101	
1 2 3 4 5 6	L B3,D(0,BD) LH R3,D(0,B3) L B2,D(0,BD) LH R2,D(0,B2) L B1,D(0,BD) STH R2,D(0,B1)	00000000000000000000000000000000000000	
	Case 2		
		000000001111111 0000111100001111 0011001100110011 010101010101010101	
1 2 3 4 5 6	L B3,D(0,BD) LH R3,D(0,B3) L B2,D(0,BD) LH R2,D(0,B2) L B1,D(0,BD) STH R2,D(0,B1)	000000000000000000000000000000000000	

UNRGEN: Used for All Unary Minus Operations

Index	Skeleton Instructions		Status
1 2 3 4 5	L LH LCR L	B2,D(0,BD) R2,D2(X,B2) R1,R2 B1,D(0,BD) R1,D1(X,B1)	000000001111111   0000111100001111   0011001100110011   010101010101010101   0000000000

BRCOMP: Used for All Assigned GO TO Operations

Index	Skeleton   Instructions		   Status
1 2 3	L L BCR	B2,D(0,BD) R2,D(0,B2) 15,R2	000000001111111 0000111100001111 0011001100110011 010101010101010101 000000

BRCOMB: Used for All Computed GO TO Operations

Index	Ir	Skeleton nstructions	Status
1 2 3 4 5 6 7 8 9	L L LR LA CLR BALR SLL BC L BCR	B3,D(0,BD) R3,D3(0,B3) R1,R3 R2,P1(0,0) R1,R2 R2,0 R1,2(0,0) 2,14(0,R2) R2,D(R1,B) 15,R2	000000001111111   0000111100001111   0011001100110011   010101010101010101   0000000000

STRGEN: Used for All Store Operations

Index	     I	Skeleton nstructions	 Status
           1   2   3   4	L LH L STH	B2,D(0,BD) R2,D(0,B2) B1,D(0,BD) R2,D(X,B1)	000000001111111 0000111100001111 0011001100110011 0101010101010101 000000

FLTGEN: Used for the FLOAT and DFLOAT In-Line Routines

Index	Skeleton Instructions		Status
	   		0011 0101
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	L LH LD STD LTR BALR BC ST AD BC LPR ST SD L STD	B2,D(0,BD) R2,D(0,B2) R1,60(0,12) R1,72(0,13) R2,R2 15,0 4,16(0,15) R2,76(0,13) R1,72(0,13) 15,26(0,15) 0,R2 0,76(0,13) R1,72(0,13) B1,D(0,BD) R1,D(0,B1)	XX00   1100   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111   1111

INTMPY: Used for All Fixed Point Multiplication Operations

Index	]	Skeleton nstructions	Status
1		B2,D(0,BD)	000000001111111 000011110001111 0011001100110011 010101010101010101
2 3	LH LH	R2,D(0,B2) R1,D(X,B2)	0000111100000000
4	ΓĦ Γ	B3,D(0,BD) R3,D(0,B3)	00000000000000000000000000000000000000
6	LR	R1,R2	0000110100001101
7	LR	R1,R3	00010000000000000
8	MR	R1-1,R3	0100010101110101
	MR	R1-1,R2	0000001000000010
10	MH	R1,D(X,B3)	1000100010001000
11	MH	R1,D(X,B2)	00110000000000000
12	L	B1,D(0,BD)	000000000000000000000000000000000000000
13	STH	R1,D(0,B1)	

NDORGN: Used for the AND and OR In-Line Routines

Index	     	Skeleton Instructions	   Status
1 2 3 4 5 6	  L  L  N  L	B2,D(0,BD) R1,D(X,B2) B3,D(0,BD) R1,D(X,B3) B1,D(0,BD) R1,D(0,B1)	0000000011111111   0000111100001111   0011001100110011   0101010101010101   0000000000

SHFT2: Used for All Right- and Left-Shift Operations

Index	     I	Skeleton nstructions	   Status
1 2 3 4 5 6 7	LH LH LR SRA HDR L	B2,D(0,BD) R2,D(0,B2) R1,R2 R1,P3(0,0) R1,R2 B1,D(0,BD) R1,D(0,B1)	0000000011111111   0000111100001111   0011001100110011   010101010101010101   0000000000

DIVGEN: Used for all Full-Word Integer LOGCL: Used for All Logical Operations Division Operations and for the MOD In-Line Routine

Index	I I	Skeleton nstructions	     Status
			0000000011111111 0000111100001111 0011001100110011 010101010101010101
1 1	L	B2,D(0,BD)	00000000000000000
	LH	R2,D(0,B2)	0000111100000000
3	LH	R1,D(0,B2)	11110000000000000
	L	B3,D(0,BD)	00000000000000000
5	LH	R3,D(X,B3)	0100010001000100
6	LR	R1,R2	0000111100001111
7	SRDA	R1,32(0,0)	11111111111111111
8	DR	R1,R3	0111011101110111
9	D	R1,D(X,B3)	1000100010001000
10	Ĺ	B1,D(0,BD)	0000000000000000
11	STH	R1+1,D(0,B1)	00000000000000000
12	STH	R1,D(0,B1)*	00000000000000000
* For	MOD :	in-line routine	e only.

TSTSET: Used to Compare Operands Across a Relational Operator and Set the Result to True or False

Index	Iı	Skeleton nstructions	Status
3   4   5   6   7   8	L LH LH CH CR LA BALR BSC SR	B2,D(0,BD) R2,D(X,B2) B3,D(0,BD) R3,D(0,B3) R2,D(X,B3) R2,R3 R1,1(0,0) 15,0 M,6(0,15) R1,R1 B1,D(0,BD)	0000000011111111   0000111100001111   0011001100110011   010101010101010101   0000000000
12	ST	R1,D(0,B1)	00000000000000000

Index		Skeleton Instructions	Status
			0000000011111111 0000111100001111 0011001100110011 010101010101010101
1	L	B2,D(0,BD)	000000000000000000000000000000000000000
•	L	R2,D(0,B2)	[00001111000000000]
	L	R1,D2(0,B2)	11010000000000000
4	L	B3,D(0,BD)	1000000000000000000
5	L	R3,D(0,B3)	[0100010001000100]
6	L	R1,D3(X,B3)	0000100000001000
7	LR	R1,R2	0000010100000101
8	NR	R1,R2	0000101000001010
9	NR	R1,R3	0101010101110101
10	N	R1,D2(0,B2)	00100000000000000
11	N	R1,D3(X,B3)	1000000010000000
12	L	B1,D(0,BD)	000000000000000000
13	ST	R1,D1(0,B1)	000000000000000000

PLSGEN: Used for All Addition Operations and for Real Multiplication and Division Operations

	Division Operations				
Index	I	Skeleton nstructions	Status		
	             L	B2,D(0,BD)	0000000011111111   00001111100001111   0011001100110011   01101010101010101   0000000000		
2   3   4   5   6   7   8   9   10	LH LH LH LH LR AR AR AH	R2,D(0,B2) R1,D(X,B2) B3,D(0,BD) R3,D(0,B3) R1,D(X,B3) R1,R2 R1,R2 R1,R3 R1,D(X,B2) R1,D(X,B3)	0000111100000000		
12   13     Note:  sion  codes	_	rations, the	0000000000000000000000000000000000000		
codes	•	-	- i		

BRLGL: Used for Text Entries Whose Opera- BRLGL: Used for Text Entries Whose Operator is a Relational Operator Operating on Two Non-Zero Operands

Index	I	Skeleton nstructions	Status
1 2 3 4 5 6 7 8	L  LH  L  LH  CH  CR  LTR  LTR	B2,D(0,BD) R2,D(0,B2) B3,D(0,BD) R3,D(X,B3) R2,D(X,B3) R2,R3 R2,R2 R1,P1 M,R1	000000011111111   0000111100001111   0011001100110011   010101010101010101   0000000000

tor is a Relational Operator Operating on One Operand and Zero.

Index	I	Skeleton nstructions	Status
1 2 3 4 5 1 6 7 8 9	L LH LH CH CR LTR LTR L	B2,D(0,BD) R2,D(0,B2) B3,D(0,BD) R3,D(X,B3) R2,D(X,B3) R2,R3 R2,R3 R2,R2 R1,P1 M,R1	0000000011111111 0000111100001111 0011001100110011 010101010101010101 000000

LBITTF: Used for the LBIT, BBT, and BBF In-Line Routines

			BBT,BBF		LBIT	
Index	Skeleton Instructions		simple variable	subscripted variable	simple    variable	subscripted <b>v</b> ariable
1	L	B2,D(0,BD)	Х	X	X	X
2	LA	15,D+N/8(X,B2)	0	1	0	1
3	TM	M,D+N/8(B2)	1	0	jj 1	0
4	TM	M,0(15)	0	1	0	1
5	TM	M,D+N/8(R2)	0	0	1 0	0
6	L	15,P1	1	1	0	0
7	BCR	MM,15	1	1	11 0	0
8	BALR	15,0	0	0	jj 1	1
j 9	LA	R1,1(0,0)	0	0	1	1
10	BC	1,10(0,15)	0	0	jj 1	1
11	SR	R1,R1	0	0	1	1
12	L	B1,D(0,BD)	0	0	X X	X
13	ST	R1,D(0,B1)	0	0	і і х	X

N = The bit to be loaded or tested.

M = MSKTBL(MOD(N,8)+1). MSKTBL is an array of masks used by LBITTF.


MM = 1 FOR BBT.

MM = 8 FOR BBF.

This appendix contains examples that illustrate the effects of text optimization on sample text entry sequences. An example is presented for each of the five sections of text optimization.

## Example 1: Common Expression Elimination


This example illustrates the concept of common expression elimination. The text entries in block A are to undergo common expression elimination. Block B is a back dominator of block A. Block B contains text entries that are common to those in block A.



NOTE: The items Ti are temporaries and (s represents a subscript operator

# Example 2: Forward Movement


This example illustrates both methods of forward movement. Block A, containing the text entries to be moved, is a back dominator of the forward target of the loop, which is block B.



NOTE: The text entry C = E + F cannot be moved, because operand 1 (C) is used elsewhere in the loop

## Example 3: Backward Movement


This example illustrates both methods of backward movement. The text entries in block A are to undergo backward movement. Block B is the back target of the loop containing block A.



NOTE: The text entry X = E + U cannot be moved, because its operand 2 is defined elsewhere in the loop. The text entry E = T2 + D cannot be moved, because operand 1 (E) is busy-on-exit from the back target; however, the expression T2 + D can be moved.

# Example 3\*: Simple-Store Elimination

The following example illustrates the concept of simple-store elimination, an integral part of the processing of backward movement. Note that the characteristics of the operands of the simple store correspond to the last combination of characteristics stated in Table 4.



## Example 4: Strength Reduction

This example illustrates both methods of strength reduction. In the example, strength reduction is applied to a DO loop. The evolution of the text entries that represent the DO loop, and the functions of these text entries are also shown. The formats of the text entries in all cases are not exact. They are presented in this manner to facilitate understanding.


Consider the DO loop:

I=3 DO 10 J=1,3 A=X(I,J) 10 CONTINUE

As a result of the processing of phases 10 and 15, and backward movement, the DO loop has been converted to the following text representation.

ļ.	Text Entry	Function	Evolution				
	I = 3	Initializes I	Stated in source module, converted to phase 10 text and then to phase 15 text. It resided in the back target of the loop because of text blocking.				
Back   Target	J = 1	Initializes J	Generated phase 10 text entry, converted   to phase 15 text entry. It resided in the   back target of the loop because of text   blocking.				
	T1 = I * 4	Multiplies first subscript parameter by its dimension factor	Generated by phase 15 when it encounters   the subscript parameter I during its pro-   cessing of phase 10 text. It resides in   the back target of the loop as a result of the processing of backward movement.				
1	Y T2 = J * 12	Multiplies second subscript parameter by its dimension factor.	Generated by phase 15 when it encounters   the subscript parameter J during its pro-  cessing of phase 10 text.				
	T3 = T1 + T2	for the subscripted	Generated by phase 15 after the last sub- script parameter in the phase 10 text representation of the subscripted varia- ble has been processed.				
Loop	A = X (s T3	Stores X(I,J) into A	The phase 10 text entry forced and con- verted to phase 15 text after the index value for the subscripted variable has been established.				
	J = J + 1	Increments DO index.	Generated by phase 10 and converted to phase 15 text representation.				
4	IF(J≤3)GOTO Y		Generated by phase 10 and converted to   phase 15 text representation.				
įi	Note: The statement number Y is generated by phase 10. Also, it is assumed that the array X is of the form $X(3,3)$ and that its elements are real (length 4).						

The following figure illustrates the application of strength reduction to the loop.



This appendix describes the logic of some of the object-time library subprograms that may be referenced by the FORTRAN load module. Included at the end of this appendix are flowcharts that describe the logic of the subprograms.

Each object module, compiled from a FORTRAN source module, must be first processed by the linkage editor prior to execution on the IBM System/360. The linkage editor must combine certain FORTRAN library subprograms with the object module to form an executable load module. The library subprograms exist as separate load modules the FORTRAN system on (SYS1.FORTLIB). Each library subprogram that is externally referenced by the object module is included in the load module by the linkage editor. Among the library subprograms that may be so referenced are:

- IHCFCOMH (Object-time I/O source statement processor) entry name IBCOM#.
- IHCFIOSH (Object-time sequential access I/O data management interface) - entry name FIOCS#.
- IHCNAMEL (object-time namelist routines) - entry names FRDNL# and FWRNL#
- IHCDIOSH¹ (Object-time direct access I/O data management interface) - entry name DIOCS#.
- IHCIBERH (Object-time source statement error processor) entry name IBERH#.
- IHCFCVTH (object-time conversion routine)
- IHCDBUG¹ (object-time Debug Facility support routine) entry name DEBUG#.

IHCFCOMH receives I/O requests from the FORTRAN load module via compiler-generated calling sequences. IHCFCOMH, in turn, submits these requests to the appropriate data management interface (IHCFIOSH or IHCDIOSH).

IHCFIOSH receives sequential access input/output requests from IHCFCOMH and, in turn, submits those requests to the appropriate BSAM (basic sequential access method) routines for execution.

IHCDIOSH receives direct access input/output requests from IHCFCOMH and, in turn, submits those requests to the appropriate BDAM (basic direct access method) routines for execution.

If source statement errors are detected during compilation, the compiler generates a calling sequence to the IHCIBERH subprogram. IHCIBERH processes object-time errors resulting from improperly coded source statements. IHCFCVTH contains the various object time conversion routines required by IHCFCOMH and IHCNAMEL.

#### IHCFCOMH

IHCFCOMH performs object-time implementation of the following FORTRAN source statements.

- READ and WRITE (for sequential I/O).
- READ, FIND, and WRITE (for direct access I/O).
- BACKSPACE, REWIND, and ENDFILF (sequential I/O device manipulation).
- STOP and PAUSE (write-to-operator).

In addition, IHCFCOMH: (1) processes object-time errors detected by various FORTRAN library subprograms, (2) processes arithmetic-type program interruptions, and (3) terminates load module execution.

All linkages from the load module to IHCFCOMH are compiler generated. Each time one of the above-mentioned source statements is encountered during compilation, the appropriate calling sequence to IHCFCOMH is generated and is included as part of the object module. At object-time, these calling sequences are executed, and control is passed to IHCFCOMH to perform the specified operation.

Note: IHCFCOMH itself does not perform the actual reading from or writing onto data sets. It submits requests for such operations to the appropriate I/O data management interface (IHCFIOSH or IHCDIOSH). The I/O interface, in turn, interprets and submits the requests to the appropriate

<sup>\*</sup>Although the FORTRAN IV (H) compiler does not yet have the code generation facilities for direct access and DEBUG statements, discussions of IHCDIOSH and IHCDBUG are included to describe the routines that will be used to perform object time implementation of these statements when these facilities are incorporated into the compiler.

access method (BSAM or BDAM) routines for execution. Figure 59 illustrates the relationship between IHCFCOMH and the I/O data management interfaces.

Charts 24, 25, and 26 illustrate the overall logic and the relationship among the routines of IHCFCOMH. Table 33, the IHCFCOMH routine directory, lists the routines used in IHCFCOMH and their functions.




Figure 59. Relationship Between IHCFCOMH and I/O Data Management Interfaces

The routines of IHCFCOMH are divided into the following categories:

- Read/write routines.
- I/O device manipulation routines.

- Write-to-operator routines.
- Utility routines.

The read/write routines implement both the sequential I/O statements (READ and WRITE) and the direct access I/O statements (READ, FIND, and WRITE). (The direct access FIND statement is treated as a READ statement without format and list.)

The I/O device manipulation routines implement the EACKSPACE, REWIND, and END FILE source statements for sequential data sets. These statements are ignored for direct access data sets.

The write-to-operator routines implement the STOP and PAUSE source statements.

The utility routines: (1) process errors detected by FORTRAN library subprograms, (2) process arithmetic-type program interrupts, and (3) terminate load module execution.

#### READ/WRITE ROUTINES

The READ/WRITE routines of IHCFCOMH implement the various types of READ/WRITE statements of the FORTRAN IV language. For simplicity, the discussion of these routines is divided into two parts:

- READ/WRITE statements not using NAME-LIST.
- READ/WRITE statements using NAMELIST.

# READ/WRITE Statements Not Using NAMELIST

For the implementation of both sequential and direct access READ and WRITE statements, the read/write routines of IHCFCOMH consist of the following three sections:

- An opening section, which initializes data sets for reading and writing.
- An I/O list section, which transfers data from an input buffer to the I/O list items to an output buffer.
- A closing section, which terminates the I/O operation.

Within the discussion of each section, a read/write operation is treated in one of two ways:

- As a read/write requiring a format.
- As a read/write not requiring a format.

Note: In the following discussion, the term "read operation" implies both the sequential access READ statement and the direct access READ and FIND statements. The term "write operation" implies both the sequential access WRITE statement and the direct access WRITE statement.

OPENING SECTION: The compiler generates a calling sequence to one of four entry points in the opening section of IHCFCOMH each time it encounters a READ or WRITE statement in the FORTRAN source module. These entry points correspond to the operations of read or write, requiring or not requiring a format.

Read/Write Requiring a Format: If the operation is a read requiring a format, the opening section passes control to the appropriate I/O data management interface to initialize the unit number specified in the READ statement for reading. (The unit number is passed, as an argument, to the opening section via the calling sequence.) The I/O interface: (1) opens the data control block (via the OPEN macro-instruction) for the specified data set if it was not previously opened, and reads a record (via the READ macro-instruction) containing data for the I/O list items into an I/O buffer that was obtained when the data control block was The I/O interface then returns control to the opening section of IHCFCOMH. The address of the buffer and the length of the record read are passed to IHCFCOMH by the I/O interface. These values are saved for the I/O list section of IHCFCOMH. opening section then passes control to a portion of IHCFCOMH that scans the FORMAT statement specified in the READ statement. (The address of the FORMAT statement is passed, as an argument, to the opening section via the calling sequence.) The first format code (either a control or conversion type) is then obtained.

For control type codes (e.g., an H format code or a group count), an I/O list item is not required. Control passes to the routine associated with the control code under consideration to perform the indicated operation. Control then returns to the scan portion, and the next format code is obtained. This process is repeated until either the end of the FORMAT statement or the first conversion code is encountered.

For conversion type codes (e.g., an I format code), an I/O list item is required. Upon the first encounter of a conversion code in the scan of the FORMAT statement, the opening section completes its process-

ing of a read requiring a format and returns control to the next sequential instruction within the load module.

The action taken by IHCFCOMH when the various format codes are encountered is illustrated in Table 28.

If the operation is a write requiring a format, the opening section passes control to the I/O interface to initialize the unit number specified in the WRITE statement for writing. (The unit number is passed, as an argument, to the opening section via the calling sequence.) The I/O interface opens the data control block (via the OPEN macro-instruction) for the specified data set if it was not previously opened. I/O interface then returns control to the opening section of IHCFCOMH. The address of an I/O buffer that was obtained when the data control block was opened is saved for the I/O list section of IHCFCOMH. Subsequent opening section processing, starting with the scan of the FORMAT statement, is the same as that described for a read requiring a format.

Read/Write Not Requiring a Format: If the operation is a read or write not requiring a format, the opening section processing except for the scan of the FORMAT statement is the same as that described for a read or write requiring a format. (For a read or write not requiring a format, there is no FORMAT statement.)

I/O LIST SECTION: The compiler generates a calling sequence to one of four entry points in the I/O list section of IHCFCOMH each time it encounters an I/O list item associated with the READ or WRITE statement under consideration. These entry points correspond to a variable or an array list item for a read and write, requiring or not requiring a format. The I/O list section performs the actual transfer of data from: (1) an input buffer to the list items if a READ statement is being implemented, or (2) the list items to an output buffer if a WRITE statement is being implemented. In the case of a read or write requiring a format, the data must be converted before it is transferred.

Read/Write Requiring a Format: In processing a list item for a read requiring a format, the I/O list section passes control to the conversion routine associated with the conversion code for the list item. (The appropriate conversion routine is determined by the portion of IHCFCOMH that scans the FORMAT statement associated with the READ statement. The selection of the conversion routine depends on the converof the list item sion code being processed.)

Table 28. IHCFCOMH FORMAT Code Processing

<u></u>	 		
FORMAT Code	Description	Туре	Corresponding Action Upon Code by IHCFCOMH
	beginning of statement	control	Save location for possible repetition of the format codes; clear counters.
n(	group count	,	Save n and location of left parenthesis for possible repetition of the format codes in the group.
n 	field count	control	  Save n for repetition of format code which  follows. 
nP	scaling factor	control	Save n for use by F, E, and D conversions.
Tn 	column reset	control	Reset current position within record to nth column or byte.
  nX 	skip or blank		Skip n characters of an input record or insert n blanks in an output record.
'text' or nH	literal data		Move n characters from an input record to the FORMAT statement, or n characters from the FORMAT statement to an output record.
Ew.d  Dw.d  Iw  Aw  Gw.d  Lw	E - conversion D - conversion I - conversion A - conversion G - conversion L - conversion	conversion conversion conversion conversion conversion conversion	Exit to the load module to return control to entries FIOLF or FIOAF in IHCFCVTH. Using information passed to the I/O list section, the address and length of the current list item are obtained and passed to the proper conversion routine together with the current position in the I/O buffer, the scale factor, and the values of w and d. Upon return from the conversion routine the current field count is tested. If it is greater than 1, another exit is made to the load module to obtain the address of the next list item.
	group end	control	Test group count. If greater than 1, repeat format codes in group; otherwise continue to process FORMAT statement from current position.
]   	record end	control	Input or output one record via I/O Interface and READ/WRITE macro-instruction.
	end of statement	control	If no I/O list items remain to be transmitted, return control to the load module to link to the closing section; if list items remain, input or output one record using I/O interface and READ/WRITE macro-instruction. Repeat format codes from last parenthesis.

The selected conversion routine obtains data from an input buffer and converts the data to the form dictated by the conversion code. The converted data is then moved into the main storage address assigned to the list item.

In general, after a conversion routine has processed a list item, the I/O list section determines if that routine can be applied to the next list item or array element (if an array is being processed). The I/O list section examines a field count that indicates the number of times a particular conversion code is to be applied to successive list items or successive elements of an array.

If the conversion code is to be repeated and if the previous list item was a variable, the I/O list section returns control to the load module. The load module again branches to the I/O list section and passes, as an argument, the main storage address assigned to the next list item.

The conversion routine that processed the previous list item is then given control. This procedure is repeated until either the field count is exhausted or the input data for the READ statement is exhausted.

If the conversion code is to be repeated and if an array is being processed, the I/O list section computes the main storage address of the next element in the array. The conversion routine that processed the previous element is then given control. This procedure is repeated until either all the array elements associated with a specific conversion code are processed or the input data for the READ statement is exhausted.

If the conversion code is not to be repeated, control is passed to the scan portion of IHCFCOMH to continue the scan of the FORMAT statement. If the scan portion determines that a group of conversion codes is to be repeated, the conversion routines corresponding to those codes are applied to the next portion of the input data. This procedure is repeated until either the group count is exhausted or the input data for the READ statement is exhausted.

If a group of conversion codes is not to be repeated and if the end of the FORMAT statement is not encountered, the next format code is obtained. For a control type code, control is passed to the associated control routine to perform the indicated operation. For a conversion type code, control is returned to the load module if the previous list item was a variable. The load module again branches to the I/O list section and passes, as an

argument, the main storage address assigned Control is then to the next list item. passed to the conversion routine associated with the new conversion code. The conversion routine then processes the data for this list item. If the data that was just converted was placed into an element of an array and if the entire array has not been filled, the I/O list section computes the main storage address of the next element in the array and passes control to the conversion routine associated with the new conversion code. The conversion routine then processes the data for this array element. Subsequent I/O list processing for a READ requiring a format proceeds at the point where the field count is examined.

If the scan portion encounters the end of the FORMAT statement and if all the list items are satisfied, control returns to the next sequential instruction within the load module. This instruction (part of the calling sequence to IHCFCOMH) branches to the closing section. If all the list items are not satisfied, control is passed to the I/O interface to read (via the READ macro-instruction) the next input record. The conversion codes starting from the last left parenthesis are then repeated for the remaining list items.

If the operation is a write requiring a format, the I/O list section processing is similar to that for a read requiring a format. The main difference is that the conversion routines obtain data from the main storage addresses assigned to the list items rather than from an input buffer. The converted data is then transferred to an output buffer. If all the list items have not been converted and transferred prior to the encounter of the end-of-the FORMAT statement, control is passed to the I/O interface. The I/O interface writes (via the WRITE macro-instruction) the contents of the current output buffer onto the output data set. The conversion codes starting from the last left parenthesis are then repeated for the remaining list items.

Read/Write Not Requiring a Format: In processing a list item for a read not requiring a format, the I/O list section must know the main storage address assigned to the list item and the size of the list item. Their values are passed, as arguments, via the calling sequence to the I/O list section. The list item may be either a variable or an array. In either case, the number of bytes specified by the size of the list item is moved from the input buffer to the main storage address assigned to the list item. The I/O list section then returns control to the load module. The load module again branches to the I/O list section and passes, as arguments, the main storage address assigned to the next

list item and the size of the list item. The I/O list section moves the number of bytes specified by the size of the list item into the main storage address assigned to this list item. This procedure is repeated either until all the list items are satisfied or until the input data is exhausted. Control is then returned to the load module.

If the operation is a write not requiring a format, the I/O list section processing is similar to that described for a read not requiring a format. The main difference is that the data is obtained from the main storage addresses assigned to the list items and is then moved to an output buffer.

CLOSING SECTION: The compiler generates a calling sequence to one of two entry points in the closing section of IHCFCOMH each time it encounters the end of a READ or WRITE statement in the FORTRAN source module. The entry points correspond to the operations of read and write, requiring or not requiring a format.

Read/Write Requiring a Format: If the operation is a read requiring a format, the closing section simply returns control to the load module to continue load module execution. If the operation is a write requiring a format, the closing section branches to the I/O interface. The I/O WRITE interface writes (via the macro-instruction) the contents of the current I/O buffer (the final record) onto the output data set. The I/O interface then returns control to the closing section. The closing section, in turn, returns control to the load module to continue load module execution.

Read/Write Not Requiring a Format: If the operation is a read not requiring a format, the closing section branches to the I/O interface. The I/O interface reads (via the READ macro-instruction) successive

records until the end of the logical record being read is encountered. (A FORTRAN logical record consists of all the records necessary to contain the I/O list items for a WRITE statement not requiring a format.) When the I/O interface recognizes the end-of-logical- record indicator, control is returned to the closing section. The closing section, in turn, returns control to the load module to continue load module execution.

If the operation is a write not requiring a format, the closing section inserts: (1) the record count (i.e., the number of records in the logical record) into the control word of the I/O buffer to be written, and (2) an end-of-logical-record indicator into the last record of the I/O buffer being written. The closing section then branches to the I/O interface. The (via the WRITE interface writes macro-instruction) the contents of this I/O buffer onto the output data set. interface then returns control to the closing section. The closing section, in turn, returns control to the load module to continue load module execution.

# Examples of IHCFCOMH READ/WRITE Statement Processing

The following examples illustrate the opening section, I/O list section, and closing section processing performed by IHCFCOMH for sequential access READ and WRITE statements, requiring or not requiring a format.

Note: IHCFCOMH processing for the direct access READ, FIND, and WRITE statements is essentially the same as that described for the sequential access READ and WRITE statements. The main difference is that for direct access statements, IHCFCOMH branches to the direct access I/O interface (IHCDIOSH) instead of to the sequential access I/O interface (IHCFIOSH).

READ REQUIRING A FORMAT: The processing performed by IHCFCOMH for the following READ statement and FORMAT statement is illustrated in Table 29.

READ (1,2) A,B,C 2 FORMAT (3F12.6)

Table 29. IHCFCOMH Processing for a READ Requiring a Format

r	r	
Opening    Section   	1.	Receives control from load module and branches to IHCFIOSH to initialize data set for reading.
	2.	Passes control to scan portion of IHCFCOMH.
	3.	Returns control to load module.
I/O List Section	11.	Receives control from load module, converts input data for A using IHCFCVTH, and moves converted data to A.
	2.	Returns control to load module.
	3.	Receives control from load module, converts input data for B, and moves converted data to B.
 	4.	Returns control to load module.
	5.	Receives control from load module, converts input data for C, and moves converted data to C.
	6.	Returns control to load module.
Closing  Section	1.	Receives control from load module and closes out I/O operation.
	2.	Returns control to load module to continue load module execution.

WRITE REQUIRING A FORMAT: The processing performed by IHCFCOMH for the following WRITE statement and FORMAT statement is illustrated in Table 30.

WRITE (3,2) (D(I),I=1,3) 2 FORMAT (3F12.6)

Table 30. IHCFCOMH Processing for a WRITE Requiring a Format

	Re	quiling a rormat
Opening  Section	1.	Receives control from load module and branches to IHCFIOSH to initialize data set for writing.
;   	2.	Passes control to scan por-
   	3.	Returns control to load module.
I/O List Section		Receives control from load module, converts D(1), and moves D(1) to output buffer.
! 	2.	Returns control to load module.
 	3. 	Receives control from load module, converts D(2), and moves D(2) to output buffer.
! !	4.	Returns control to load module.
!   	5.	Receives control from load module, converts D(3), and moves D(3) to output buffer.
!   	6.	Returns control to load module.
Closing  Section 	1.	Receives control from load module and pranches to IHCFIOSH to write contents of output buffer.
 	2.	Returns control to load module to continue load module execution.

READ NOT REQUIRING A FORMAT: The processing performed by IHCFCOMH for the following READ statement is illustrated in Table 31.

READ (5) X,Y,Z

Table 31. IHCFCOMH Processing for a READ Not Requiring a Format

r		
Opening  Section	1.   	Receives control from load module and branches to IHCFIOSH to initialize data set for reading.
	2.	Returns control to load module.
T (0 T = 0 +	t	Donating and a local
I/O List  Section		Receives control from load module and moves input data to X.
1	2.	Returns control to load module.
	3.	Receives control from load module and moves input data to Y.
	4.	Returns control to load module.
	5.	Receives control from load module and moves input data to Z.
	6.	Returns control to load module.
Closing  Section	  1.     	Receives control from load module and branches to IHCFIOSH to read successive records until the end-of-logical-record indicator is encountered.
	2.	Returns control to load module to continue load module execution.

WRITE NOT REQUIRING A FORMAT: The processing performed by IHCFCOMH for the following WRITE statement is illustrated in Table 32.

WRITE (6) (W(J), J=1, 10)

Table 32. IHCFCOMH Processing for a WRITE Not Requiring a Format

	110	c Requiring a rotmac
Opening  Section 	1.	Receives control from load module and branches to IHCFIOSH to initialize data for writing.
1 1 1	2.	Returns control to load module.
I/O List  Section	1.	Receives control from load module and moves W(1) to output buffer.
	2.	Returns control to load module.
	3.	Receives control from load module and moves W(2) to output buffer.
	4.	Returns control to load module.
 	5.	Receives control from load module and moves W(10) to output buffer.
	6.	Returns control to load module.
Closing  Section 	1.	Receives control from load module and branches to IHCFIOSH to write contents of output buffer.
	2.	Returns control to load module to continue load module execution.

## READ/WRITE Statement Using NAMELIST

Included in the calling sequence to IHCNAMEL¹ generated by the compiler when it detects a READ or WRITE using a NAMELIST is a pointer to the object-time namelist dictionary associated with the READ or WRITE. This dictionary contains the names and addresses of the variables and arrays into which data is to be read or from which data is to be read or from which data is to be written. The dictionary also contains the information needed to select the conversion routine that is to convert the data to be placed into the variables and arrays, or to be taken from the variables and arrays.

READ USING NAMELIST: The data set containing the data to be input to the variables or arrays is initialized and successive records are read until the one containing the namelist name corresponding to that in the namelist dictionary is encountered. The next record is then read and processed.

The record is scanned and the first name is obtained. The name is compared to the variable and array names in the namelist dictionary. If the name does not agree, an error is signaled and load module execution is terminated. If the name is in the dictionary, processing of the matched variable or array is initiated.

Each initialization constant assigned to the variable or an array element is obtained from the input record. (One constant is required for a variable. A number of constants equal to the number of elements in the array is required for an array. A constant may be repeated for successive array elements if appropriately specified in the input record.) appropriate conversion routine is selected according to the type of the variable or array element. Control is then passed to the conversion routine to convert the constant and to enter it into its associated variable or array element.

The process is repeated for the second and subsequent names in the input record. When an entire record has been processed, the next is read and processed.

Processing is terminated upon recognition of the &END record. Control is then returned to the calling routine within the load module.

WRITE USING NAMELIST: The data set upon which the variables and arrays are to be written is initialized. The namelist name is obtained from the namelist dictionary associated with the WRITE, moved to an I/O buffer, and written. The processing of the variables and arrays is then initiated.

The first variable or array name in the dictionary is moved to an I/O buffer followed by an equal sign. The appropriate conversion routine is selected according to the type of the variable or array elements. Control is then passed to the conversion routine to convert the contents of the variable or the first array element and to enter it into the I/O buffer. A comma is inserted into the buffer following the converted quantity. If an array is being processed, the contents of its second and subsequent elements are converted, using the same conversion routine, and placed into the I/O buffer, separated by commas. When all of the array elements have been processed or if the item processed was a variable, the next name in the dictionary The process is repeated for is obtained. and subsequent variable or array this names.

If, at any time, the record length is exhausted, the current record is written and processing resumes in the normal fashion.

When the last variable or array has been processed, the contents of the current record are written, the characters &END are moved to the buffer and written, and control is returned to the calling routine within the load module.

# I/O DEVICE MANIPULATION ROUTINES

The I/O device manipulation routines of IHCFCOMH implement the BACKSPACE, REWIND, and END FILE source statements. These routines receive control from within the load module via calling sequences that are generated by the compiler when these statements are encountered.

Note: The I/O device manipulation routines apply only to sequential access I/O devices (e.g., tape units). BACKSPACE, REWIND, and ENDFILE requests for direct access data sets are ignored.

The implementation of REWIND and END FILE statements is straightforward. The I/O device manipulation routines submit the appropriate control request to IHCFIOSH, the I/O interface module. After the request is executed, control is returned to the calling routine within the load module.

The BACKSPACE statement is processed in a similar fashion. However, before control

<sup>\*</sup>IHCNAMEL is included in the load module only if reads and writes using NAMELISTs appear in the compiled program. Calls are made directly to FRDNL# (for READ) or to FWRNL# (for WRITE).

is returned to the calling routine, it is determined whether the record backspaced over is an element of a data set that does not require a format. If the record is an element of such a data set, that record is read into an I/O buffer and the record count is obtained from its control word. Backspace control requests, equal in number to the record count, are then issued and control is returned to the calling routine. If the record is not an element of such a data set, control is returned directly to the calling routine.

#### WRITE-TO-OPERATOR ROUTINES

The write-to-operator routines of IHCFCOMH implement the STOP and PAUSE source statements. These routines receive control from within the load module via calling sequences generated by the compiler upon recognition of the STOP and PAUSE statements.

STOP: A write-to-operator (WTO) macroinstruction is issued to display the message associated with the STOP statement on the console. Load module execution is then terminated by passing control to the program termination routine of IHCFCOMH.

PAUSE: A write-to-operator-with-reply (WTOR) macro-instruction is issued to display the message associated with the PAUSE statement on the console and to enable the operator's reply to be transmitted. A WAIT macro-instruction is then issued to determine when the operator's reply has been transmitted. After the reply has been received, control is returned to the calling routine within the load module.

# UTILITY ROUTINES

The utility routines of IHCFCOMH perform the following functions:

- Process object-time error messages.
- Process arithmetic-type program interruptions.
- Terminate load module execution.

PROCESSING OF ERROR MESSAGES: The error message processing routine (IBFERR) receives control from various FORTRAN library subprograms when they detect object-time errors.

Error message processing consists of initializing the data set upon which the message is to be written and also of writing the message. If the type of error requires load module termination, control is passed to the termination routine of IHCFCOMH; if not, control is returned to the calling routine.

PROCESSING OF ARITHMETIC INTERRUPTIONS: The arithmetic-interrupt routine (IBFINT) of IHCFCOMH initially receives control from within the load module via a compiler-generated calling sequence. The call is placed at the start of the executable coding of the load module so that the interrupt routine can set up the program interrupt mask. Subsequent entries into the interrupt routine are made through arithmetic-type interruptions.

The interrupt routine sets up the program interrupt mask by means of a SPIE macro-instruction. This instruction specifies the type of arithmetic interruptions that are to cause control to be passed to the interrupt routine, and the location within the routine to which control is to be passed if the specified interruptions occur. After the mask has been set, control is returned to the calling routine within the load module.

In processing an arithmetic interruption, the first step taken by the interrupt routine is to determine its type. If exponential overflow or underflow has occurred, the appropriate indicators, which are referenced by OVERFL (a library subprogram), are set. If any type of divide check caused the interruption, the indicator referenced by DVCHK (also a library subprogram) is set.

Regardless of the type of interruption that caused control to be given to the interrupt routine, the old program PSW is written out for diagnostic purposes.

After the interruption has been processed, control is returned to the interrupted routine at the point of interruption.

PROGRAM TERMINATION: The load module termination routine (IBEXIT) of IHCFCOMH receives control from various library subprograms (e.g., DUMP and EXIT) and from other IHCFCOMH routines (e.g., the routine that processes the STOP statement).

This routine terminates execution of the load module by the following means:

- Calling the appropriate I/O interface(s) to check (via the CHECK macro-instruction) outstanding write requests.
- Issuing a SPIE macro-instruction with no parameters indicating that the FOR-TRAN object module no longer desires to give special treatment to program interruptions and does not want maskable interruptions to occur.
- Returning to the operating system supervisor.

## CONVERSION ROUTINES (IHCFCVTH)

The conversion routines (refer to Table 34) either convert data to be placed into I/O list items or convert data to be taken from I/O list items.

These routines receive control either from the I/O list section of IHCFCOMH during its processing of list items for READ/WRITE statements requiring a format, from the routines that process READ/WRITE statements using a NAMELIST, or from the DUMP and PDUMP subprograms.

Each conversion routine is associated with a conversion type format code and/or a type. If an I/O list item for READ/WRITE statement requiring a format is being processed, the conversion routine is selected according to the conversion type format code which is to be applied to the list item. If a list item for a READ/WRITE using a NAMELIST is being processed, the conversion routine is selected according to the type of the list item.

If a READ statement is being implemented, the conversion routine obtains data from the I/O buffer, converts it according to its associated conversion type format code or type, and enters the converted data into the list item. The process is reversed if a WRITE statement is being implemented.

For the DUMP and PDUMP subprograms, the format code parameter passed to them determines the selection of the output conversion routine to be used to place the output in the desired form.

#### IHCFIOSH

IHCFIOSH, the object-time FORTRAN sequential access input/output data management interface, receives I/O requests from IHCFCOMH and submits them to the appropriate BSAM (basic sequential access method) routines and/or open and close routines for execution.

Chart 27 illustrates the overall logic and the relationship among the routines of IHCFIOSH. Table 35, the IHCFIOSH routine directory, lists the routines used in IHCFIOSH and their functions.

# BLOCKS AND TABLES USED

IHCFIOSH uses the following blocks and table during its processing of sequential access input/output requests: (1) unit blocks, and (2) unit assignment table. The unit blocks are used to indicate I/O activity for each unit number (i.e., data set

reference number) and to indicate the type of operation requested. In addition, the unit blocks contain skeletons of the data event control blocks (DECB) and the data control blocks (DCB) that are required for I/O operations. The unit assignment table is used as an index to the unit blocks.

## Unit Blocks

The first reference to each unit number set reference number) by input/output operation within the FORTRAN load module causes IHCFIOSH to construct a unit block for each unit number. The main storage for the unit blocks is obtained by IHCFIOSH via the GETMAIN macro-instruction. The addresses of the unit blocks are placed in the unit assignment table as the unit blocks are constructed. All subsequent references to the unit numbers are then made through the unit assignment table. Figure 60 illustrates the format of a unit block for a unit that is defined as a sequential access data set.




Figure 60. Format of a Unit Block for a Sequential Access Data Set

Each unit block is divided into three sections: a housekeeping section, a DECB skeleton section.

HOUSEKEEPING SECTION: The housekeeping section is maintained by IHCFIOSH. The information contained in it is used to indicate data set type, to keep track of I/O buffer locations, and to keep track of addresses internal to the I/O buffers to enable the processing of blocked records. The fields of this section are:

- ABYTE. This field, containing the data set type passed to IHCFIOSH by IHCFCOMH, can be set to one of the following:
  - F0 Input data set requiring a format.
    FF Output data set requiring a format.

- 00 Input data set not requiring a format.
- 0F Output data set not requiring a
   format.
- BBYTE. This field contains bits that are set and examined by IHCFIOSH during its processing. The bits and their meanings are as follows:

Bit on

- 0 exit to IHCFCOMH on I/O error
- 1 I/O error occurred
- 2 current buffer indicator
- 3 not used
- 4 end-of-current buffer indicator
- 5 blocked data set indicator
- 6 variable record format switch
- 7 not used
- <u>CBYTE</u>. This field also contains bits that are set and examined by IHCFIOSH. The bits and their meanings are as follows:

Bit on

- 0 data control block opened
- 1 data control block not TCLOSEd
- 2 data control block not previously opened
- 3 buffer pool attached
- 4 data set not previously rewound
- 5 data set not previously backspaced
- 6 concatenation occurring -- reissue READ
- 7 not used
- LIVECNT. This field indicates whether any I/O operation performed for this data set is unchecked. (A value of 1 indicates that a previous read or write has not been checked; a value of 0 indicates that all previous read and write operations for this data set have been checked.)
- Address of Buffer 1 and Address of Buffer 2. These fields contain pointers to the two I/O buffers obtained during the opening of the data control block for this data set.
- <u>Current Buffer Pointer</u>. This field contains a pointer to the I/O buffer currently being used.
- <u>Record Offset</u>. This field contains a pointer to the current logical record within the current buffer.

DECB SKELETON SECTION: The DECB (data event control block) skeleton section is a block of main storage within the unit block. It is of the same form as the DECB

constructed by the control program for an I form of an S-type READ or WRITE macroinstruction (refer to the publication IBM System/360 Operating System: Control Program Services). The various fields of the DECB skeleton are filled in by IHCFIOSH; the completed block is referred to when IHCFIOSH issues a read/write request to BSAM. The read/write field is filled in at open time. For each I/O operation, IHCFIOSH supplies IHCFCOMH with: (1) an indication of the type of operation (read or write), and (2) the length of and a pointer to the I/O buffer to be used for the operation.

DCB SKELETON SECTION: The DCB (data control block) skeleton section is a block of main storage within the unit block. It is of the same form as the DCB constructed by the control program for a DCB macroinstruction under BSAM (refer to the publication IBM System/360 Operating System: Control Program Services). The various fields of the DCB skeleton are filled in by the control program when the DCB for the data set is opened (refer to the publication IBM System/360 Operating System: Concepts and Facilities). (Standard default values may also be inserted in the DCB skeleton by IHCFIOSH. Refer to "Unit Assignment Table" for a discussion of when default values are inserted into the DCB skeleton.)

# Unit Assignment Table

The unit assignment table (IHCUATBL) resides on the FORTRAN system library (SYS1.FORTLIB). Its size depends on the maximum number of units that can be referred to during execution of any FORTRAN load module. This number (≤ 99) is specified by the user during the system generation process via the FORTLIB macroinstruction.

The unit assignment table is designed to be used by both IHCFIOSH and IHCDIOSH. It is included once, by the linkage editor, in the FORTRAN load module as a result of an external reference to it within IHCFIOSH and/or IHCDIOSH.

The unit assignment table contains a 16 byte entry for each of the unit numbers that can be referred to by the user. These entries differ in format depending on whether the unit has been defined as a sequential access or a direct access data set.

Figure 61 illustrates the format of the unit assignment table.

Unit number (DSRN)    being used for current   operation   <sup>1</sup> n :	x 16   4	bytes
ERRMSG READ PRINT PO DSRN2 DSRN3 DSRN4 DS		bytes
UBLOCK01 field	4	bytes
DSRN01 default values		bytes
LIST01 field		bytes
}		
1.	-	ļ
i:	:	i
!	ļ	į
UBLOCKn field <sup>6</sup>		bytes
DSRNn default values?	•	bytes
LISTn field <sup>8</sup>	4	bytes
can be referred to by the module. The size of the equal to (8 + n x 16) bytes 2Unit number (DSRN) of device.  3Unit number (DSRN) of input read of the form: READ b, 1 4Unit number (DSRN) of output a print operation of the b, list.  5Unit number (DSRN) of output a punch operation of the b, list.  6The UBLOCKN field contain pointer to the unit block for unit number n if the unused at object-time, or a the unit is not being used 7The default values for the numbers are specified by are assembled into the unit table entries during the strong process. The default used only by IHCFIOSH; the by IHCDIOSH.  8If the unit is defined access data set, the LIST tains a pointer to the path that defines the direct access.	unit tales.  error of the device ist.  ut device he form:  ut device he form:  ins either construit is value of the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it assisted years in the use it as a contract of the use it as a co	for a for PRINT PUNCH being 1 if unit enera-is are gnored list

Figure 61. Unit Assignment Table Format

Because IHCFIOSH deals only with sequential access data sets, the remainder of the discussion on the unit assignment table is devoted to unit assignment table entries for sequential access data sets. If IHCFIOSH encounters a reference to a direct

access data set, it is considered as an error, and control is passed to the load module termination routine of IHCFCOMH.

The pointers to the unit blocks created for sequential data sets are inserted into the unit assignment table entries by IHCFI-OSH when the unit blocks are constructed.

Note: Default values are standard values that IHCFIOSH inserts into the appropriate fields (e.g., BUFNO) of the DCB skeleton section of the unit blocks if the user either:

- Causes the load module to be executed via a cataloged procedure, or
- Fails, in stating his own procedure for execution, to include in the DCB parameter of his DD statements those subparameters (e.g., BUFNO) he is permitted to include (refer to the publication IBM System/360 Operating System: FORTRAN IV (H) Programmer's Guide).

Control is returned to IHCFIOSH during data control block opening so that it can determine if the user has included the subparameters in the DCB parameter of his DD statements. IHCFIOSH examines the DCB skeleton fields corresponding to permitted subparameters, and upon encountering a null field (indicating that the user has not specified subparameter), inserts the standard value (i.e., the default value) for the subparameter into the DCB skeleton. (If the user has included these subparameters in his DD statement, the control program routine performing data control block opening inserts the subparameter values, before giving control to IHCFIOSH, into the DCB skeleton fields reserved for those values.)

#### BUFFERING

All input/output operations are double buffered. (The double buffering scheme can be overridden by the user if he specifies in a DD statement: BUFNO=1.) This implies that during data control block opening, two buffers will be obtained. The addresses of these buffers are given alternately to IHCFCOMH as pointers to:

- Buffers to be filled (in the case of output).
- Information that has been read in and is to be processed (in the case of input).

# COMMUNICATION WITH THE CONTROL PROGRAM

In requesting services of the control program, IHCFIOSH uses L and E forms of

S-type macro-instructions (refer to the publication IBM System/360 Operating System: Control Program Services).

## OPERATION

The processing of IHCFIOSH is divided into five sections: initialization, read, write, device manipulation, and closing. When called by IHCFCOMH, a section of IHCFIOSH performs its function and then returns control to IHCFCOMH.

## Initialization

The initialization action taken by IHCFIOSH depends upon the nature of the previous I/O operation requested for the data set. The previous operation possibilities are:

- No previous operation.
- Previous operation read or write.
- Previous operation backspace.
- Previous operation write end-of-data set.
- Previous operation rewind.

NO PREVIOUS OPERATION: If no previous operation has been performed on the unit specified in the I/O request, the initialization section generates a unit block for the unit number. The data set to be created is then opened (if the current operation is not rewind or backspace) via the OPEN macro-instruction. The addresses of the I/O buffers, which are obtained during the opening process and placed into the DCB skeleton, are placed into the appropriate fields of the housekeeping section of the unit block. The DECB skeleton is then set to reflect the nature of the operation (read or write), the format of the records to be read or written, and the address of the I/O buffer to be used in the operation.

If the requested operation is a write, a pointer to the buffer position, at which IHCFCOMH is to place the record to be written, and the block size or logical record length (to accommodate blocked logical records) are placed into registers, and control is returned to IHCFCOMH.

If the requested operation is a read, a record is read, via a READ macro-instruction, into the I/O buffer, and the operation is checked for completion via the CHECK macro-instruction. A pointer to the location of the record within the buffer, along with the number of bytes read or the logical record length, are placed into

registers, and control is returned to IHCFCOMH.

Note: During the opening process, control is returned to the IHCDCBXE routine in IHCFIOSH. This routine determines if the data set being opened is a 1403 printer. If it is, the RECFM field in the DCB for the data set is altered to machine carriage control (FM). In addition, a pointer to the unit block generated for the printer, and the physical address of the printer are placed into a control block area (CTLBLK) for the printer within IHCFIOSH. CTLBLK also contains a third print buffer. This buffer is used in conjunction with the two buffers already obtained for the printer.

Figure 62 illustrates the format of CTLBLK.

CTLBLK	a(BUF 3)			bytes
	a(unit block)			bytes
	a(printer)	record length	4	bytes
	1 FT00		4	bytes
	1 F001		4	bytes
BUF3	third print	buffer	144	bytes
	¹Used in table (TIO		out/o	output

Figure 62. CTLBLK Format

PREVIOUS OPERATION READ OR WRITE: If the previous operation performed on the unit specified in the present I/O request was either a read or write, the initialization section determines the nature of the present I/O request. If it is a write, a pointer to the buffer position, at which IHCFCOMH is to place the record to be written, and the block size or logical record length are placed into registers, and control is returned to IHCFCOMH.

If the operation to be performed is a read, a pointer to the buffer location of the record to be processed, along with the number of bytes read or logical record length, are placed into registers, and control is returned to IHCFCOMH.

PREVIOUS OPERATION BACKSPACE: If the previous operation performed on the unit specified in the present I/O request was a backspace, the initialization section determines the type of the present operation (read or write) and modifies the DECB skeleton, if necessary, to reflect the operation type. (If the operation type is the same as that of the operation that preceded the backspace request, the DECB

skeleton need not be modified.) Subsequent processing steps are the same as those described for "No Previous Operation," starting at the point after the DECB skeleton is set to reflect operation type.

PREVIOUS OPERATION WRITE END-OF-DATA SET: If the previous operation performed on the unit specified in the present I/O request was a write end-of-data set, a new data set using the same unit number is to be creat-In this case, the initialization section closes the data set. Then, in order to establish a correspondence between the new data set and the DD statement describing that data set, IHCFIOSH increments the unit sequence number of the ddname. ddname is placed into the appropriate field of the DCB skeleton prior to the opening of the initial data set associated with the unit number.) During the opening of the data set, the ddname will be used to merge with the appropriate DD statement. The data set is then opened. Subsequent processing steps are the same as those described for "No Previous Operation," starting at the point after the data set is opened.

PREVIOUS OPERATION REWIND: If the previous operation performed on the unit specified in the present I/O request was a rewind, the ddname is initialized (set to FTxxF001) in order to establish a correspondence between the initial data set associated with the unit number and the DD statement describing that data set. The data set is then opened. Subsequent processing steps are the same as those described for "No Previous Operation," starting at the point after the data set is opened.

#### Read

The read section of IHCFIOSH performs two functions: (1) reads physical records into the buffers obtained during data set opening, and (2) makes the contents of these buffers available to IHCFCOMH for processing.

If the records being processed are blocked, the read section does not read a physical record each time it is given control. IHCFIOSH only reads a physical record when all of the logical records of the blocked record under consideration have been processed by IHCFCOMH. However, if the records being processed are either unblocked or of U-format, the read section of IHCFIOSH issues a READ macro-instruction each time it receives control.

The reading of records by this section is overlapped. That is, while the contents of one buffer are being processed, a physical record is being read into the other buffer. When the contents of one buffer

have been processed, the read into the other buffer is checked for completion. Upon completion of the read operation, processing of that buffer's contents is initiated. In addition, a read into the second buffer is initiated.

Each time the read section is given control it makes the next record available to IHCFCOMH for processing. (In the case of blocked records, the record presented to IHCFCOMH is logical.) The read section of IHCFIOSH places: (1) a pointer to the record's location in the current I/O buffer, and (2) the number of bytes read or logical record length into registers, and then returns control to IHCFCOMH.

#### Write

The write section of IHCFIOSH performs two functions: (1) writes physical records, and (2) provides IHCFCOMH with buffer space in which to place the records to be written.

If the records being written are blocked, the write section does not write a physical record each time it is given control. IHCFIOSH only writes a physical record when all of the logical records that comprise the blocked record under consideration have been placed into the I/O buffer by IHCFCOMH. However, if the records being written are either unblocked or of U-format, the write section of IHCFIOSH issues a WRITE macro-instruction each time it receives control.

The writing of records by this section is overlapped. That is, while IHCFCOMH is filling one buffer, the contents of the other buffer are being written. When an entire buffer has been filled, the write from the other buffer is checked for completion. Upon completion of the write operation, IHCFCOMH starts placing records into that buffer. In addition, a write from the second buffer is initiated.

Each time the write section is given control, it provides IHCFCOMH with buffer space in which to place the record to be written. IHCFIOSH places: (1) a pointer to the location within the current buffer at which IHCFCOMH is to place the record, and (2) the block size or logical record length into registers, and then returns control to IHCFCOMH.

Note: The write section checks to see if the data set being written on is a 1403 printer. If it is, the carriage control character is changed to machine code, and three buffers, instead of the normal two, are used when writing on the printer.

ERROR PROCESSING: If an end-of-data set or an I/O error is encountered during reading or writing, the control program returns control to the location within IHCFIOSH that was specified during data set initialization. In the case of an I/O error, IHCFIOSH sets a switch to indicate that the error has occurred. Control is then returned to the control program. The control program completes its processing and returns control to IHCFIOSH, which interrogates the switch, finds it to be set, and passes control to the I/O error routine of IHCFCOMH.

In the case of an end-of-data set, IHCFIOSH simply passes control to the end-of-data set routine of IHCFCOMH.

Chart 28 illustrates the execution-time I/O recovery procedure for any I/O errors detected by the I/O supervisor.

# Device Manipulation

The device manipulation section of IHCFIOSH processes backspace, rewind, and write end-of-data set requests.

BACKSPACE: IHCFIOSH processes the backspace request by issuing a BSP (physical backspace) macro-instruction. It then places the data set type, which indicates the format requirement, into a register and returns control to IHCFCOMH. (IHCFCOMH needs the data set type to determine its subsequent processing.)

REWIND: IHCFIOSH processes the rewind request by issuing a CLOSE macro-instruction, using the REREAD option. This option has the same effect as a rewind. Control is then returned to IHCFCOMH.

WRITE END-OF-DATA SET: IHCFIOSH processes this request by issuing a CLOSE macro-instruction, type = T. It then frees the I/O buffers by issuing a FREEPOOL macro-instruction, and returns control to IHCFCOMH.

# Closing

The closing section of IHCFIOSH examines the entries in the unit assignment table to determine which data control blocks are open. In addition, this section ensures that all write operations for a data set are completed before the data control block for that data set is closed. This is done by issuing a CHECK macro-instruction for all double-buffered output data sets. Control is then returned to IHCFCOMH.

 $\underline{\underline{Note:}}$  If a 1403 printer is being used, a write from the last print buffer is issued

to insure that the last line of output is written.

# IHCDIOSH

IHCDIOSH, the object-time FORTRAN direct access input/output data management interface, receives I/O requests from IHCFCOMH and submits them to the appropriate BDAM (basic direct access method) routines and/or open and close routines for execution. (For the first I/O request involving a nonexistent data set, the appropriate BSAM routines must be executed prior to linking to the BDAM routines. The BSAM routines format and create a new data set consisting of blank records.)

IHCDIOSH receives control from: (1) the initialization section of the FORTRAN load module if a DEFINE FILE statement is included in the source module, and (2) IHCFCOMH whenever a READ, WRITE, or FIND direct access statement is encountered in the load module.

Charts 29 and 30 illustrate the overall logic and the relationship among the routines of IHCDIOSH. Table 36, the IHCDIOSH routine directory, lists the routines used in IHCDIOSH and their functions.

# BLOCKS AND TABLE USED

IHCDIOSH uses the following blocks and table during its processing of direct access input/output requests: (1) unit blocks, and (2) unit assignment table. The unit blocks are used to indicate I/O activity for each unit number (i.e., data set reference number) and to indicate the type of operation requested. In addition, each unit block contains skeletons of the data event control blocks (DECB) and the data control block (DCB) that are required for I/O operations. The unit assignment table is used as an index to the unit blocks.

# Unit Blocks

The first reference to each unit number (i.e., data set reference number) by a direct access input/output operation within the FORTRAN load module causes IHCDIOSH to construct a unit block for each of the referenced unit numbers. The main storage for the unit blocks is obtained by IHCDIOSH via the GETMAIN macro-instruction. The addresses of the unit blocks are inserted into the corresponding unit assignment table entries as the unit blocks are constructed. Subsequent references to the unit numbers are then made through the unit assignment table.

Figure 63 illustrates the format of a unit block for a unit that has been defined as a direct access data set.

IOTYPE	STATUSU not not 4 byte used used				bytes
	REC	NUM		4	b <b>y</b> tes
STATUSA	C	CURBUF 4 bytes			
BLKREFA			4	bytes	
STATUSB	SB NXTBUF			4	bytes
BLKREFB				4	bytes
DECBA				28	bytes
DECBB			28	b <b>y</b> tes	
DCB			104	bytes	

Figure 63. Format of a Unit Block for a Direct Access Data Set

The meanings of the various unit block fields are outlined below.

IOTYPE: This field, containing the data set type passed to IHCDIOSH by IHCFCOMH, can be set to one of the following:

- FO input data set requiring a format
- FF output data set requiring a format
- 00 input data set not requiring a
   format
- 0F output data set not requiring a
   format

STATUSU: This field specifies the status of the associated unit number. The bits and their meanings are as follows:

#### Bit on

- 0 not used
- 1 error occurred
- 2 two buffers are being used
- 3 data control block for data set is open
- 4-5 10 U form specified in DEFINE FILE statement 01 E form specified in DEFINE
  - FILE statement
- 11 L form specified in DEFINE
  FILE statement
- 6-7 not used

Note: IHCDIOSH references only bits 1, 2, and 3.

RECNUM: This field contains the number of records in the data set as specified in the parameter list for the data set in a DEFINE FILE statement. It is filled in by the file initialization section after the data control block for the data set is opened.

STATUSA: This field specifies the status of the buffer currently being used. The bits and their meanings are as follows:

#### Bit on

- 0 READ macro-instruction has been issued
- 1 WRITE macro-instruction has been issued
- 2 CHECK macro-instruction has been issued
- 3-7 Not used

CURBUF: This field contains the address of the DECB skeleton currently being used. It is initialized to contain the address of the DECBA skeleton by the file initialization section of IHCDIOSH after the data control block for the data set is opened.

BLKREFA: This field contains an integer that indicates either the relative position within the data set of the record to be read, or the relative position within the data set at which the record is to be written. It is filled in by either the read or write section of IHCDIOSH prior to any reading or writing. In addition, the address of this field is inserted into the DECBA skeleton by the file initialization section of IHCDIOSH after the data control block for the data set is opened.

STATUSB: This field specifies the status of the next buffer to be used if two buffers are obtained for this data set during data control block opening. The bits and their meanings are the same as described for the STATUSA field. However, if only one buffer is obtained during data control block opening, this field is not used.

NXTBUF: This field contains the address of the DECB skeleton to be used next if two buffers are obtained during data control block opening. It is initialized to contain the address of the DECBB skeleton by the file initialization section of IHCDIOSH after the data control block for the data set is opened. However, if only one buffer is obtained during data control block opening, this field is not used.

BLKREFB: The contents of this field are the same as described for the BLKREFA field. It is filled in either by the read or the write section of IHCDIOSH prior to any reading or writing. In addition, the address of this field is inserted into the

DECBB skeleton by the file initialization section of IHCDIOSH after the data control block for the data set is opened. However, if only one buffer is obtained during data control block opening, this field is not used.

DECBA SKELETON: This field contains the DECB (data event control block) skeleton to be used when reading into or writing from the current buffer. It is of the same form as the DECB constructed by the control program for an L form of an S-type READ or WRITE macro-instruction under BDAM (refer to the publication IBM System/360 Operating System: Control Program Services).

The various fields of the DECBA skeleton are filled in by the file initialization section of IHCDIOSH after the data control block for the data set is opened. The completed DECB is referred to when IHCDIOSH issues a read or a write request to BDAM. For each I/O operation, IHCDIOSH supplies IHCFCOMH with the address of and the size of the buffer to be used for the operation.

DECBB SKELETON: The DECBB skeleton is used when reading into or writing from the next buffer. Its contents are the same as described for the DECBA skeleton. The DECBB skeleton is completed in the same manner as described for the DECBA skeleton. However, if only one buffer is obtained during data control block opening, this field is not used.

DCB SKELETON: This field contains the DCB (data control block) skeleton for the associated data set. It is of the same form as the DCB constructed by the control program for a DCB macro-instruction under BDAM (refer to the publication <a href="mailto:IBM\_System/360">IBM\_System/360</a> Operating System: Control Program Services).

The various fields of the DCB skeleton are filled in by the control program when the DCB for the data set is opened (refer to the publication IBM System/360 Operating System: Concepts and Facilities).

# Unit Assignment Table

The unit assignment table (IHCUATBL) resides on the FORTRAN system library (SYS1.FORTLIB). Its size depends on the maximum number of units that can be referred to during execution of any FORTRAN load module. This number (≤99) is specified by the user during the system generation process via the FORTLIB macroinstruction.

The unit assignment table is designed to be used by both IHCFIOSH and IHCDIOSH. It is included once, by the linkage editor, in the FORTRAN load module as a result of an

external reference to it within IHCFIOSH and/or IHCDIOSH.

The unit assignment table contains a 16-byte entry for each of the unit numbers that can be referred to by either IHCDIOSH or IHCFIOSH. These entries differ in format depending on whether the unit has been defined as a direct access or as a sequential access data set. Because IHCDI-OSH deals only with direct access data sets, only the entry for a direct access unit is shown here. (Refer to the IHCFIOSH section "Table and Blocks Used", for the format of the unit assignment table as a whole.) If IHCDIOSH encounters a reference to a sequential access data set, it is considered as an error, and control is passed to the load module termination routine of IHCFCOMH.

Figure 64 illustrates the unit assignment table entry format for a direct access data set.

Pointer to unit block xx (UBLOCKxx)	4 bytes
Default values for DSRNxx (only applies to sequential access data sets not used by IHCDIOSH)	8 bytes
Pointer to parameter listxx (LISTxx)	4 bytes
UBLOCKxx is the unit block general for unit number xx.	nerated
DSRNxx is the unit number for direct access data set (xx≤99).	or the
LISTxx is the parameter list defines the direct access datassociated with unit number xx.	

Figure 64. Unit Assignment Table Entry for a Direct Access Data Set

The pointers to the unit blocks are inserted into the unit assignment table entries by IHCDIOSH when the unit blocks are constructed.

The pointers to the parameter lists are inserted into the unit assignment table entries by IHCDIOSH when IHCDIOSH receives control from the initialization section of the FORTRAN load module being executed.

# BUFFERING

All direct access input/output operations are double-buffered. (The double buffering scheme may be overridden by the

user if he specifies in his DD statements: BUFNO=1.) This implies that during data control block opening, two buffers will be obtained for each data set. The addresses of these buffers are given alternately to IHCFCOMH as pointers to:

- Buffers to be filled in the case of output.
- Data that has been read in and is to be processed in the case of input.

Each buffer has its own DECB. This increases I/O efficiency by overlapping of I/O operations.

#### COMMUNICATION WITH THE CONTROL PROGRAM

In requesting services of the control program BSAM and BDAM routines, IHCDIOSH uses L and E forms of S-type macroinstructions (refer to the publication IBM System/360 Operating System: Control Program Services).

## OPERATION

The processing of IHCDIOSH is divided into five sections: file definition, file initialization, read, write, and termination. When a section receives control, it performs its functions and then returns control to the caller (either the FORTRAN load module or IHCFCOMH).

### File Definition Section

The file definition section is entered from the FORTRAN load module, via a compiler-generated calling sequence, if a DEFINE FILE statement is included in the FORTRAN source module. The file definition section performs the following functions:

- Checks for the redefinition of each direct access unit number.
- Enters the address of each direct access unit number's parameter list into the appropriate unit assignment table entry.
- Establishes addressability for IHCDIOSH within IHCFCOMH.

Each direct access unit number appearing in a DEFINE FILE statement is checked to see if it has been defined previously. If it has been defined previously, the current definition is ignored. If it has not been defined previously, the address of its parameter list (i.e., the definition of the unit number) is inserted into the proper entry in the unit assignment table. The next unit number if any is then obtained.

When the last unit number has been processed in the above manner, the file definition section stores the address of IHCDIOSH into the FDIOCS field within IHCFCOMH. This enables IHCFCOMH to link to IHCDIOSH when IHCFCOMH encounters a direct access I/O statement. Control is then returned to the FORTRAN load module to continue normal processing.

# File Initialization Section

The file initialization section receives control from IHCFCOMH whenever input or output is requested for a direct access data set. The processing performed by the initialization section depends on whether an I/O operation was previously requested for the data set.

NO PREVIOUS OPERATION: If no operation was previously requested for the data set specified in the current I/O request, the file initialization section first constructs a unit block for the data set. (The GETMAIN macro-instruction is used to obtain the main storage for the unit block.) The address of the unit block is inserted into the appropriate entry in the unit assignment table.

The file initialization section then reads the JFCB (job file control block) via the RDJFCB macro-instruction. The value in the BUFNO field of the JFCB is inserted into the DCB skeleton in the unit block. This value indicates the number of buffers that are obtained for this data set when its data control block is opened. If the BUFNO field is null (i.e., if the user did not include the BUFNO subparameter in the DD statement for this data set), or other than 1 or 2, the file initialization section inserts a value of two into the DCB skeleton.

The file initialization section next examines the JFCBIND2 field in the JFCB to determine if the data set specified in the current I/O request exists. JFCBIND2 field indicates that the specified data set does not exist, and if the current request is a write, a new data set is created. (If the current request is a read, an error is indicated and control is returned to IHCFCOMH to terminate load module execution. If the current request is a find, the request is ignored, and control is returned to IHCFCOMH.) If the JFCBIND2 field indicates that the specified data set already exists, a new data set is not created. The file initialization section processing for a data set to be created, and for a data set that already exists is discussed in the following paraData Set to be Created: The data control block for the new data set is first opened for the BSAM, load mode, WRITE macroinstruction. The BSAM WRITE macroinstruction is used to create a new data set according to the format specified in the parameter list for the data set in a DEFINE FILE statement. The data control block is then closed. Subsequent file initialization section processing after creating the new data set is the same as that described for a data set that already exists (refer to the section "Data Set Already Exists").

Data Set Already Exists: The data control block for the data set is opened for direct access processing by the BDAM routines. After the data control block is opened, the file initialization section fills in various fields in the unit block:

- The number of records in the data set is inserted into the RECNUM field.
- The address of the DECB skeletons (DECBA and DECBB) are inserted into the CURBUF and the NXTBUF fields, respectively.
- The addresses of the I/O buffers obtained during data control block opening are inserted into the appropriate DECB skeletons.
- The address of the BLKREFA and the BLKREFB fields in the unit block are inserted into the appropriate DECB skeletons.

Note: If the user specifies BUFNO=1 in the DD statement for this data set, only one I/O buffer is obtained during data control block opening. In this case, the NXTBUF field, the BLKREFB field, and the DECBB skeleton are not used.

Subsequent file initialization section processing for the case of no previous operation depends upon the nature of the I/O request (find, read, or write). This processing is the same as that described for the case of a previous operation (refer to the section "Previous Operation").

PREVIOUS OPERATION: If an operation was previously requested for the data set specified in the current I/O request, the file initialization section processing depends upon the nature of the current I/O request.

If the current request is either a find or a read, control is passed to the read section.

If the current request is a write, control is passed to the secondary entry in the write section.

#### Read Section

The read section of IHCDIOSH processes read and find requests. The read section may be entered either from the file initialization section of IHCDIOSH, or from IHCFCOMH. In either case, the processing performed is the same. In processing read and find requests, the read section performs the following functions:

- Reads physical records into the buffer(s) obtained during data control block opening.
- Makes the contents of these buffers available to IHCFCOMH for processing.
- Updates the associated variable that is defined in the DEFINE FILE statement for the data set.

The read section, upon receiving control, first checks to see if the record to be found or read is already in an I/O buffer. Subsequent read section processing depends upon whether the record is in the buffer.

RECORD IN BUFFER: If a record is in the buffer, the read section determines whether the current request is a find or a read.

If the current request is a find, the associated variable for the data set is updated so that it points to the relative position within the direct access data set of the record that is in the buffer. Control is then returned to IHCFCOMH.

If the current request is a read, the read operation that read the record into the buffer is checked for completion. The read section then places the address of the buffer and the size of the buffer into registers for use by IHCFCOMH. The associated variable for the data set is updated so that it points to the relative position within the direct access data set of the record following the record just read. Control is then returned to IHCFCOMH.

RECORD NOT IN BUFFER: If a record is not in the buffer, the read section first obtains the address of the buffer to be used for the current request. The relative record number of the record to be read is then inserted into the appropriate BLKREF field in the unit block (i.e., BLKREFA or BLKREFB). The proper record is then read from the specified data set into the buffer. Subsequent read section processing for the case of a record not in the buffer is the same as that described for a record in the buffer (refer to the section "Record In Buffer").

Note 1: Record retrieval can proceed concurrently with CPU processing only if the

user alternates FIND statements with READ statements in his program.

Note 2: If an I/O error occurs during reading, the control program returns control to the synchronous exit routine (SYNADR) within IHCDIOSH. The SYNADR routine sets a switch to indicate that an I/O error has occurred, and then returns control to the control program. The control program completes its processing and returns control to IHCDIOSH. IHCDIOSH interrogates the switch, finds it to be set, and passes control to the I/O error routine of IHCFCOMH.

# Write Section

The write section of IHCDIOSH processes write requests. The write section may be entered either from the file initialization section of IHCDIOSH, or from IHCFCOMH. The processing performed by the write section depends upon where it is entered from.

PROCESSING IF ENTERED FROM FILE INITIALIZA-TION SECTION: If the write section is entered from the file initialization section of IHCDIOSH, no writing is performed. The write section only provides IHCFCOMH with buffer space in which to place the record to be written. The relative record number of the record to be written is inserted into the appropriate BLKREF field (i.e., BLKREFA or BLKREFB). (The record is written the next time the write section is entered.) For a formatted write, the buffer is filled with blanks. For an unformatted write, the buffer is filled with zeros. The write section then places the address of the buffer and the size of the buffer into registers for use by IHCFCOMH. Control is then returned to IHCFCOMH.

PROCESSING IF ENTERED FROM IHCFCOMH: Each time the write section is entered from IHCFCOME, it writes the contents of the buffer onto the specified data set. Subsequent write section processing for entrances from IHCFCOMH is the same as that described for entrances from the file initialization section of IHCDIOSH (refer to "Processing If Entered From File Initiali-In addition, the assozation Section"). is modified prior to FCOMH. The associated variable returning to IHCFCOMH. variable for the data set is updated so that it points to the relative position within the direct access data set of the record following the record just written.

Note 1: The writing of physical records by this section is overlapped. That is, while IHCFCOMH is filling buffer A, buffer B is being written onto the output data set. When buffer A has been filled, the write from buffer B is checked for completion. Upon completion of the write operation,

IHCFCOMH starts placing data into buffer B. In addition, a write from buffer A is initiated.

Note 2: If an I/O error occurs during writing, the control program returns control to the synchronous exit routine (SYNADR) within IHCDIOSH. The SYNADR routine sets a switch to indicate that an I/O error has occurred, and then returns control to the control program. The control program completes its processing and returns control to IHCDIOSH. IHCDIOSH interrogates the switch, finds it to be set, and passes control to the I/O error routine of IHCFCOMH.

## Termination Section

The termination section of IHCDIOSH receives control from the load module termination routine of IHCFCOMH. The function of this section is to terminate any pending I/O operations involving direct access data sets. The unit blocks associated with the direct access data sets are examined by IHCDIOSH to determine if any I/O is pending. CHECK macro-instructions are issued for all pending I/O operations to insure their completion.

The data control blocks for the direct access data sets are closed, and the main storage occupied by the unit blocks is freed via the FREEMAIN macro-instruction. Control is then returned to the load module termination routine of IHCFCOMH to complete the termination process.

# IHCIBERH

IHCIBERH, a member of the FORTRAN system library (SYS1.FORTLIB), processes object-time source statement errors. IHCIBERH is entered when an internal sequence number (ISN) cannot be executed because of a source statement error.

The ISN of the invalid source statement is obtained (from information in the calling sequence) and is then converted to decimal form. IHCIBERH then links to IHCFCOMH to implement the writing of the following error message:

IHC230I - SOURCE ERROR AT ISN

XXXX - EXECUTION FAILED
SUBROUTINE (name)

After the error message is written on the user-designated error output data set, IHCIBERH passes control to the IBEXIT routine of IHCFCOMH to terminate execution.

Chart 31 illustrates the overall logic of IHCIBERH.

## **IHCDBUG**

IHCDBUG performs the object-time operations of the Debug Facility statements. All linkages from the load module to IHCDBUG are compiler generated.

## Items and Buffer

The following items in IHCDBUG are initialized to zero at load time:

- DSRN the data set reference number
- TRACFLAG trace flag
- IOFLAG input/output in progress flag
- DATATYPE variable type bits

Whenever information is assembled for output, it is placed in a 70-byte area called DBUFFER. The first character of this area is permanently set to blank, for single spacing.

# Operation

The first portion of IHCDBUG, called by entry name DEBUG#, is a transfer table; this table is referred to by the code generated for the Debug Facility statements, and branches to the thirteen section of IHCDBUG. These sections are discussed individually.

TRACE ENTRY: If TRACFLAG is off, this routine exits. Otherwise, the characters 'TRACE' are moved to DBUFFER + 1, the subroutine OUTINT converts the statement label to EBCDIC and places it in DBUFFER, and a branch is made to OUTBUFFR.

SUBTRACE ENTRY: The characters 'SUBTRACE' and the name of the program or subprogram are moved to DBUFFER and a branch to OUTBUFFR is made.

SUBTRACE RETURN ENTRY: The characters 'SUBTRACE \*RETURN\*' are moved to DBUFFER and a branch to OUTBUFFR takes place.

UNIT ENTRY: The unit number argument is placed in DSRN and the routine exits.

INIT SCALAR ENTRY: The data type is saved, the location of the scalar is computed, subroutine OUTNAME places the name of the scalar in DBUFFER, and a branch is made to OUTITEM.

INIT ARRAY ELEMENT ENTRY: This routine saves the data type, computes the location of the array element, and (via the subroutine OUTNAME) places the name of the array in DBUFFER. It then computes the element number as follows:

element number = ((element location - first
array location) / element size) + 1

and places a left parenthesis, the element number (converted to EBCDIC by subroutine OUTINT), and a right parenthesis in DBUFFER following the array name. A branch is then made to OUTITEM.

INIT FULL ARRAY ENTRY: If IOFLAG is on, the character X'FF' is placed in DBUFFER, followed by the address of the argument list, and a branch is made to OUTBUFFR. Otherwise, a call to the INIT ARRAY ELEMENT entry is constructed, and the routine loops through that call until all elements of the array have been processed, when it exits.

SUBSCRIPT CHECK ENTRY: The location of the array element is computed; if it is less than or equal to the maximum array location, the routine exits. If the array element location is outside the bounds of the array, the element number is computed and the characters 'SUBCHK' are placed in DBUFFER. The subroutine OUTNAME then places the name of the array in DBUFFER, OUTINT supplies the EBCDIC code for the element number (which is enclosed in parentheses), and a branch is made to OUTBUFFR.

TRACE ON ENTRY: TRACFLAG is turned on (set to non-zero) and the routine exits.

TRACE OFF ENTRY: TRACFLAG is turned off (set to zero) and the routine exits.

DISPLAY ENTRY: If IOFLAG is on, the characters 'DISPLAY DURING I/O SKIPPED' are moved to DBUFFER and a branch is made to OUTBUFFR. Otherwise, a calling sequence for the NAMELIST write routine is constructed. If DSRN is equal to zero, the unit number for SYSOUT (in IHCUATBL + 6) is used as the unit passed to the NAMELIST write routine. On return from the NAMELIST write, this routine exits.

START I/O ENTRY: The BYTECNT is set to 252 to indicate that the current area is full, the IOFLAG is set to X'80' to indicate that input/output is in progress, the CURBYTLC is set to the address of SAVESTRT (where the location of the first main block will be - refer to the description of ALLOCHAR), and the routine exits.

END I/O ENTRY: The IOFLAG is saved in TEMPFLAG and IOFLAG is reset to zero so that this section may make debug calls which result in output to a device. If no information was saved during the input/output, this routine exits.

The subroutine FREECHAR is used to extract one character at a time from the save area. If an X'FF' is encountered (indicating the output of a full array), the next three bytes give the address of the call to INIT FULL ARRAY entry. A call to the DEBUG INIT FULL ARRAY entry is then

constructed and executed. If X'FF' is not encountered, characters are placed in DBUF-FER until an X'15' is found, indicating the end of a line. When this code is found, the subroutine OUTPUT is used to write out the line.

If no main storage or insufficient main storage was available for saving information during the input/output, the characters 'SOME DEBUG OUTPUT MISSING' are placed in DBUFFER after all saved information (if any) has been written out. The subroutine OUTPUT is then used to write out the message, and this routine returns to the caller.

### Subroutines

The following subroutines are used by the routines in IHCDBUG.

OUTITEM: First, the characters ' = ' are moved to DBUFFER. The routine then loads the data to be output into registers. A branch on type then takes place. For fixed point, the routine OUTINT converts the value to EBCDIC and places it in DBUFFER. A branch to OUTBUFFR then takes place.

For floating values, subroutine OUTFLOAT places the value in DBUFFER. A branch to OUTBUFFR then takes place.

For complex values, two calls to OUT-FLOAT are made -- first with the real part, then with the imaginary part. A left parenthesis is placed in DBUFFER before the first call, a comma after the first call, and a right parenthesis after the second call. A branch to OUTBUFFR then takes place.

For logical values, a T is placed in DBUFFER if the value was non-zero; otherwise an F is placed in DBUFFER. A branch to OUTBUFFR then takes place.

OUTNAME: This is a closed subroutine. Up to six characters of the name are placed in DBUFFER. However, the first blank in the name causes the routine to exit.

OUTINT: This is a closed subroutine. If the value (passed in R2) is equal to zero, the character '0' is placed in DBUFFER and the routine exits. If it is less than zero, a minus sign is placed in DBUFFER. The value is then converted to EBCDIC and placed in DBUFFER with leading zeros suppressed. The routine then exits.

OUTFLOAT: This is a closed subroutine. If the value is zero, the characters '0.0E+00' or '0.0D+00' are placed in DBUFFER, depending upon whether the value is single or double-precision, respectively, and the routine exits. If the values are less than zero, a minus sign is placed in DBUFFER. The floating number is then converted to a string of decimal EBCDIC characters and a power of ten by exactly the same algorithm used in IHCFCUTH (this assures identical results).

Let x = 8 for single-precision,

x = 17 for double-precision.

If 1≤|value|<10, it is output to the DBUFFER in Fx+1.x-n format where n is the integer portion of log |value|.

Otherwise it is output in G x+5.x format. The routine then exits.

OUTBUFFR: If IOFLAG is not set, the routine calls the subroutine OUTPUT and then exits. Otherwise, IOFLAG is set to indicate that debug output during input/output occurred. Then, a call is made to ALLOCHAR for each character in DBUFFER, and finally, a call to ALLOCHAR with X'15' indicating the end of the line. The routine then exits.


ALLOCHAR: This is a closed subroutine. If BYTECNT is equal to 252, indicating the current block is full, a new block of 256 bytes is obtained by a GETMAIN macro. If no storage was available, an X'07', indicating end of core, is placed in the last available byte position, IOFLAG is set to full, and the routine exits. Otherwise, the address of the new block is placed in the last three bytes of the previous block, preceded by X'37' indicating end of block with new block to follow. CURBYTLC is then set to the address of the new block and BYTECNT is set to zero. The character passed as an argument is then placed in the byte pointed to by CURBYTLC, one is added to both CURBYTLC and BYTECNT, and the routine exits.

FREECHAR: This is a closed subroutine. If the current character extracted is X'37', the next three bytes are placed in CURBYTLC and the current block is freed. If the current character is X'07' the block is freed and a branch to the End I/O exit is taken. Otherwise, the current character is passed to the calling routine and CURBYTLC is incremented by 1.

OUTPUT: This is a closed subroutine. If DSRN is zero, the SYSOUT unit number is obtained from IHCUATBL + 6. A call is then made to FIOCS# output initialize, DBUFFER is transferred to the FIOCS# buffer, and a call is made to FIOCS# output. The routine then exits.

Chart 24. IHCFCOMH Overall Logic and Utility Routines

IBCOM#



UTILITY ROUTINES




Chart 25. Implementation of READ/WRITE/FIND Source Statements FORTRAN LOAD MODULE FENDF \*\*\*\*\*D2\*\*\*\*\*\*\*\*\*\*\* \* CLOSE OUT \* CLOSE OUT I/O OPERATION \* CONTINUE WITH
\* LOAD MODULE
\* EXECUTION
\* CONTINUE WITH \*
LOAD MODULE \*
EXECUTION \* IHCFCOMH FORTRAN LOAD MODULE CLOSE OUT I/O OPERATIONS CALL CLOSING SECTION OF IHCFCOMH CONTINUE WITH \*
LOAD MODULE \*
EXECUTION \*

Appendix E: Object-Time Library Subprograms

Chart 26. Device Manipulation, Write-to-Operator, and READ/WRITE Using NAMELIST Routines




Table 33. IHCFCOMH Subroutine Directory

Subroutine	Function
EXCEPT	Checks for presence of END= parameter, and passes control to the load module if present.
FENDF	Closing section for a READ or WRITE requiring a format.
FENDN	Closing section for a READ or WRITE not requiring a format.
FEOFM	Implements the END FILE source statement.
FERROR	Checks for the presence of the ERR= parameter, and passes control to the
İ	load module if present.
FIOAF	I/O list section for list array of a READ or WRITE requiring a format.
FIOAN	$\mid$ I/O list section for list array of a READ or WRITE not requiring a format. $\mid$
FIOLF	I/O list section for a list variable of a READ or WRITE requiring a format.
FIOLN	$   exttt{I/O}  exttt{ list section for a list variable of a READ or WRITE not requiring a    exttt{ a}  $
1	format.
•	Implements the PAUSE source statement.
FRDNF	Opening section of a READ not requiring a format.
FRDWF	Opening section of a READ requiring a format.
•	Implements the REWIND source statement.
FSTOP	Implements the STOP source statement.
•	Opening section for WRITE not requiring a format.
FWRWF	Opening section for WRITE requiring a format.
	Closes all data sets and terminates execution.
•	Processes object-time errors.
	Processes arithmetic-type program interruptions.
FBKSP	Implements the BACKSPACE source statement.

Table 34. IHCFCVTH Subroutine Directory

Subroutine	Function
FCVAI	Reads alphameric data.
FCVAO	Writes alphameric data.
FCVCI	Reads complex data.
FCVCO	Writes complex data.
FCVDI	Reads double precision data with an external exponent.
FCVDO	Writes double precision data with an external exponent.
FCVEI	Reads real data with an external exponent.
FCVEO	Writes real data with an external exponent.
FCVFI	Reads real data without an external exponent.
FCVFO	Writes real data without an external exponent.
FCVGI	Reads general type data.
FCVGO	Writes general type data.
FCVII	Reads integer data.
FCVIO	Writes integer data.
FCVLI	Reads logical data.
FCVLO	Writes logical data.
FCVZI	Reads hexadecimal data.
FCVZO	Writes hexadecimal data.
L	<b></b>

Chart 27. IHCFIOSH Overall Logic




Chart 28. Execution-Time I/O Recovery Procedure




Chart 29. IHCDIOSH Overall Logic - File Definition Section

NOTE--

THE FILE DEFINITION SECTION IS ENTERED FROM THE FORTRAN LOAD MODULE VIA A COMPILER-GENERATED CALLING SEQUENCE.





Chart 30. IHCDIOSH Overall Logic - File Initialization, Read, Write, and Termination Sections



Appendix E: Object-Time Library Subprograms


Table 35. IHCFIOSH Routine Directory

Routine	Function
FCLOS	CHECKs double-buffered output data sets.
FCNTL	Services device manipulation requests.
FINIT	Initializes unit and data set.
FREAD	Services read requests.
FRITE	Services write requests.

Table 36. IHCDIOSH Routine Directory

Routine	Function
DASDEF	Processes DEFINE FILE statements: enters address of parameter lists into unit assignment table, checks for redefinition of direct access unit numbers, and establishes addressability for IHCDIOSH within IHCFCOMH.
DASINIT	Constructs unit blocks for nonopened direct access data sets, creates and   formats new direct access data sets, and opens data control blocks for   direct access data sets.
DASREAD	Reads physical records, passes buffer pointers and buffer size to IHCFCOMH, and updates the associated variable.
DASTERM	Checks pending I/O operations, closes direct access data sets, and frees main storage occupied by unit blocks.
DASTRA	Determines operation type and transfers control to appropriate routine.
  DASWRITE 	

Chart 31. IHCIBERH Overall Logic



		·	
	S.		
	•		

Data references in the form of subscripted variables expressions in FORTRAN are converted into object code that includes address arithmetic and indexed references to main storage addresses. Since the conversion involves all phases of the compiler, a summary of the method is given here.

Consider an array A of n dimensions whose element length is L, and whose dimensions are D1, D2, D3, ..., Dn. If such an array is assigned main storage starting at the address P11, then the element A(J1, J2, J3,..., Jn) is located at

```
P = P11 + (J1-1)*L + (J2-1)*D1*L + (J3-1)*D1*D2*L + ... + (Jn-1)*D1*D2*D3* ...*D(n-1)*L
```

This may be expressed as:

```
P = P00 + J1*L + J2*(D1*L) + J3*(D1*D2*L) + ... + Jn*(D1*D2*D3* ... *D(n-1)*L)
```

where

$$P00 = P11 - (D1*L + D1*D2*L + ... + D1*D2* ... *D(n-1)*L)$$

For fixed dimensioned arrays, the quantities D1\*L, D1\*D2\*L, D1\*D2\*D3\*L, ..., which are referred to as dimension factors, are computed at compile time. The sum of these quantities, which is referred to as the span of the array, is also computed at compile time. (Phase 15 assigns an array a relative address equal to its actual relative address minus the span of the array.)

In the object code, P is finally formed as the sum of a base register, an index register, and a displacement. The phase 15 segment CORAL associates an address constant with each fixed dimensioned array such that Pa POO < Pa + 4095</pre>, where Pa is the address inserted into the address constant at program fetch time. The effective address is then formed using a base register containing the address constant, a displacement equal to POO - Pa, and an index register, which contains the result of a computation of the form:

```
L 2,J1
SLL 2,log<sub>2</sub>L
L 1,J2
M 0,L*D1
AR 2,1
L 1,J3
M 0,D1*D2*L
```

# Absorption of Constants in Subscript Expressions

Subscript expressions may include constant parts whose contribution to the final effective address is computed at compile time. For example,

```
B(I-2,J+4,3*5-(L+7)-6)
```

would usually be treated in such a way that the effect of the 2, the 4, and the 6 would be absorbed into the displacement at compile time.

Consider an example of the form

```
A(J1+K1,J2+K2, ...,Jn+Kn),
```

where A is a fixed dimensioned array and K1, K2, ..., Kn are integer constants. Phase 15 will insert the quantity

```
K1*L + K2*(D1*L) + K3*(D1*D2*L) + ... + Kn(D1*D2* ... *D(n-1)*L)
```

into the displacement (DP) field of the corresponding subscript or load address text entry. The constants will not otherwise be included in the subscript expression. When phase 25 generates machine code, the contents of the DP field are added to the displacement. To ensure that the resultant expression lies within the range of 0 to 4095, phase 20 performs a check. If the result is not in the range, a dictionary entry is reserved for the result of the addition, and a suitable add text entry is inserted to alter the index register immediately before the reference.

# Arrays as Parameters

When an array is used as an argument, the location of its first element, P11, is passed in the parameter list. The prologue of the called subroutine contains machine code to compute the corresponding P00 location. When an array has variable dimensions, no constant absorption takes place and the dimension factors are computed for each reference to the array.

The FORTRAN IV (H) compiler is structured in a planned overlay fashion. A planned overlay structure is a single load module, created by the linkage editor in response to overlay control statements. These statements, a description of a planned overlay structure, and instruction in specifying such a program structure are presented in the publication IBM System/360 Operating System: Linkage Editor. The processing performed by the linkage editor in response to the overlay control statements is described in the publication IBM System/360 Operating System: Linkage Editor, Program Logic Manual.

The compiler's planned overlay structure consists of 20 segments, one of which is the root. The root segment contains the major portion of the FSD and includes the processing units (e.g., the compile-time input/output routines) and data areas (e.g., communication region) that are used by two or more compiler phases. The root segment remains in main storage throughout execution of the compiler.

Each of the remaining 19 segments, except for segment 2, constitutes a phase, or a logical portion of a phase. (Segment 2 is part of the FSD, and its function is to aid in the deletion of a compilation.) Phase segments are overlaid as compiler


processing requires the services of another  $\ensuremath{\operatorname{segment}}$  .

Figure 65 illustrates the compiler's planned overlay structure. In the figure, each segment is identified by number. Segments associated with vertical line originating from the same horizontal line overlay each other as needed. The figure also indicates the approximate size (in bytes) of each segment.

The longest path¹ of this structure is formed by segments 1 and 3 because, when they are in main storage, the compiler requires approximately 231,000 bytes. Thus, the minimum main storage requirement for the compiler is approximately 231,000 bytes.

The linkage editor assigns the relocatable origin of the root segment (the origin of the compiler) at 0. The relocatable origin of each segment is determined by 0 plus the length of all segments in the path. For example, the origin of segment 19 is equal to 0 plus the length of segment 1 plus the length of segment 5 plus the length of segment 18.

<sup>1</sup>A path consists of a segment and all segments between it and the root segment, and including the root segment.



\* The number in parentheses times 1,000 equals the approximate segment length

Figure 65. Compiler Overlay Structure

The segments that constitute each of the compiler phases are outlined in Table 37. The remainder of this appendix is devoted to a discussion of the segments of the compiler's planned overlay structure.

Table 37. Phases and Their Segments

Phase	Segment(s) Constituting Phase		
Phase 15 Phase 20 Phase 25	Segments 3 Segments 4, 5, 6, 7, and 8 Segments 6, 9, 10, 11, 12, 13, 14, 15, and 16 Segments 18, 19, and 20 Segment 17		
Note: Segment 6 is considered a portion of both Phases 15 and 20. It contains data areas used by both phases.			

<u>Segment 1:</u> This segment is the root of the compiler's planned overlay structure. Segment 1 is the FSD. It has a relocatable origin at zero. Segment 1 is not overlaid. The composition of segment 1 is illustrated in Table 38.

Table 38. Segment-1 Composition

Control Section	Entry Point(s)
\$SEGTAB	
BLANK	
ADCON	i
ERCOM	
IEKFCOMH	IBCOM
	IBCOM#
IEKFIOCS	FIOCS
Ī	FIOCS#
IEKAA01	İ
AFRXPI	FRXPI#
ĺ	FRXPI
SYSTAB	SYSTAB
IEKAA00	GETCOR
	ENDFILE
	SYSDIR
ĺ	PAGE
SYSTRC	SYSTRC
IHCFMAXI	0XAM
ĺ	MINO
Ì	0XAMA
ĺ	AMINO
IHCFMAXR	MAX1
1	MIN1
1	AMAX1
	AMIN1
REWIND	REWIND
PUTOUT	PUTOUT

Segment 2: This segment is a portion of the FSD. It contains only one routine, IEKAREAD. IEKAREAD is executed if it becomes necessary to delete a compilation during phase 10 processing. (IEKAREAD scans the remaining source statements until

the END statement is recognized.) The origin of segment 2 is immediately after segment 1. If it becomes necessary to delete a compilation during phase 10 processing, segment 2 overlays segment 3. Segment 2 is then overlaid by segment 3 when the next compilation is initiated. The composition of segment 2 is illustrated in Table 39.

Table 39. Segment-2 Composition

Control Section	Entry Point
IEKAREAD	IEKAREAD

<u>Segment 3:</u> This segment is phase 10. The origin of this segment is immediately after segment 1. If it becomes necessary to delete a compilation during phase 10 processing, segment 3 is overlaid by segment 2, and after segment 2 is executed, segment 3, in turn, overlay segment 2 when the next compilation is initiated. If a compilation is not deleted during phase 10, segment 3 is overlaid by segment 4. The composition of segment 3 is illustrated in Table 40.

Table 40. Segment-3 Composition

Control Section	Entry Point(s)
PH10	
XARITH	XARITH
XCLASS	XCLASS
P10A	
GETWD	
GENDO	For GENDO and the re-
XCONT	maining control sec-
ERROR	tions of this segment
XSTOP	the control section
RTPRQT	names and the entry
XPUSE	point names are the
LITCON	same.
GETCD	
XGO	
XEQUI	
DSPTCH	
XNMLST CSORN	
GRPKEQ PERLOG	
XDO	
CDOPAR	
XDATA	
XBCKRW	
XIMPD	
SYMTLU	
XEXT	
XFMT	
LABTLU	
MINSLS	
XEND	
XIF	
L	

(Continued)

Table 40. Segment-3 Composition (Cont.)

Control Section	Entry Point(s)
CLOSE	<u> </u>
COMAST	
COMPAT	
INTCON	
PUTX	
TXTBLD	
XIOOP	
XRETN	1
XSUBPG	·
XBLOK	1
XIMPC	i
XTYPE	
XDIM	i
XCOMON	
XASF	l
XASF2	1
XASGN	i
XSTRUC	1
L	

Segment 4: This segment is a portion of phase 15. It contains the subroutines that sort the dictionary, and process COMMON and EQUIVALENCE declarations. The origin of segment 4 is immediately after segment 1 (the root segment). Segment 4 overlays segment 3, and is overlaid by segment 5. The composition of segment 4 is illustrated in Table 41.

Table 41. Segment-4 Composition

Control Section	Entry Point(s)
LABSCN DCTSRT COMN EQU SBEROR STALL BSIZE TESTBN	For this segment, control section names and entry point names are the same.

Segment 5: This segment is a portion of
phase 15. It contains the subprogram table
(IFUNTB), which is used by both the PHAZ15
and CORAL segments of phase 15. The origin
of segment 5 is immediately after segment
1. Segment 5 overlays segment 4. The
composition of segment 5 is illustrated in
Table 42.

Table 42. Segment-5 Composition

Control Section	Entry Point(s)		
IFUNTB			
L			

<u>Segment 6:</u> This segment is considered a portion of both phases 15 and 20. It contains data areas that are used by both these phases. Included in this segment are

RMAJOR, CMAJOR, the full register assignment tables, and phase 15/20 work areas. The origin of segment 6 is immediately after segment 5. Segment 6 is overlaid by segment 18, if abortive errors are not encountered during the processing of phases 10 and 15. The composition of segment 6 is illustrated in Table 43.

Table 43. Segment-6 Composition

Control Section	Entry Point(s)
C1520	
RMAJOR	

Segment 7: This segment is a portion of phase 15, It contains the subroutines that implement the PHAZ15 functions of that phase, which are arithmetic translation, text blocking, and information gathering. The origin of segment 7 is immediately after segment 6. Segment 7 is overlaid by segment 8. The composition of segment 7 is illustrated in Table 44.

Table 44. Segment-7 Composition

Control Section	Entry Point(s)
SUBSCR	SUBSCR
PH15	Bobber
MATE	MATE
STTEST	STTEST
BLTNFN	BLTNFN
DUMP15	DUMP15
EXPON	EXPON
ANDOR	ANDOR
CPLTST	CPLTST
PHAZ15	PHAZ15
SUBMLT	SUBMLT
GENRTN	GENRTN
LOOKER	
ALTRAN	ALTRAN
MODTST	MODTST
XPARAM	XPARAM
DFUNCT	DFUNCT
RELOPS	RELOPS
FINISH	FINISH
PAREN	PAREN
LIBRTN	LIBRTN
TXTREG	TXTREG
GENER	GENER
RDTST	RDTST
GETEXT	GETEXT
ARIF	ARIF
NEGCHK	NEGCHK
UNARY	UNARY
GMAT	GMAT
TXTLAB	TXTLAB
VSETUP	VSETUP
WRIT15	WRIT15
MNE	

(Continued)

Table 44. Segment-7 Composition (Cont.)

Control Section	Entry Point(s)
SBGLUT	SBGLUT
FUNDRY	FUNDRY
SUBADD	SUBADD
MODIFY	MODIFY
NOT	NOT
OP1CHK	OP1CHK
POWER2	POWER2
COMMD	COMMD
NSTRNG	NSTRNG
SWITCH	SWITCH
CNSTCV	CNSTCV
Ĺ	

Segment 8: This segment is a portion of phase 15. It contains the subroutines that implement the CORAL functions of the phase. The origin of segment 8 is immediately after segment 6. Segment 8 overlays segment 7. Segment 8 is overlaid by segment 9, if syntactical errors are not encountered by phases 10 and 15. If errors are present, segment 8 is overlaid by segment 17. The composition of segment 8 is illustrated in Table 45.

Table 45. Segment-8 Composition

Control Section	Entry Point(s)
EXTRNL	EXTRNL
STMAP2	
NDATA	For NDATA and the
VARA	remaining control
CORAL	sections of this
TESTWD	segment, the control
EQVAR	section names and
CONST	entry point names
CMSIZE	are the same.
COMVAR	Į.
ADSCAN	i
DATACH	i
ERDATA	i
SIZE	
PRTEXT	
SPAN	
CORLDT	!
PHSTAL	
PHSTAL L	

Segment 9: This segment is a portion of phase 20. It contains the controlling subroutine of that phase, the loop selection routines, and a number of frequently used utility subroutines. The origin of segment 9 is immediately after segment 6. Segment 9 overlays segment 8, if source module errors are not encountered by phases 10 and 15. If errors are encountered, segment 9 overlays segment 17 after its processing is completed, only if the errors encountered are not serious enough to cause the deletion of the compilation. The composition of segment 9 is illustrated in Table 46.

Table 46. Segment-9 Composition

Control Section	Entry Point(s)
CNT OPT GETDIK GETDIC LPSEL NPRFUN INVERT GETSPC FILTEX TARGET	GETDIK GETDIC LPSEL NPRFUN INVERT GETSPC FILTEX TARGET
BASVAR BSYONX	BASVAR BSYONX

Segment 10: This segment is a portion of phase 20. It contains the subroutines that perform common expression elimination and strength reduction as well as the major portion of the utility subroutines used during text optimization. Segment 10 is executed only if the complete-optimized path through phase 20 is specified. The origin of segment 10 is immediately after segment 9. During the course of complete optimization, segment 10 overlays segment 14. Segment 10 is overlaid by segment 15 after all module loops have been text-optimized. The composition of segment 10 is illustrated in Table 47.

<u>Segment 11:</u> This segment is a portion of phase 20. It contains the routines that perform forward and backward movement. The origin of segment 11 is immediately after segment 10. The composition of segment 11 is illustrated in Table 48.

Segment 12: This segment is not executed
in this version of the compiler.

Segment 13: This segment is a portion of phase 20. It consists of the subroutines that perform basic register assignment. Segment 13 is only executed in the non-optimized path through phase 20. The origin of segment 13 is immediately after segment 9. Segment 13 does not overlay any other segment in phase 20, nor is it overlaid by another segment in phase 20. The composition of segment 13 is illustrated in Table 49.

<u>Segment 14:</u> This segment is a portion of phase 20. It consists of the subroutines that determine (1) the back dominator, back target, and loop number of each source module block, and (2) the busy-on-exit data. Segment 14 is only executed if the complete-optimized path through phase 20 is followed. This segment is only executed once and is overlaid by segment 10. The origin of segment 14 is immediately after segment 9. The composition of segment 14 is illustrated in Table 50.

Table 47. Segment-10 Composition

Control Section	Entry Point(s)
NORMIZ	NORMI Z
MOV	
REDUCE	REDUCE
MOZ	
PARFIX	For PARFIX and the
SUBACT	remaining control
CLASIF	sections, the con-
SUBTRY	trol section names
SUBSUM	and entry point
PERTRY	names are the same.
MODFIX	
LORAN	
PERFOR	
MOVTEX	
OBTAIN	
XSCAN	
XPLACE	
YSCAN	!
ZSCAN	
MBRAN	
CIRCLE	
DELTEX	1
XCHANG	
XPELIM	
KORAN	
FOLLOW	
XPELOC	
TYPLOC	
WRITEX	
INDTRY	
! INERT	
L	

Table 48. Segment-11 Composition

Control Section	Entry Point(s)
YCHANG	YCHANG
BACMOV ZCHANG	BACMOV ZCHANG
YPLACE ZPLACE	YPLACE ZPLACE
FORMOV	FORMOV

Table 49. Segment-13 Composition

Control Section	Entry Point(s)
TALL SPLRA	TALL SPLRA
SSTAT	SSTAT

Table 50. Segment-14 Composition

Control Section	Entry Point(s)
BAKT BLK	BAKT
SRPRIZ	SRPRIZ
TOPO BIZX	TOPO   BIZX
L	

Segment 15: This segment is a portion of phase 20. It contains full register assignment subroutines and the utility subroutines used by them. Segment 15 is executed in both the intermediate-optimized and complete-optimized paths through phase 20. In the intermediate-optimized path, segment 15 is overlaid by segment 16. During complete-optimization, segment 15 overlays segment 12 after all loops have been text-optimized and is overlaid by segment 16 after all loops have undergone full register assignment. The origin of segment 15 is immediately after segment 9. The composition of segment 15 is illustrated in Table 51.

Table 51. Segment-15 Composition

r	,
Control Section	Entry Point(s)
REGAS	REGAS
i REG	
PROP1	PROP1
BKP	
LOC	
FWDPAS	FWDPAS
FWP	
BKPAS	BKPAS
GTBASE	GTBASE
ALLCOR	ALLCOR
STX	
GLOBAS	GLOBAS
FCLT50	FCLT50
STXTR	STXTR
GLS	
MRCLEN	For MRCLEN and the
CXIMAG	remaining control
FWDPS1	sections, the con-
HILOWS	trol section names
SETUP	and entry point
GLOBS1	names are the same.
ACCEPT	i
DISCHK	
SEARCH	!
FREE	
SHARE	<u> </u>
TRNSFM	
SETREG	İ
RELCOR	
PRELUD	
BKDMP	,
·	

Segment 16: This segment is a portion of phase 20. It consists of the subroutines that 1) calculate the size of each text block and 2) determine which text blocks can be branched to via RX-format branch instructions. Segment 17 is executed in both the intermediate-optimized and complete-optimized paths. Segment 16 overlays segment 15 after full register assignment is completed. Segment 16 is not overlaid within phase 20. The origin of segment 16 is immediately after segment 9. The composition of segment 16 is illustrated in Table 52.

Table 52. Segment-16 Composition

Control Section	Entry Point(s)
SEG4 BLS LYT BLSDTA BSTRIP	SEG4 BLS LYT

Segment 17: This segment is phase 30. The origin of segment 17 is immediately after segment 6. Segment 17 overlays segment 8, if syntactical errors are encountered during the processing of phases 10 and 15. If the errors detected by these phases are not serious enough to cause deletion of the compilation, segment 17, after its processing is completed, is overlaid by segment 9. The composition of segment 17 is illustrated in Table 53.

Table 53. Segment-17 Composition

Control Section	Entry Points(s)
IEKP30	IEKP30
MSGWRT	MSGWRT

Segment 18: This segment is a portion of phase 25. It contains a number of subroutines that are employed by both the initial text information construction and the text conversion portions of phase 25 (see Charts 21 and 22). The origin of segment 18 is immediately after segment 5. Segment 18 overlays segment 6. The composition of segment 18 is illustrated in Table 54.

Table 54. Segment-18 Composition

Control Section	Entry Points(s)
FAZ 25 BXHCOM PROLOG CLIST LISTER END LABEL IEKTLOAD INITIA PACKER	PROLOG DCLIST LISTER END LABEL ESD TXT RLD IEND INITIA PACKER
EPILOG SENTAB	EPILOG

<u>Segment 19:</u> This segment is a portion of phase 25. It contains most of the subroutines that perform initial text information construction (see Chart 21.) The origin of segment 19 is immediately after segment 18. Segment 19 is overlaid by segment 20. The composition of segment 19 is illustrated in Table 55.

Table 55. Segment-19 Composition

Control Section	Entry Point(s)
NADOUT SUBR ATTACH FORMAT INITIL LYT1 DATOUT NLIST	For this segment, the control section names and entry point names are the same.

Segment 20: This segment is a portion of phase 25. It contains the subroutines that perform text conversion (see Chart 22). The origin of segment 20 is immediately after segment 18. Segment 20 overlays segment 19. The composition of segment 20 is illustrated in Table 56.

Table 56. Segment-20 Composition

Control Section	Entry Points(s)
MANGN2	MANGN2
DBLGEN	DBLGEN
IOSUB	IOSUB
LBITTF	LBITTF
BRCOMB	BRCOMB
FLTGEN	FLTGEN
DIMGEN	DIMGEN
TSTSET	TSTSET
NTFXGN	NTFXGN
RETURN	RETURN
DIVGEN	DIVGEN
MAINGN	MAINGN
CGEN	İ
STRGEN	For STRGEN and the
SHFT2	remainder of this
IOSUB2	segment, the control
CALLER	section names and
IEKWAG	entry point names
TENTXT	are the same.

(Continued)

Table 56. Segment-20 Composition (Cont.)

Control Section	Entry Points(s)
LDADDR	
BRCOMP	
STOPPR	i
$\mathtt{BRLGL}$	
BRANCH	
BTBF	
LGLNOT	
LDBGEN	•
ENTRY	
SIGNGN	
ABSGEN	i
GOTOKK	
LSTGEN	
SUBGEN	
MXMNGN	
LOGCL	
FNCALL	
CMPLGN	
ADMDGN	
NDORGN	
MOD 24	
BITNFP	
SHFTRL	
PLSGEN	į
MINUS	
INTMPY	
UNRGEN	
MODGEN	

The messages produced by the compiler are explained in the publication IBM System/360 Operating System: FORTRAN IV Programmer's Guide. Each message is identified by an associated number. The following table associates a message number with the phase and subroutine in which the corresponding message is generated.

As part of its processing of errors, whenever the compiler encounters an error that is serious enough to cause deletion of a compilation, it prints out a value, m, for the PHASE SWITCH (refer to Appendix C

of the above referenced publication). This value is in hexadecimal and indicates which phase of the compiler was in control when the error occurred. The value for  $\underline{m}$  may be any one of the following:

m	Phase		
$\frac{\mathbf{m}}{1}$	Phase :	10	
2	Phase :	15	(STALL)
4	Phase	15	(PHAZ15)
8	Phase :	15	(CORAL)
10	Phase	20	
20	Phase	25	
40	Phase	30	

   Message   number		Phase in which message number is generated
IEK002I	XCLASS	
IEK0031	PERLOG	
IEK004I	PERLOG	
IEK0051	RTPRQT	
IEK006I	LABTLU	
IEK007I	MINSLS	
IEK008I	LITCON	
IEK009I	LITCON	
IEK010I	LITCON	PHASE 10
IEK011I	CSORN	FIRSE IV
IEK012I	CSORN	
IEK013I	PUTX	
IEK014I	INTCON	
IEK016I	XGO	
IEK017I	XGO	
IEK018I	XGO	
IEK019I	XGO	
IEK020I	XGO	
IEK021I	XGO	
IEK022I	XGO	

IEK027I	XASGN	
IEK028I	XASGN	
IEK029I	RTPRQT	
IEK030I	XDO	
IEK031I	CDOPAR	
IEK032I	XARITH	
IEK033I	XARITH	
IEK0341	DSPTCH	
IEK036I	DSPTCH	
IEK037I	XASF	
IEK040I	PERLOG	PHASE 10
IEK041I	PERLOG	THASE TO
IEK043I	COMAST	
IEK044I	COMAST	
IEK045I	COMAST	
IEK046I	XDIM	
IEK04 <b>7</b> I	COMAST	
IEKO48I	XARITH	
IEKO49I	LITCON	
IEK050I	RPTRQT	·
IEK051I	RPTRQT	
IEK052I	DSPTCH	

IEK053I	GRPKEQ	
IEKO54I	GRPKEQ	
IEK055I	GRPKEQ	
IEK0571	XSUBPG	
IEK0581	XSUBPG	
IEK059I	XSUBPG	
IEK063I	XDATA	
IEKO64I	XNMLST	
IEK065I	XNMLST	
IEK0661	XNMLST	
IEK0671	XNMLST	
IEK068I	XEQUI	
IEK0691	XCOMON	
IEK070I	XEQUI	
IEK0711	XEQUI	
IEK072I	XEQUI	PHASE 10
IEK073I	XEQUI	FIRSE IV
IEK0741	XDIM	
IEK0751	XCOMON	
IEK0761	XARITH	
IEK0771	XIMPC	
IEK0781	XIMPC	
IEK0791	XIMPC	
IEK080I	XIMPC	
IEK081I	XIMPC	
IEK082I	XIMPC	
IEK083I	XIMPC	
IEK084I	XIMPC	
IEK0851	XIMPC	
IEK0861	XCOMON	
IEK0871	XCOMON	
IEK0901	XEXT	
IEKO91I	XEXT	

IEK093I IEK094I IEK095I IEK096I IEK101I IEK102I IEK103I IEK104I IEK105I	XTYPE  XTYPE  XTYPE  XTYPE  XTYPE  XDO  XBCKRW  XBCKRW  XBCKRW  XCONT	
IEK0951 IEK0961 IEK1011 IEK1021 IEK1031 IEK1041 IEK1051	XTYPE  XTYPE  XDO  XBCKRW  XBCKRW  XBCKRW	
IEK1011 IEK1021 IEK1031 IEK1041 IEK1051	XTYPE XDO XBCKRW XBCKRW XBCKRW	
IEK101I IEK102I IEK103I IEK104I IEK105I	XDO XBCKRW XBCKRW XBCKRW	
IEK102I IEK103I IEK104I IEK105I	XBCKRW XBCKRW XBCKRW	
IEK1031 IEK1041 IEK1051	XBCKRW XBCKRW	
IEK104I     IEK105I	XBCKRW	
IEK105I		
	XCONT	
IEK106I		
L	XCONT	
IEK107I	XSTOP	
IEK109I	XPUSE	
IEK110I	XPUSE	
IEK111I	XPUSE	
IEK112I	XDATA, SYMTLU, XPUSE, LABTLU	
IEK113I	XRETN	PHASE 10
IEK115I	XRETN	
IEK116I	CDOPAR	
IEK117I	XBLOK	i
IEK120I	XBLOK	
IEK121I	XDATA	
IEK122I	XDATA	
IEK123I	XDATA	
IEK124I	XDATA	
IEK125I	XDATA	
IEK126I	XDATA	
IEK12 <b>7</b> I	XDATA	;
IEK128I	XDATA	
IEK129I	XDATA	1
IEK130I	XDATA	
IEK132I	XDATA	, 
IEK133I	XDO	
IEK134I	XDO	

c		r
IEK135I	CDOPAR	
IEK136I	XDO	İ
IEK137I	XDO	
IEK138I	XDO	
IEK139I	XIF, XIMPC, XTYPE, XDIM, XCOMON, XEQUI	
IEK140I	XIF	
IEK141I	XFMT	
IEK142I	XASF	
IEK143I	XASF	
IEK144I	XASF	
IEK145I	XASF	
IEK146I	XASF	
IEK147I	XASF	
IEK149I	XDIM	
IEK150I	XDIM	
IEK151I	XDIM	
IEK152I	XSUBPG	PHASE IV
IEK156I	XIOOP	
IEK15 <b>7</b> I	XARITH	
IEK158I	XIMPD	
IEK159I	XFMT	
IEK160I	XIOOP	
IEK161I	XIOOP	
IEK162I	XIOOP	
IEK163I	XIMPD	
IEK164I	XIOOP	
IEK165I	XIOOP	
IEK166I	XIOOP	
IEK167I	XCLASS	
IEK168I	XSUBPG	
IEK176I	XIMPD	
IEK192I	XGO, XFMT	

IEK1931         XCLASS           IEK1941         XTYPE           IEK1951         XDATA           IEK1971         XSTOP           IEK1991         XSUBPG           IEK2001         XDIM           PHASE 10         PHASE 10           IEK2011         RTPRQT           IEK2221         LITCON           IEK2241         XCLASS           IEK2251         DSPTCH           IEK2261         COMPAT           IEK3021         EQU           IEK3021         EQU           IEK3041         EQU           IEK3051         COMN           IEK3061         EQU           IEK3071         TESTWD           IEK3101         EQU           IEK3121         EQU           IEK3121         EQU           IEK3141         TESTBN           IEK3181         NDATA           IEK3221         TESTBN           IEK3231         COMN           IEK3231         COMN           IEK3521         NDATA           IEK3521         NDATA           IEK3531         EXTRNL           IEK3561         COMN			
IEK1951         XDATA           IEK1971         XSTOP           IEK1991         XSUBPG           IEK2001         XDIM           PHASE 10         PHASE 10           IEK2011         RTPRQT           IEK2221         LITCON           IEK2221         LITCON           IEK2221         XCLASS           IEK2251         DSPTCH           IEK2261         COMPAT           IEK3021         EQU           IEK3021         EQU           IEK3051         COMN           IEK3061         EQU           IEK3061         EQU           IEK3081         EQU           IEK3101         EQU           IEK3121         EQU           IEK3141         TESTBN           IEK3151         EQU           IEK3181         NDATA           IEK3221         TESTBN           IEK3231         COMN           IEK3341         COMN           IEK3501         NDATA           IEK3521         NDATA           IEK3531         EXTRNL	IEK193I	XCLASS	
IEK197I         XSTOP           IEK199I         XSUBPG           IEK200I         XDIM           PHASE 10           IEK201I         RTPRQT           IEK222I         LITCON           IEK224I         XCLASS           IEK225I         DSPTCH           IEK226I         COMPAT           IEK302I         EQU           IEK302I         EQU           IEK304I         EQU           IEK306I         EQU           IEK306I         EQU           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK314I         TESTBN           IEK315I         EQU           IEK318I         NDATA           IEK322I         TESTBN           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK194I	XTYPE	
IEK1991         XSUBPG           IEK2001         XDIM           PHASE 10           IEK2011         RTPRQT           IEK2011         RTPRQT           IEK2221         LITCON           IEK2221         XCLASS           IEK2251         DSPTCH           IEK2261         COMPAT           IEK3021         EQU           IEK3021         EQU           IEK3051         COMN           IEK3061         EQU           IEK3071         TESTWD           IEK3081         EQU           IEK3101         EQU           IEK3121         EQU           IEK3121         EQU           IEK3141         TESTBN           IEK3181         NDATA           IEK3221         TESTBN           IEK3221         TESTBN           IEK3221         LABSCN           IEK3341         COMN           IEK3501         NDATA           IEK3521         NDATA           IEK3531         EXTRNL	IEK195I	XDATA	
IEK2001	IEK19 <b>7</b> I	XSTOP	
TEK2011	IEK199I	XSUBPG	
IEK2011	IEK200I	XDIM	DHACE 10
IEK224I         XCLASS           IEK225I         DSPTCH           IEK226I         COMPAT           IEK229I         XASF2           IEK302I         EQU           IEK304I         EQU           IEK305I         COMN           IEK306I         EQU           IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK314I         TESTBN           IEK315I         EQU           IEK318I         NDATA           IEK322I         TESTBN           IEK322I         TESTBN           IEK323I         COMN           IEK332I         LABSCN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK201I	RTPRQT	PHASE IU
IEK2251	IEK222I	LITCON	
IEK226I         COMPAT           IEK229I         XASF2           IEK302I         EQU           IEK304I         EQU           IEK305I         COMN           IEK306I         EQU           IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK314I         TESTBN           IEK315I         EQU           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK224I	XCLASS	
IEK229I         XASF2           IEK302I         EQU           IEK304I         EQU           IEK305I         COMN           IEK306I         EQU           IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK312I         EQU           IEK315I         EQU           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK225I	DSPTCH	
IEK302I         EQU           IEK304I         EQU           IEK305I         COMN           IEK306I         EQU           IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK312I         EQU           IEK315I         EQU           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK226I	COMPAT	
IEK304I         EQU           IEK305I         COMN           IEK306I         EQU           IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK312I         EQU           IEK314I         TESTBN           IEK315I         EQU           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK229I	XASF2	
IEK3051         COMN           IEK3061         EQU           IEK3071         TESTWD           IEK3081         EQU           IEK3081         EQU           IEK3101         EQU           IEK3121         EQU           IEK3141         TESTBN           IEK3151         EQU           IEK3181         NDATA           IEK3191         NDATA           IEK3221         TESTBN           IEK3231         COMN           IEK3321         LABSCN           IEK3341         COMN           IEK3501         NDATA           IEK3521         NDATA           IEK3531         EXTRNL	IEK302I	EQU	
IEK306I         EQU           IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK314I         TESTBN           IEK315I         EQU           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK304I	EQU	
IEK307I         TESTWD           IEK308I         EQU           IEK310I         EQU           IEK312I         EQU           IEK314I         TESTBN           IEK315I         EQU         (STALL and CORAL)           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK3051	COMN	
IEK3081         EQU           IEK3101         EQU           IEK3121         EQU           IEK3141         TESTBN           IEK3151         EQU           IEK3151         EQU           IEK3181         NDATA           IEK3191         NDATA           IEK3221         TESTBN           IEK3231         COMN           IEK3321         LABSCN           IEK3341         COMN           IEK3501         NDATA           IEK3521         NDATA           IEK3531         EXTRNL	IEK306I	EQU	
IEK3101       EQU         IEK312I       EQU         IEK314I       TESTBN         PHASE 15       (STALL and CORAL)         IEK318I       NDATA         IEK319I       NDATA         IEK322I       TESTBN         IEK323I       COMN         IEK334I       COMN         IEK350I       NDATA         IEK352I       NDATA         IEK353I       EXTRNL	IEK3071	TESTWD	
IEK312I         EQU           IEK314I         TESTBN           PHASE 15         (STALL and CORAL)           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK332I         LABSCN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK308I	EQU	
IEK314I         TESTBN           PHASE 15         (STALL and CORAL)           IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK332I         LABSCN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK310I	EQU	
PHASE 15	IEK312I	EQU	f
IEK3151         EQU         (STALL and CORAL)           IEK3181         NDATA           IEK3191         NDATA           IEK3221         TESTBN           IEK3231         COMN           IEK3321         LABSCN           IEK3341         COMN           IEK3501         NDATA           IEK3521         NDATA           IEK3531         EXTRNL	IEK314I	TESTBN	Duage 15
IEK318I         NDATA           IEK319I         NDATA           IEK322I         TESTBN           IEK323I         COMN           IEK332I         LABSCN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK315I	EQU	(STALL and
IEK322I         TESTBN           IEK323I         COMN           IEK332I         LABSCN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK318I	NDATA	CORAL)
IEK323I         COMN           IEK332I         LABSCN           IEK334I         COMN           IEK350I         NDATA           IEK352I         NDATA           IEK353I         EXTRNL	IEK319I	NDATA	
IEK3321       LABSCN         IEK3341       COMN         IEK3501       NDATA         IEK3521       NDATA         IEK3531       EXTRNL	IEK322I	TESTBN	
IEK3341 COMN  IEK3501 NDATA  IEK3521 NDATA  IEK3531 EXTRNL	IEK323I	COMN	
IEK350I NDATA  IEK352I NDATA  IEK353I EXTRNL	IEK332I	LABSCN	
IEK352I NDATA IEK353I EXTRNL	IEK334I	COMN	
IEK3531 EXTRNL .	IEK350I	NDATA	
	IEK352I	NDATA	
IEK356I COMN	IEK353I	EXTRNL	
	IEK356I	COMN	

į	IEK500I	FORMAT	
	IEK501I	EXPON	·
	IEK502I	EXPON	
	IEK503I	BLTNFN	
	IEK505I	PHAZ13	1    -
	IEK506I	ALTRAN	
	IEK507I	BLTNFN	
į	IEK508I	BLTNFN	
	IEK509I	PHAZ15	
	IEK510I	ANDOR	
į	IEK511I	NOT	
	IEK512I	FINISH	
	IEK515I	RELOPS	
	IEK520I	ALTRAN	
ļ	IEK521I	ALTRAN	PHASE 15 (PHAZ15)
1	IEK522I	ALTRAN	(FIIAZIS)
	IEK523I	ALTRAN	
	IEK524I	ALTRAN	
į	IEK525I	ALTRAN	
į	IEK526I	RELOPS	
- [	IEK52 <b>7</b> I	ANDOR	
1	IEK528I	BLTNFN	
	IEK529I	XPARAM	
į	IEK530I	SUBADD	
	IEK531I	ALTRAN	
	IEK541I	DFUNCT	
- 1	IEK542I	ALTRAN	
į	IEK550I	ALTRAN, XPARM	L

IEK555I	GENER, GMAT	
IEK560I	GETEXT	
IEK573I	GENER, TXTLAB, TXTREG	
IEK580I	ALTRAN	PHASE 15 (PHAZ15)
IEK581I	SUBMLT	(PHAZIS)
IEK583I	TXTREG	
IEK584I	MATE	
IEK585I	FINISH	
IEK600I	ТОРО	
IEK610I	TOPO	
IEK631I	GETDIK	ı
IEK640I	GETSPC	PHASE 20
IEK650I	TOPO	FIIASE 20
IEK660I	TOPO	
IEK6701	BAKT	
IEK671I	BIZX	
IEK680I	RELCOR	
IEK710I	FORMAT	
IEK <b>7</b> 20I	FORMAT	
IEK <b>7</b> 30I	FORMAT	
IEK740I	FORMAT	PHASE 25
IEK750I	FORMAT	I IIIIOE 25
IEK760I	FORMAT	
IEK770I	FORMAT	
IEK780I	NADOUT	
IEK9991	IEKP30	PHASE 30
IEK001I	IEKP30	11111011 30

Included in the FORTRAN IV (H) compiler are two optional facilities which provide output that can be used to analyze compiler operation and to diagnose compiler malfunction. These two facilities are TRACE and DUMP.

# TRACE

The TRACE facility can be used to trace the creation of and the modifications made to the information table and intermediate text, and to provide various other types of diagnostic information. This facility is activated by the inclusion of the TRACE keyword parameter in the PARM field of the EXEC statement used to invoke the compiler. The format of this parameter is

## TRACE=value

#### where:

value may be either: (1) any <u>one</u> of the basic keyword values appearing in Table 57, or (2) any value that is formed by adding two or more of these basic keyword values.

The type of diagnostic information to be provided by the compiler for a given compilation or batch of compilations is determined according to the value specified for the TRACE keyword. Table 57 defines the type of diagnostic information produced for each of the basic keyword values for the TRACE keyword. If one of these values is specified, the corresponding information is provided by the compiler. For example, if the basic keyword value of 4 is specified, the compiler generates PHAZ15 diagnostic information.

If the value given to the TRACE keyword is the sum of two or more basic keyword values, then the compiler will produce the type of information that corresponds to each basic keyword value that was added to form that value. For example, if the value 12 (the sum of basic keyword values 4 and 8) is specified, the compiler will generate both PHAZ15 diagnostic information and CORAL diagnostic information.

Table 57. Basic TRACE Keyword Values and Output Produced

	Output Produced
Basic  Keyword  Values	Output Produced
1	Phase 10 diagnostic information
2	Printout of the information table as it appears after the execution of STALL in Phase 15
4	PHAZ15 diagnostic information
8	CORAL diagnostic information
16	Phase 20 diagnostic information
32	Phase 25 diagnostic information
64                           	Printout of:  1. Intermediate text and information table as they appear after the execution of Phase 10.  2. Information table as it appears after the execution of STALL in Phase 15.  3. Intermediate text and information table as they appear after the execution of PHAZ15 in Phase 15.  4. Information table as it appears after the execution of CORAL in Phase 15.  5. Intermediate text as it appears after the execution of Phase 20.
128	Block size information for each text block (Phase 20)
256	Diagnostic information from the  register assignment routines  (Phase 20)
512	Diagnostic information from the text optimization routines (Phase 20)
1024	Busy-on-exit information for each text block (Phase 20)
2048	Additional diagnostic information  from the register assignment rou-  tines (Phase 20)
4096	Printout of intermediate text and information table before and after the execution of Phase 20

## DUMP

The dump facility, if activated, will cause abnormal termination of compiler processing if a program interrupt occurs during compilation. It will also cause the main storage areas occupied by the compiler, as well as any associated data and system control blocks to be recorded on an external storage device. The dump facility is activated by including in the compile step of the job: (1) the word DUMP as a

parameter in the PARM field of the EXEC statement, and (2) a SYSABEND data definition (DD) statement.

Note: If the DUMP parameter is specified but the SYSABEND DD statement is omitted, abnormal termination, accompanied by an indicative dump, will occur if a program interrupt is encountered. If a program interrupt occurs and the DUMP parameter is not specified, the current compilation will be deleted and the next will be attempted.

Absolute constant definition of 56 Adcon table generation of ESD, TXT, and RLD records for 65 in relative address assignment 35 reserving entries within 62 Adcon variable 38 Address assignment (see relative address assignment) Address constant in relative address assignment 35 Adjective code in intermediate text 144-145 Allocation	format of 165-171 use of 67-68 Bit tables, text optimization 137-138 Branch table chaining in 120,124 contents of 133 entry formats 133-135 modifications to 134-135 Branching optimization 46-47,61 BSAM (see basic sequential access method) BSP macro-instruction object-time use of 195 Buffers object-time use of 191-194,196-199
of storage for compiler 15-17 Arithmetic expressions	Busy-on-exit information 51-53
reordering of 26-27	
special processing of 27-29 Arithmetic subroutines 21-22 Arithmetic translation 25-29 Arithmetic type interruptions	CALL statements    generation of calling sequences for 67 Chains    construction of 120-121
object-time processing of 188	definition of 120
Array I/O list items object-time processing of 181-184 Arrays	in information table 120 in intermediate text 143 CHECH macro-instruction
address computation for elements of 213	object-time use of 193,195,199
as parameters 213	Classification
relative address assignment for 36-38	process of 117
statement number/array table entry for	Classification tables
130-131 Assignment	format of 117-120 use of 117
of registers 40-46,60-61	CLOSE macro-instruction
of relative addresses 35-38	object-time use of 194
	CMAJOR
Back dominator	construction of 33-34
definition of 48	Code generation 67-69
determination of 49-50 BACKSPACE statement	Common blocks common table entries for 131
object-time implementation of	Common expression elimination
187-188,194	example of 173
Back target	processing performed during 55-56
definition of 48	Common table
determination of 50-51. Backward connection information	chaining in 120,122-123 contents of 131
gathering of 33-34	entry formats 131-132
Backward movement	modifications to 131-132
example of 175	Communication table
processing performed during 57-59	format of 118
Base value, for equivalence group	use of 117
definition of 37 Base variable 38	Commutative operations processing of 28
Basic direct access method	Compilation
object-time use of 179-180	deletion of 18
Basic register assignment 40-43	Compiler
Basic sequential access method	initialization of 14
compile-time use of 17	input/output data flow of 11-12
object-time use of 179-180 BDAM	organization of 11-13 purpose of 11
(see basic direct access method)	relation to operating system 11
Bit strip arrays	structure 12,214-220
composition of 67	termination of processing 18

Literal data	Object module 61
literal table entry for 133	Object program
Literal table	(see object module)
chaining in 120,123	Object-time I/O errors
contents of 133	processing of 194,199,207
entry formats 133	Object-time library subprograms
modifications to 133	(see library subprograms)
LMVF	Object-time namelist dictionaries
(see loop composite matrixes)	(see namelist dictionaries)
LMVS (goo loop gampagita matrigas)	Offset 23,24
(see loop composite matrices)	Opening of data control blocks at object-time
(see loop composite matrixes	192-193, 197-198
Local assignment	OPEN macro-instruction
in full register assignment 43-45	object-time use of 181,193
Location counter	Operands
use in building object module 61	source statement scan of 20-22
use in assigning relative addresses 35	Operators
Logical expressions	source statement scan of 20-22
processing of 29	Overlay structure
Loop composite matrixes 54-55	of compiler 214-220
Loop numbers	
assigning of 51	
Loops	Parameter processing 14
identification of 51	PAUSE statement
ordering of 51	object-time implementation of 188
selection of 53-54	Preparatory subroutine 19-20
Main program entry coding 64	Primary path definition of 50
Mask, program entry couring 64	Prologue 65-66
object-time setting of 188	Pushdown table 26-27
MBM bit table 137-138	
MBR bit table 137-138	READ macro-instruction
Message pointer table	object-time use of 181-185,192-193,198
use of 70	READ statement, direct access
format of 141	object-time implementation of
MFM bit table 137-138	179-186, 197-199, 209
Mode/type field	READ statement, sequential access
in dictionary 125	object-time implementation of
in intermediate text 144,154,155	179-187,192-193,206
Movement	Reduction, strength
forward movement)	(see strength reduction)
(see forward movement) backward	Register array 67-68 Register assignment 40-46,60-61
(see backward movement)	Register assignment tables 139-140
MSM bit table 137-138	Relative address assignment
MVD table 30,51-53	for arrays 36
MVF field 29-30	for common variables and arrays 37
MVS field 29-30	for constants 36
MVU bit table 137-138	for equivalence variables and arrays not
MVV bit table 137-138	in common 36-37
MVW bit table 137-138	for Hollerith character strings 36
MVX field 29-31,51-53	for variables 36
MXM bit table 137-138	for variables and arrays equivalenced
	into common 37-38
	Relocation dictionary 70
Namelist dictionaries	Reordering of intermediate text
construction of 63-64	for arithmetic expressions 26-27
format of entries in 140-141	Reserved register addresses 47
object-time use of 187	Reserved registers 47
Namelist text conversion of 63-64	RETURN statement
example of 148	processing of 69 REWIND statement
Negative address constant 37	object-time implementation of 187,194
Non-optimized path	RLD
processing performed within 38-39	(see relocation dictionary)
Normal text	RLD record
example of 146	contents of 70

RMAJOR	RETURN 69,77
construction of 31-32	statement function 21-22,29,77,149
Constitution of Si 32	
	Statement processing, object-time
Scan	BACKSPACE 187-188,194 DEFINE FILE 197,208
of source statements 20-22	END FILE 187,194
Sequential access I/O data	FIND 180-181,198-199
management interface	FORMAT 181-183
(see IHCFIOSH library subprogram)	PAUSE 188
SF (and that amount from this m)	READ, direct access 179-186,197-199,209
(see statement function)	READ, sequential access not using
SF skeleton text	NAMELIST 179-186,192-193,206
construction of 21-22	READ, sequential access using NAMELIST
example of 149	187,192-193
Simple store	REWIND 187,194
definition of 58	STOP 188
Simple store elimination	WRITE, direct access
example of 176	179-186,197-199,209
processing performed during 58	WRITE, sequential access not using
Skeleton arrays	NAMELIST 179-186,192-193,206
composition of 67	WRITE, sequential access using NAMELIST
format of 165-171	187,192-193
use of 67-69	Status
Source module listing 19	in code generation 67-68
Source statement scan 20-22	in intermediate text 155-156
Span	in register assignment 40
definition of 213	STOP statement
SPIE macro-instruction	object-time implementation of 188
object-time use of 188	Storage allocation
Standard text	for compiler 15-17
examples of 156-164	Storage map
format of 154-155	production of 38
Statement functions	Stored constant
processing of 21-22,29	definition of 56
text for 149	Strength reduction
Statement number chain	example of 177-178
reordering of 32	processing performed during 59-60
Statement number/array table	Structural determination 48-51
chaining in 120,122	Structure
contents of 128	(see overlay structure)
entry formats 128-131	Structured source listing 19-20,53
modifications to 129-130	Subprogram main entry coding 64
Statement numbers	Subprogram references
assigning address constants to 66	processing of 28-29
reserving adcon table space for 62	Subprogram secondary entry coding 64-65
statement number/array table entries	Subprogram table
for 128-130	use of 28-29,135
text for 151-154	format of 136
Statement number text	Subscript expressions
format of 151-154	computation of 213
construction of 25	Subscripts
Statement processing, compile-time	processing of 28
arithmetic 21,25-29,77	Substitute ddnames 14
CALL 21,22,67,77	Subscience administration 14
COMMON 20,23,37-38,77	Table building
DATA 34-35,38,65,77,147,150	for full register assignment 44-45
DIMENSION 20,77	Tables
DO 77,177	adcon 35,62,65,70
END 69.77	branch 133-135
ENTRY 66-67,77	classification 117,119-120
EQUIVALENCE 20,24,36-38,77	common 131-132
	communication 117-118
EXTERNAL 20,77 FORMAT 63,77,149	diagnostic message 141
GO TO 62,65,69,77	dictionary 124-128
IMPLICIT 20	error 141
keyword 20-21,77	information 120-135
NAMELIST 63-64,77,148 READ/WRITE 20.21.67.77	keyword 117,119-120 keyword pointer 117,119

literal 133 message pointer 141 register assignment 139-140 statement number/array 128-131 subprogram 28-29,135-136 text optimization bit 137-138 unit assignment 190-191,196 Termination of compiler processing 18 of load module execution 188 Text. (see intermediate text) Text block definition of 25 Text blocking 25 Text conversion 66-69 Text information composition of 61 construction of 61-62 Text optimization bit tables 137-138 examples of 173-178 processing performed during 55-60 Text updating in full register assignment Translation, arithmetic 25-29 Trace facility 225 (see text information) TXT records

contents of 61

Unary minuses
processing of 28
Unit assignment table
in IHCDIOSH 196
in IHCFIOSH 190-191
Unit blocks
in IHCDIOSH 194-196
in IHCFIOSH 189-190
Utility subroutines
of phase 10 22

Variables
dictionary entries for 124-126
point of definition for 43
relative address assignment for 36-38
reserving space in object module for 63
WRITE macro-instruction
object-time use of 183,184,193,199
WRITE statement, direct access

object-time implementation of 179-186,197-199,209
WRITE statement, sequential access object-time implementation of 179-187,192-193,206
Write-to-operator routines in IHCFCOMH 188
WTO macro-instruction object-time use of 188
WTOR macro-instruction object-time use of 188

MEI

International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [USA Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International]

# READER'S COMMENTS

1	Title: IBM System/360 Operating System FORTRAN IV (H) Program Logic Manual	m		Form: Y28-6642-0	)
         	Is the material:     Easy to Read?     Well organized?     Complete?     Well illustrated?     Accurate?     Suitable for its intended audience?  How did you use this publication?	Yes	No		
!	As an introduction to the subject Other		For	additional knowledge	fo
,       	Please check the items that describe your post Customer personnel Operator IBM personnel Program Manager Custome Systems Analyst Instructions	or nmer er Engi		Sales Representa Systems Engineer Trainee Other	
ALONG LINE	Please check specific criticism(s), give pageClarification on page(s)Addition on page(s)Deletion on page(s)Error on page(s)  Explanation:	e numbe	er(s),and exp	olain below:	
CUT					

fold

sta

£

staple

fold

FIRST CLASS PERMIT NO. 81 POUGHKEEPSIE, N.Y. BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A. HIIII 111111 POSTAGE WILL BE PAID BY 111111 IBM CORPORATION P.O. BOX 390 111111 POUGHKEEPSIE, N. Y. 12602 111111 ATTN: PROGRAMMING SYSTEMS PUBLICATIONS 111111 DEPARTMENT D58 111111

IBM

fold

International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [USA Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International]

staj

Printed in U.S.A.

f

Forward connection information	IHCIBERH library subprogram 179,199
gathering of 32-33	IHCNAMEL library subprogram 179,187
Forward movement	Information table
example of 174	chains within 120-121
processing performed during 57	components 120
Forward target 54	operation of chains within 121-124
FREEMAIN macro-instruction	Initialization Instructions 64-65 Initialization section
object-time of 199 FREEPOOL macro-instruction	in IHCFIOSH 192-193
object-time use of 194	In-line routine references
Full register assignment 43-46,60-61	processing of 28-29
1411 1091000 4001911110110 10 10 10 10	Input/output buffers
GETMAIN macro-instruction	(see buffers)
object-time use of 189,195	Input/output data sets
Global assignment	(see data sets)
in full register assignment 43-46,60-61	Input/output list items
	object-time processing of 181-184
Head, for equivalence group	Input/output requests
definition of 24	compile-time processing of 18
Hollerith character strings	format of 17
relative address assignment for 36	Input/output statements
	generation of calling sequences for 67
IFUNTB	object-time implementation of 179-211
(see subprogram table)	Intermediate-optimized path
IHCDBUG library subprogram 179,200-201	processing performed within 39-40
IHCDIOSH library subprogram buffering scheme of 196-197	Intermediate text
communication with control program 197	chaining in 143 types of 143,150
file definition section of 197	entry formats 144,150-155
file initialization section of 197-198	examples of 146-149,157-164
functions of 179	Internal statement number
I/O error processing of 199,207	compiler assigning of 20
overall logic of 208-209	Interruptions, arithmetic
read section of 198-199	object-time processing of 188
tables and blocks used in 194-196	I/O library subprograms
termination section 199	(see library subprograms)
unit assignment table 196	I/O list items
unit blocks of 194-196	(see input/output list items)
write section of 199	I/O recovery procedure
IHCFCOMH library subprogram	object-time 207
closing section of 184	I/O requests
conversion routines of 189 device manipulation routines of 187-188	(see input/output requests) I/O statements
format scan of 181,183	(see input/output statements)
functions of 179	ISN
generation of calling sequences to 67	(see internal statement number)
I/O list section of 181-184	toco finatina boatomone namboly
opening section of 181	Keyword pointer table
read/write routines of 180-187	format of 119
utility routines of 188	use of 117
write-to-operator routines of 188	Keyword subroutines 20-21
IHCFCVTH library subprogram 189	Keyword table
IHCFIOSH library subprogram	format of 119-120
buffering scheme of 191	use of 117
closing section of 194	
communication with control program	
191-192	Library subprograms
device manipulation section of 194	IHCDBUG 200-201
error processing of 194 functions of 179	IHCDIOSH 194-199 IHCFCOMH 179-188
initialization section of 192-193	IHCFCOMH 179-188
I/O error processing of 194	IHCFIOSH 189-194
overall logic of 206	IHCIBERH 199
processing for 1403 printer 192-194	IHCNAMEL 187
read section of 193	List items
write section of 193	(see input/output list items)
unit assignment table in 190-191	Literal constant
unit blocks in 189-190	literal table entry for 133

Literal data	Object module 61
literal table entry for 133	Object program
Literal table	(see object module)
chaining in 120,123	Object-time I/O errors
contents of 133	processing of 194,199,207
entry formats 133	Object-time library subprograms
modifications to 133	(see library subprograms)
LMVF	Object-time namelist dictionaries
(see loop composite matrixes)	(see namelist dictionaries)
LMVS (con loop composite matrices)	Offset 23,24
(see loop composite matrices) LMVX	Opening of data control blocks at object-time
(see loop composite matrixes	192-193,197-198
Local assignment	OPEN macro-instruction
in full register assignment 43-45	object-time use of 181,193
Location counter	Operands
use in building object module 61	source statement scan of 20-22
use in assigning relative addresses 35	Operators
Logical expressions	source statement scan of 20-22
processing of 29	Overlay structure
Loop composite matrixes 54-55	of compiler 214-220
Loop numbers	
assigning of 51	
Loops	Parameter processing 14
identification of 51	PAUSE statement
ordering of 51	object-time implementation of 188
selection of 53-54	Preparatory subroutine 19-20
Main program entry coding 64	Primary path definition of 50
Main program entry coding 64 Mask, program interruption	Prologue 65-66
object-time setting of 188	Pushdown table 26-27
MBM bit table 137-138	
MBR bit table 137-138	READ macro-instruction
Message pointer table	object-time use of 181-185,192-193,198
use of 70	READ statement, direct access
format of 141	object-time implementation of
MFM bit table 137-138	179-186,197-199,209
Mode/type field	READ statement, sequential access
in dictionary 125	object-time implementation of
in intermediate text 144,154,155	179-187,192-193,206
Movement forward	Reduction, strength (see strength reduction)
(see forward movement)	Register array 67-68
backward	Register assignment 40-46,60-61
(see backward movement)	Register assignment tables 139-140
MSM bit table 137-138	Relative address assignment
MVD table 30,51-53	for arrays 36
MVF field 29-30	for common variables and arrays 37
MVS field 29-30	for constants 36
MVU bit table 137-138	for equivalence variables and arrays not
MVV bit table 137-138	in common 36-37
MVW bit table 137-138	for Hollerith character strings 36
MVX field 29-31,51-53	for variables 36
MXM bit table 137-138	for variables and arrays equivalenced into common 37-38
	Relocation dictionary 70
Namelist dictionaries	Reordering of intermediate text
construction of 63-64	for arithmetic expressions 26-27
format of entries in 140-141	Reserved register addresses 47
object-time use of 187	Reserved registers 47
Namelist text	RETURN statement
conversion of 63-64	processing of 69
example of 148	REWIND statement
Negative address constant 37	object-time implementation of 187,194
Non-optimized path	RLD
processing performed within 38-39	(see relocation dictionary)
Normal text	RLD record
example of 146	contents of 70

Absolute constant	format of 165-171
definition of 56	use of 67-68
Adcon table	Bit tables, text optimization 137-138
generation of ESD, TXT, and RLD records	Branch table
for 65	chaining in 120,124
in relative address assignment 35	contents of 133
reserving entries within 62	entry formats 133-135
Adcon variable 38	modifications to 134-135
Address assignment	Branching optimization 46-47,61
(see relative address assignment)	BSAM
Address constant	(see basic sequential access method)
in relative address assignment 35	BSP macro-instruction
Adjective code	object-time use of 195
in intermediate text 144-145 Allocation	Buffers
of storage for compiler 15-17	object-time use of 191-194,196-199 Busy-on-exit information 51-53
Arithmetic expressions	busy-on-exit intormation 31-33
reordering of 26-27	
special processing of 27-29	CALL statements
Arithmetic subroutines 21-22	generation of calling sequences for 67
Arithmetic translation 25-29	Chains
Arithmetic type interruptions	construction of 120-121
object-time processing of 188	definition of 120
Array I/O list items	in information table 120
object-time processing of 181-184	in intermediate text 143
Arrays	CHECH macro-instruction
address computation for elements of 213	object-time use of 193,195,199
as parameters 213	Classification
relative address assignment for 36-38	process of 117
statement number/array table entry for	Classification tables
130-131	format of 117-120
Assignment	use of 117
of registers 40-46,60-61	CLOSE macro-instruction
of relative addresses 35-38	object-time use of 194
	CMAJOR
Back dominator	construction of 33-34
definition of 48	Code generation 67-69
determination of 49-50	Common blocks
BACKSPACE statement	common table entries for 131
object-time implementation of	Common expression elimination
187-188,194	example of 173
Back target	processing performed during 55-56
definition of 48	Common table
determination of 50-51	chaining in 120,122-123
Backward connection information	contents of 131
gathering of 33-34	entry formats 131-132
Backward movement example of 175	modifications to 131-132
	Communication table
processing performed during 57-59	format of 118
Base value, for equivalence group definition of 37	use of 117
Base variable 38	Commutative operations
Basic direct access method	processing of 28 Compilation
	deletion of 18
object-time use of 179-180 Basic register assignment 40-43	Compiler
Basic sequential access method	initialization of 14
compile-time use of 17	input/output data flow of 11-12
object-time use of 179-180	organization of 11-13
BDAM	purpose of 11
(see basic direct access method)	relation to operating system 11
Bit strip arrays	structure 12,214-220
composition of 67	termination of processing 18
<b>▲</b>	*

Complete-optimized path	Dictionary
processing performed within 39-40	chaining in 120,121-122
Complex expressions	contents of 124
processing of 28	entry formats 124-128
Computed GO TO statements	modification to 125-128
compile-time processing of 62,66,69	Dictionary entries
Constants	rechaining of 23
absorption of 213	Dimension entry
dictionary entries for 127-128  generation of TXT records for 62-63	in statement number/array table 130-131 Dimension factor
relative address assignment for 36	definition of 213
Constant/variable usage information	Direct access I/O data management
gathering of 29-31	interface
Control block, data	(see IHCDIOSH library subprogram)
(see data control block)	Directory array 67
Control block, data event	Dispatcher subroutine 19
(see data event control block)	Displacement
Control codes	in relative address assignment 35
(see format codes)	Displacement field
Conversion codes	in intermediate text 154
(see format codes)	DSRN
Conversion routines	(see data set reference numbers)
in IHCFCOMH 189	Dump facility 226
Counter, location	
(see location counter)	mliwiwskien
Data control block 190	Elimination
Data control block skeleton section	of common expression elimination
in unit block 190	<pre>(see common expression elimination) of simple stores</pre>
Data event control block 190	(see simple store elimination)
Data event control block skeleton section	END statement
in unit block 190	processing of 69
Data set reference numbers	END FILE statement
object-time creation of unit blocks for	object-time implementation 187,195
189,194	ENTRY statement
Data sets	processing of 66-67
object-time initialization of	Epilogue 65-66
192-193,197-198	Equivalence groups
Data text	common table entries for 131-132
example of 147	Equivalence head 24
final processing of 65	Equivalence variables
format of 150	common table entries for 132
rechaining of 38 translation of 34-35	Error messages
DCB	Error messages qeneration of 70
(see data control block)	Errors
DCB skeleton section	object-time processing of 188,194,199
(see data control block skeleton	Error table
section)	format of 141
Ddnames, substitute 14	use of 70
DECB	construction of 70
(see data event control block)	ESD
DECB skeleton section	(see external symbol dictionary)
(see data event control block skeleton	ESD record
section)	contents of 70
Default values	External symbol dictionary 70
object-time insertion of into DCB	EIND statement
skeletons 191 DEFINE FILE statement	FIND statement
object-time processing of 197,208	object-time processing of 179-180,198 Forcing strength 26-27
Definition point	Format codes
for a variable '43	control 181-183
Depth number	conversion 181-183,189
determination of 50-51	FORMAT intermediate text
Device manipulation	example of 149
object-time routines for 187-188,195	object-time scan of translated form
Diagnostic messages 221-224	181,183
Diagnostic message tables 141	translation of 63