IBM

Series/1

GA34-0229-1

File No. S1-16

IBM Series/1
4956 Processor Models B and B10
Description

IBM

Series/1

GA34-0229-1

File No. S1-16

IBM Series/1
4956 Processor Models B and B10
Description

Second Edition (January 1986)

Use this publication for the purpose stated in the preface.

Changes are periodically made to the information herein; any such changes will be reported in subsequent revisions or Technical Newsletters.

It is possible that this material may contain reference to, or information about, IBM products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that IBM intends to announce such IBM products, programming, or service in your country.

Publications are not stocked at the address given below. Requests for copies of IBM publications should be made to your IBM represenative or to the IBM branch office serving your locality.

This publication could contain technical inaccuracies or typographical errors. A form for readers' comments is provided at the back of this publication. If the form has been removed, address your comments to IBM Corporation, Information Development, Department 28E, Internal Zip 1803, P. O. Box 1328, Boca Raton, Florida 33429-1328. IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

Preface

This publication describes the unique functional characteristics of the IBM Series/1 4956 Processor Models B and B10, and the processor optional features. Refer to the *IBM Series/1 Principles of Operation*, GA34-0152, for the common Series/1 processor functional characteristics and instructions. This publication also provides reference information about the following:

- Processor and processor feature configurations
- Processor and processor feature operations.

The reader should understand data processing terminology and be familiar with binary and hexadecimal numbering systems.

This publication is intended primarily as a reference manual for experienced programmers who require machine code information to plan, correct, and modify programs written in assembler language.

Chapter 1. Introduction contains a general description of the processor, processor storage, and processor features.

Chapter 2. Main Storage Addressing Using the Relocation Translator describes main storage addressing, including:

- Relocation addressing
- Storage protection mechanism
- Error-recovery considerations

Chapter 3. Console describes the keys, switches, and indicators for the basic console and the optional programmer console. Typical manual operations, such as storing and displaying main storage, are presented.

Chapter 4. Diagnose (DIAG) Instruction describes the Diagnose instruction.

Appendix A. Instruction Execution Time contains information for determining instruction execution time and instruction throughput.

Appendix B. Software Notes lists some software notes for the 4956 Processor.

Appendix C. Error Log describes the error log and explains its use as an aid in isolating errors.

Prerequisite Publications

For a description of the processor architecture and a detailed description of the instruction set for IBM Series/1 Processors, refer to the *IBM Series/1 Principles of Operation*, GA34-0152.

Contents

Chapter 1. Introduction

The IBM Series/1 4956 Processor Models B and B10 are compact general-purpose computers. The models are the same, except for base storage. Model B has 256 or 512 kilobytes of base storage; model B10 has 1024 kilobytes of base storage.

The processor is microcode-controlled for both automatic functions and program instruction functions. It occupies the full width of a standard 483-millimeter (19-inch) rack (see Figure 1-1). It contains thirteen card sockets for data channel features and a channel repower card. Three of the thirteen card sockets can also be used for cards with additional processor storage.



Figure 1-1. IBM Series/1 4956 Processor Models B and B10

The processor has the following characteristics:

- Four priority interrupt levels, with independent registers and status indicators for each level.
- Automatic and program–controlled level switching.
- An instruction set that includes stacking and linking facilities, multiply and divide, variable-field-length byte operations, and a variety of arithmetic and branching instructions.
- Supervisor and problem states.
- A basic console that is a standard feature; a programmer console that is an optional feature.
- A storage address relocation translator that allows addressing of main storage larger than 64 kilobytes.
- An error correction code (ECC) that is implemented on the storage card to provide the capability for single-bit error correction and double-bit error detection.
- An error log, which provides a history of errors that have occurred since power-on.
- A clock/comparator. Four instructions are provided to set or copy the clock and comparator.
- Channel capability:
  - Asynchronous, multidropped channel
  - 256 input/output (I/O) devices can be addressed
  - Direct program control and cycle-steal operations
  - Maximum burst output data rate of 1.11 million 16-bit words per second (see Note)
  - Maximum burst input data rate of 1.54 million 16-bit words per second (see Note)

  Note: The burst output and burst input data rates are reduced from the values shown by data channel attachment characteristics, channel loading during instruction processing, channel repowering, and processor storage refresh requirements.

Card Plugging Assignments

The processor unit contains power and space for additional features. The IBM 4959 Input/Output Expansion Unit and the IBM 4965 Diskette Drive and I/O Expansion Unit are available for adding additional features, if desired.

Figure 1-2 shows the card plugging assignments for the processor.



Figure 1-2. Card Plugging Assignments

Notes:

1. The pluggable high-frequency power supply plugs into card scocket T.

2. If a repower card is used, it must be plugged to the left of and adjacent to the leftmost I/O card installed.

3. A maximum of five serially connected channel repower features can be driven by each processor. Any processor system that includes an IBM I/O expansion unit with the two-channel switch feature is limited to three channel repower features.

4. The processor contains 256 KB (kilobytes), 512 KB, or 1024 KB of basic storage in socket P.

5. The processor supports three different size storage cards: 256 KB, 512 KB, and 1024 KB. Sockets L, M, and N are available for additional storage. Any combination of storage cards may be used to obtain the desired system storage size, up to the maximum of 1024 KB. Sockets not used for additional storage can be used for any channel feature or a repower card.

Processor Description

The basic processor includes the processor card; a 256K-byte, 512K-byte, or 1024K-byte storage card; and a basic console. Figure 1-3 shows a block diagram of the processor and an IBM 4959 I/O Expansion Unit.



*Required with an expansion unit.

Figure 1-3. Block Diagram of the processor and an IBM 4959 I/O Expansion Unit

Four priority interrupt levels (0—3) are implemented in the processor. Each level has an independent set of machine registers. Level switching can occur in two ways: (1) by program control, or (2) automatically upon acceptance of an I/O interrupt request. The interrupt mechanism provides 256 unique entry points for I/O devices.

> **Note:** A Prepare command to levels 4—15 is executed so that condition code reporting occurs; however, the Prepare command is not executed at the addressed device and effectively results in a no-operation.

The processor instruction set contains a variety of instruction types. These include: shift, register to register, register immediate, register to (or from) storage, bit manipulation, multiple register to storage, variable byte field, and storage to storage. Supervisor and problem states are implemented, with appropriate privileged instructions for the supervisor.

The basic console is intended for dedicated systems that are used in a primarily unattended environment. Only minimal controls are provided. A programmer console, which can be added as a feature, provides a variety of indicators and controls for operator-oriented systems.

The processor supports three different size storage cards:

- One card contains 256KB of storage.
- One card contains 512KB of storage.
- The third card contains 1024KB of storage.

The processor can have a maximum of 1024KB of storage. Up to three additional storage positions are available. Any combination of storage cards may be used to obtain the desired system storage size. (The relocation translator must be enabled to select addresses above 64K bytes.)

An error correction code (ECC) is implemented on the storage card. ECC gives the storage card the capability of single-bit error correction and double-bit error detection. ECC provides the user a higher system availability.

> **Note:** When a double-bit error in storage is detected during a processor read, a machine check interrupt occurs with PSW bit 8 set to 1 (storage parity error).

There is no storage-protect feature in the 4956 processor. However, there is a read-only protect capability provided by the address translator when it is enabled.

> **Note:** Execution of the Set Storage Key (SESK) and Copy Storage Key (CPSK) instructions results in a no-operation.

I/O devices are attached to the processor through the processor data channel. The data channel directs the flow of information between the I/O devices, the processor, and main storage. The data channel supports a maximum of 256 addressable devices.

The data channel supports:

- **Direct program control operations.** Each Operate I/O instruction transfers a byte or word of data between main storage and the device. The operation may or may not terminate in an interrupt.

- **Cycle-steal operations.** Each Operate I/O instruction initiates multiple data transfers between main storage and the device. The maximum cycle-steal transfer per device control block (DCB) is 65,535 bytes. Cycle-steal operations are overlapped with processor operations and always terminate in an interrupt.

- **Interrupt servicing.** Interrupt requests from the devices, along with cycle-steal requests, are presented and polled concurrently with data transfers.

Input/Output Units, I/O Features, and Processor Options

The floating-point feature is one of the available options. If the floating-point feature is installed, refer to Appendix A for instruction execution times. For a detailed description of this feature, refer to the *IBM Series/1 Principles of Operation*, GA34-0152.

A variety of I/O units and features, plus several processor options, are available for use with the Series/1 processor. For a list and description of system units and features, refer to the *IBM Series/1 System Selection Guide*, GA34-0143, and the *IBM Series/1 Digest*, G360-0061. Detailed information about I/O units and features can be found in separate publications. The order numbers for these publications are contained in the *IBM Series/1 Graphic Bibliography*, GA34-0055.

Chapter 2. Main Storage Addressing Using the Relocation Translator

The relocation translator and segmentation registers permit addressing of main storage locations beyond 64K bytes and provide a read-only type of storage protection. The first 64K bytes can be addressed directly when the translator is disabled; therefore, the translator must be enabled when main storage above 64K bytes is accessed.

Translator Description

The translator provides eight stacks of 16-bit segmentation registers. The stacks are numbered 0–7 to correspond to thc eight possible values of the address keys. Each stack consists of 32 registers (0–31):



The stacks of segmentation registers are under supervisory program control. Four privileged instructions are used with the relocation translator and segmentation registers.

- **Set Segmentation Register (SESR).** This instruction loads one segmentation register.
- **Copy Segmentation Register (CPSR).** This instruction allows the supervisor to inspect the contents of a segmentation register.
- **Enable (EN).** This instruction enables the relocation translator. Until the translator is enabled, 16-bit addressing is in effect for the low-order 64K bytes of storage. Any storage above 64K bytes is not accessible to the program until the translator is enabled.
- **Disable (DIS).** This instruction disables the relocation translator.

Refer to the *IBM Series/1 Principles of Operation,* GA34-0152, for detailed descriptions of the preceding instructions.

Storage Mapping

Mapping of main storage is achieved through the segmentation registers. Each segmentation register controls a 2K-byte segment of storage. The SESR instruction is used to load each segmentation register with the unique physical address of a 2K-byte segment of storage.

> **Note:** More than one segmentation register can be loaded with the same segment address. For example, stack 0, register 15 (associated with the supervisor address key of 0), can be loaded with the same number as stack 1, register 6. This arrangement allows the supervisor to address control blocks within a problem program even though the address key for the supervisor is different than the key for the problem program. Once loaded, each stack of segmentation registers contains a complete map of 64K bytes divided into 2K-byte physical segments.

Relocation Addressing

The relocation translator generates a physical address that allows any byte in storage to be addressed. Figure 2-1 shows an example of address translation. The letters in the following description correspond to the letters in Figure 2-1:

Ⓐ The active address key from the address key register selects a segmentation register stack. The address key pertains to the instruction being executed on the current priority level.

Ⓑ The five high-order bits (0–4) of the 16-bit address (generated for the instruction being executed) select a segmentation register within the stack selected in description Ⓐ. These bits define the logical segment.

Ⓒ The physical address is generated. The high-order bits are from the segmentation register; these bits specify the physical address of a 2K-byte segment of storage.

Bit 13 - Valid Bit: When set to 1, this bit specifies that the contents of the segmentation register are valid; the segmentation register can be used to perform the translation. When bit 13 is a 0, the segmentation register cannot be used for translation (no access). If translation is attempted, a program-check interrupt occurs with invalid storage address set in the processor status word (PSW). (All valid bits are set to 0's after power is switched on.)

Bit 14 - Read-Only Bit: When set to 1, this bit specifies that the block is read-only. If an attempt is made to write into storage using a segmentation register with the read-only bit set to 1, a program-check interrupt occurs with protect check set in the PSW. Storage is not changed. Bit 14 is ignored by a cycle-steal access or when the processor is in supervisor state.

Ⓓ The 11 low-order bits (5–15) of the physical address are the 11 low-order bits (5–15) of the 16-bit logical address (generated for the instruction being executed); these bits specify the byte address within the 2K-byte segment.



Note: When the translator is disabled, address bits 0–15 only are used for main storage address selection.

Figure 2-1. Address Translation Example

I/O Storage Access Using the Relocation Translator

All storage access requests from I/O devices are translated by the same hardware that handles storage requests from the processor. The device control blocks (DCBs) must reside in the supervisor's address space; therefore, all I/O devices must use address key 0 to gain access to the DCBs and to store the individual residual status blocks. The address key of the process requiring a cycle-steal operation resides in a DCB. An I/O device presents this address key, along with a 16-bit logical address, to the relocation translator. This allows an I/O device to directly address the storage space for a particular process. The address key allows I/O storage protection to be established between address spaces, assuming that the supervisor ensures the integrity of the DCBs.

Status of Translator After Power Transitions and Resets

The translator is enabled by the Enable (EN) instruction, or by the PSW key of the programmer console, if installed. The translator is disabled by any of the following:

- Disable (DIS) instruction
- Power-on reset
- Check Restart key on programmer console
- Initial program load (IPL)
- System Reset key on programmer console

All translator controls are reset when the translator is disabled.

Notes:

1. A machine-check interrupt does not disable the translator.
2. The segmentation registers are not reset when the translator is disabled.
3. The valid bits are all set to 0's when power is switched on.

Error-Recovery Considerations

Invalid Storage Address (ISA)

The invalid storage address bit (bit 1 of the PSW) is set to 1 by any one of the following:

- Storage access was attempted using a physical address greater than the physical storage size installed.
- Storage access was attempted with bit 13 (valid bit) of the segmentation register set to 0. This signifies that the contents of the segmentation register are invalid.

The specific nature of the invalid storage address can be resolved as follows:

- Store the segmentation register following the program-check interrupt.
- Test the value of bit 13 in the selected segmentation register. When set to 1, this bit specifies that the contents of the segmentation register are valid; the segmentation register can be used to perform the translation. When bit 13 is a 0, the segmentation register cannot be used for translation (no access). If translation is attempted, a program-check interrupt occurs with invalid storage address set in the processor status word (PSW).
- Ensure that the segment address does not exceed the limits of the physical processor storage installed.

Protect Check

When the translator is enabled, a program-check interrupt with protect check set in the PSW is caused by an attempt to write into storage, while in the problem state, using a segmentation register with bit 14 (read-only) set to 1.

Storage is not changed. Bit 14 is ignored by a cycle-steal access, or when in supervisor state.

Active Address Key

Cycle-steal devices have a cycle-steal address key specified in their device control block.

Any one of the four address keys (ISK, OP1K, OP2K, or cycle-steal address key) may be used during a storage access as the active address key. The address key in use (active) depends on the type of operation being performed at a specific instant in time. The active address key defines storage access through a particular block of segmentation registers.

Each priority level in the processor has an associated address key register (AKR) that contains three address keys and an equate-operand-spaces (EOS) bit.

Address key register (AKR)



EOS *Equate operand spaces.* This bit, when set to 1, causes all data operands to use the OP2K address key. See "Equate Operand Spaces (EOS)" in this chapter.

OP1K *Operand 1 key.* These bits contain the binary-coded operand 1 address key, with bit 7 as the low-order bit.

OP2K *Operand 2 key.* These bits contain the binary-coded operand 2 address key, with bit 11 as the low-order bit.

ISK *Instruction space key.* These bits contain the binary-coded instruction-space address key, with bit 15 as the low-order bit.

Equate Operand Spaces (EOS)

The equate operand spaces bit (bit 0) in the address key register controls the use of the OP1K address key.

When the EOS bit is set to 1 (enabled), all processor data fetches use a single address space defined by the OP2K address key. The OP1K is ignored, but not changed, and all normal OP1K operations use OP2K as an active key. When the EOS bit is set to 0 (disabled), the OP1K address key functions in a normal manner.

Equate operand spaces (EOS) may be enabled by an Enable (EN) instruction, a Set Level Block (SELB) instruction, or a Set Address Key Register (SEAKR) instruction. EOS may be disabled by a Disable (DIS) instruction, a Set Level Block (SELB) instruction, or a Set Address Key Register (SEAKR) instruction. The EOS is also disabled by a priority interrupt or a class interrupt. These instructions are described in the *IBM Series/1 Principles of Operation*, GA34-0152.

Address Space

When the relocation translator is enabled, an address key defines a specific address space where:

- The address space is a range of logically contiguous storage.
- The address space is accessible by the effective address without operating system intervention (the address space is not greater than 64K bytes).

All instruction fetches use the address space defined by the instruction space key (ISK). For storage-to-storage instructions, all reads and writes for data operand 1 use the address space defined by the OP1K, assuming that the EOS bit is a 0. All other storage data accesses, reads, and writes use the address space defined by the OP2K, excluding branch and jump instructions.

Examples:

ISK=OP1K=OP2K. For instruction processing, all storage accesses occur within the same address space.

ISK≠OP1K, OP1K=OP2K. Instruction fetches occur in the ISK address space. Data access occurs in the OP2K address space.

ISK≠OP1K, OP1K≠OP2K. Refer to Figure 2-2 for this example.

I/O operations that access main storage also use an address key. Cycle-steal operations (read or write) use the cycle-steal address key specified within the device control block. An address key of 0 is used when the device fetches the device control block. Direct program control (DPC) operations that write data to storage use the OP2K address key.

Other defined uses of the address key register are as follows:

- All indirect access for branching uses the ISK.
- Effective-address generation occurs in the address space of the particular data operand. The appended words in the instruction are accessed by the ISK.
- Storage access from the console is defined by the SAR address key. Stop-on-address is based on the Stop On Address key when the translator is enabled.
- System reset and IPL set all address keys and the EOS bit to 0's.



Assembler syntax for address spaces (see Appendix A)

ISK	OP1K	OP2K	Example instructions	
	addr5	addr4	AW	addr5,addr4
	(reg)	(reg)	MVFD	(reg),(reg)
Bits 13-15 of AKR			MVBI	byte,reg
Bits 13-15 of AKR			B	longaddr*

*Indirect addressing.

Notes:

1. OP1K is only used for the source operand in storage-to-storage operations.
2. OP2K is used for storage data access in all other operations (excluding branch/jump).
3. ISK (bits 13-15 of the AKR) is used for instruction fetch and branch/jump operations.

Figure 2-2. Data Movement in Address Spaces When ISK≠ OP1K, OP1K≠ OP2K

Address Key Values After Interrupts

When priority or class interrupts occur, certain values are set in the address keys of the affected AKR. These values anticipate the address spaces that the programmer might need for interrupt processing. Figure 2-3 shows the resulting AKR values for each type of interrupt:

Interrupt	EOS	OP1K	OP2K	ISK
Priority	0	0	0	0
Supervisor call	0	Note 1	0	0
Machine check	0	Note 2	0	0
Program check	0	Note 2	0	0
Soft-exception trap	0	Note 1	0	0
Trace	0	Note 3	0	0
Console	0	0	0	0
Power/thermal warning	0	0	0	0

Notes:

1. OP1K is set to the preceding key contained in OP2K.
2. OP1K is set to the last active processor address key.
3. OP1K is set to the preceding key contained in the ISK.

Figure 2-3. Resulting AKR Values

All interrupt service routines reside in address space 0; therefore, the ISK and OP2K are set to 0's when an interrupt occurs. Necessary information for processing a specific interrupt may reside in an address space other than 0. The address key related to the particular interrupt is placed in OP1K. The OP1K is set in anticipation of a storage-to-storage move of information from the interrupting address space to address space 0.

> **Note:** Class interrupts cause a hardware-controlled storing of a level status block. This operation uses address key 0.

Chapter 3. Console

The basic console is standard; the programmer console is an optional feature.



The basic console is intended primarily for those systems that are totally dedicated to a particular application, where operator intervention is not needed during the execution of the application.

The programmer console is intended for operator-oriented systems where various programs are entered and executed. This type of environment requires a more versatile console arrangement for program and machine problem determination, and for manual alteration of data and programs in storage.

Basic Console

Each 4956 comes equipped with a basic console, which provides the following:

- Power On/Off switch for the processor unit
- IPL Source switch to select a primary or alternate IPL device
- Load key for initial program load (IPL)
- Mode switch to select: Auto IPL, Normal, or Diagnostic mode
- Load, Wait, Run, and Power On indicators

F Power On/Off: When this switch is set to the On position, power is applied to the processor unit. After all power levels are up, the Power On indicator is turned on. When this switch is set to the Off position, power is removed from the processor unit and the Power On indicator is turned off.

D IPL Source: This switch selects the I/O device to be used for program loading. In the Primary position, the device that was pre-wired as the primary IPL device is selected. In the Alternate position, the device that was pre-wired as the alternate IPL device is selected.

H Load: Pressing this key causes a system reset, and the initial program load (IPL) sequence is started. The Load indicator is turned on and remains on until the IPL sequence is completed. When the IPL sequence is completed, instruction execution begins at location 0 on priority level 0.

G Mode: This switch has the following positions:

- Auto IPL—In this position, an IPL is initiated after a successful power-on sequence. Bit 13 of the PSW is set to indicate to the software that an automatic IPL was performed. In this mode, Stop instructions are treated as no-ops.
- Normal—In this position, Stop instructions are treated as no-ops.
- Diagnostic—This position has no function without the programmer console. This position places the processor in diagnostic mode if the programmer console is attached. When the processor is in diagnostic mode, Stop instructions cause the processor to enter the stop state.



Indicators

Ⓐ **Load:** On when the machine is performing an initial program load (IPL).

Ⓑ **Wait:** On when an instruction that exits the active level has been executed and no other priority interrupts or levels are pending.

Ⓒ **Run:** On when the machine is executing instructions.

Ⓔ **Power On:** On when the proper power levels are available to the system.

Programmer Console

The programmer console is an optional feature that can be ordered with the 4956 or field-installed at a later date. The programmer console provides the following:

- Start and stop of the processor.
- Ability to display or alter any storage location.
- System reset.
- Selection of any one of the four interrupt levels for the purpose of displaying or altering data.
- Displaying or altering of the storage address register (SAR), instruction address register (IAR), SAR address key register (AKR), stop-on-address address key register (AKR), level address key register (AKR), segmentation registers, console data buffer, or any general purpose register.
- Displaying, but not altering, the level status register (LSR), current instruction address register (CIAR), op register, or processor status word (PSW). Note that the following bits of the PSW and LSR may be altered: PSW bit 14 (translator enabled), LSR bit 8 (supervisor state), and LSR bit 11 (summary mask).
- Stop on address.
- Stop on error.
- Instruction stepping.
- Check restart.
- Request for a console interrupt.
- Check indicator. The Check indicator is a light emitting diode (LED) that lights when a machine check or program check class interrupt occurs.
- Lock console.
- CE mode. The CE mode is used to display the error log.

The programmer console is touch-sensitive, with an audio-tone generator providing an audio response tone whenever a key is pressed and the information has been accepted and serviced by the processor.

Console Display

Run or Wait State

When the processor is in run or wait state, the console data buffer is displayed in the data display indicators. An exception to this is when a Set Console Data Lights (SECON) instruction writes a message to the data lights and does not change the buffer. When the Data Buffer key is pressed, the console data buffer is again displayed in the indicators.

When the console data buffer is being displayed, the console data buffer and the display are changed by entering new data with the data entry keys.

Stop State

When the processor enters stop state, the IAR is displayed in the data display indicators. Any system resource that has a corresponding select key on the console can be displayed. For example, the console data buffer can be displayed by pressing the Data Buffer key.



Power-On Reset

After a successful power-on reset, the data display indicators are set on, and the Stop indicator is set on (if the Mode switch is not positioned for Auto IPL).

Indicators

Ⓐ **Data Display:** When the processor is in run state, the console data buffer is displayed in the data display indicators.

The Set Console Data Lights (SECON) instruction can write a message to the data display.

When the processor enters stop state, the IAR is displayed until another system resource is selected.

To display the contents of the console data buffer after a system resource has been displayed, press the Data Buffer key Ⓒ.

Ⓑ **Check:** On when a machine-check or program-check has been recognized. The Check indicator is turned off by:

- Clearing the check condition.
  - Reset key.
  - Load key.
  - Executing a Copy Processor Status and Reset (CPPSR) instruction. This instruction resets bits 0-12 of the PSW.
- Pressing any console key while in the stop state. The check condition is not cleared unless the Reset key or the Load key is pressed.

While in the stop state, the Check indicator is used to indicate main storage parity errors or invalid storage addresses during display operations. Refer to "Displaying Main Storage Locations" in this chapter.



Combination Keys/Indicators

There are six combination keys/indicators:

- Lock
- Stop
- Stop On Address
- Instruct Step
- Check Restart
- Stop On Error



A Lock: Pressing the Lock key first (Lock LED begins flashing), then pressing four hex keys and the Store key locks the console. A locked console is indicated by an illuminated indicator on the Lock key. The data LEDs are automatically set to the previous value. Displays or alterations cannot be performed with the programmer console keys while in the Lock mode. The console remains locked until the same sequence of hex keys that locked the console is repeated and then followed by pressing the Store key.

The only data displayed during the lock mode is data set by the program or data displayed during a maintenance procedure (CE) mode.

Lock mode is automatically reset during a power-on sequence. If the console is locked and an auto IPL occurs after a power failure, the console will not be locked after the power-on.

If the console is locked in the stop mode, the only active switches are Lock, Store, and the hex keys. At this time, the run mode cannot be entered; therefore, for a normal lock function, lock mode should only be set during the run mode.

CE Mode: The CE mode may be used (to allow the user to display the error log) by the following:

1. Press the Lock key; the Lock LED flashes.

2. Press the hex keys in the sequence : C, E, 0, 0.

3. Press the Store key; the most recent entry in the error log is indicated by the display LEDs.

4. Press the Lock key once; the previous entry in the error log is indicated by the display LEDs. The Lock key may now be pressed as many times as desired. Each time the Lock key is pressed, the next previous error log entry appears on the display LEDs. (Refer to Appendix C for a description of the error log.)

   Other keys may be pressed between subsequent operations of the Lock key. CE mode is exited when all 64 entries have been displayed, or when the Store key is pressed immediately after the Lock key is pressed.

   Upon entering a lock/unlock/CE mode sequence, the Lock LED flashes. The SECON instruction is disabled until the lock/unlock/CE mode sequence is terminated. The console data LEDs then assume their former value, their value upon entering stop state if in stop state, or the last value sent to them if SECON instructions have occurred.

B **Stop:** This indicator is on when the processor is in the stop state. Stop state is entered in the following ways:

- By pressing the Stop key.
  - In run state, the current instruction is completed.
  - In wait state, stop state is entered directly.
  - In stop state, the contents of the instruction address register (IAR) prior to entering the present stop state are restored to the IAR and displayed in the data display indicators. The level that was active upon entering stop state is reselected (becomes active).
- By execution of the Stop instruction (diagnostic mode only).
- When an address compare occurs in stop-on-address mode.
- When an error occurs in stop-on-error mode.
- By pressing the Reset key.
- When a power-on reset occurs.
- By selecting instruction-step mode while in run state.

The Stop On Address key and the Instruct Step key are mutually exclusive. When one is pressed, the other is reset if it is on.

C Stop On Address: Pressing this key places the processor in stop-on-address (SOA) mode and turns on the Stop On Address indicator. Pressing this key a second time resets stop-on-address mode and turns off the indicator.

D Instruct Step: Pressing this key places the processor in instruction-step mode and turns on the Instruct Step indicator. Pressing this key a second time resets instruction step mode and turns off the indicator.

If the processor is in run or wait state, pressing this key causes the processor to enter stop state. Pressing the Instruct Step key a second time resets instruction-step mode; the processor remains in stop state.

To operate in instruction step mode:

1. Key the desired starting address and store into the IAR.

2. Press the Instruct Step key.

3. Press the Start key. The instruction located at the selected address is executed, and the processor returns to stop state. The IAR is updated to the next instruction address; this address is displayed in the data display indicators.

Each time the Start key is pressed, one instruction is executed and the IAR is updated to the next instruction address.

Note: Priority and class interrupts are not inhibited during execution of the instruction.

Stop-On-Address Mode

The processor must be in stop state to set the compare address.

Stop On Address (Relocation Translator Disabled)

1. Press the Stop On Address key.

   Contents of the stop-on-address register are indicated by the display LEDs.

2. Enter the selected stop-on-address address by pressing the hex entry keys for a four-digit hex address.

3. Press the Store key.

   Contents of the updated stop-on-address register are indicated by the display LEDs.

4. Press the Start key.

   Execution begins at the current IAR address on the level that was active prior to entering the stop state.

   When the selected address is loaded into the SAR, the processor enters the stop state. If a stop-on-address compare occurs during the instruction fetch, the stop state is entered immediately with the compare SAR address indicated by the display LEDs. If a stop-on-address compare occurs during an operand fetch/store, the stop state is entered after completing the instruction and the next instruction address is indicated by the display LEDs. To exit stop state, press the Start key; execution begins at the next sequential address.

   If the selected address is an instruction address:

   - When the compare occurs, the stop state is entered with the compare SAR address displayed in the data display indicators.

   - Certain machine conditions occur that cause the stop state to be entered on the wrong instruction address. When this happens, continue to press the Start key until the selected instruction address is displayed.

Stop On Address (Relocation Translator Enabled)

1. Press the Stop On Address key.

   Contents of the stop-on-address (SOA) register are indicated by the display LEDs.

2. Press the AKR (address key register) key.

   Contents of the stop-on-address address key register are displayed.

3. Enter the desired address key by pressing one hex entry key for a digit value (hex 0 through 7).

4. Press the Store key.

   Contents of the updated stop-on-address key register are displayed.

5. Press the Stop On Address key.

   Contents of the stop-on-address register are indicated by the display LEDs.

6. Enter the selected compare address by pressing the hex entry keys for a four-digit hex address.

7. Press the Store key.

   Contents of the updated stop-on-address register are indicated by the display LEDs.

   The selected stop-on-address key register and stop-on-address register are used to compute a 20-bit physical address. Whenever the value in the segmentation register is changed, the physical address is recomputed.

   > **Note:** The contents of the stop-on-address key register and the stop-on-address register may be displayed on the console; however, the 20-bit physical address cannot be displayed.

8. Press the Stop On Address key.

   The processor is now in stop-on-address mode.

9. Press the Start key.

   Execution begins at the current IAR address on the level that was active prior to entering the stop state.

   When the selected physical address is computed using the SAR and the active address key, the processor enters the stop state. If the stop-on-address compare occurs during instruction fetch, the stop state is entered immediately with the compare SAR address indicated by the display LEDs. If the stop-on-address compare occurs during an operand fetch/store, the stop state is entered after completing the instruction. The next instruction address is displayed by the LEDs. To exit stop state, press the Start key; execution begins at the next sequential address.

If the selected address is an instruction address:

- When the compare occurs, the stop state is entered with the compare SAR address displayed in the data display indicators.

- Certain machine conditions occur that cause the stop state to be entered on the wrong instruction address. When this happens, continue to press the Start key until the selected instruction address is displayed.

The Check Restart key and the Stop On Error key are mutually exclusive. When one is pressed, the other is reset if it is on.

(E) **Check Restart:** Pressing this key places the processor in check restart mode. While in this mode, a program-check, machine-check, or power/thermal-warning class interrupt causes the processor to be reset and execution to restart at address 0 on level 0.

Note: The power/thermal-warning stop-on-error condition is controlled by the summary mask.

(F) **Stop On Error:** Pressing this key places the processor in stop-on-error mode. Any program-check, machine-check, or power/thermal-warning class interrupt causes the processor to enter stop state. To determine the cause of the error, display the PSW. To restart the processor, press the Reset key and then the Start key. Pressing only the Start key allows the processor to proceed with the class interrupt as if stop mode had not occurred. Note that the Check indicator may have been turned off while in stop state. After the class interrupt routine is completed, control may be returned to the instruction that caused the error and an attempt to reexecute the instruction may be made. Some instructions are not reexecutable because operand registers or storage locations were changed before the instruction was terminated (because of the initial error). In these cases, the operator must be familiar with the program because manual restoration of affected locations must be made before restart is attempted.

Note: The power/thermal-warning class interrupt is controlled by the summary mask.



Ⓐ **Reset:** This key initiates a system reset that performs the following functions:

- IAR on level 0 set to 0
- AKR on level 0 set to 0
- Interrupt mask set to all levels enabled
- LSR on level 0—indicators set to 0's, summary mask enabled, supervisor state and in-process flag turned on, trace disabled
- LSRs for levels 1–3 set to 0's
- PSW bits 0–12 and 14 set to 0's (bit 14 set to 0 indicates translator disabled); bits 13 and 15 retain their state prior to system reset
- SAR set to 0
- CIAR set to 0
- Console display LEDs are turned off
- Clock class interrupts are disabled
- Error logging set to the enabled state

After the system reset is completed, the processor is placed in the stop state with the Stop indicator on.

The following resources are not affected by system reset:

- General registers (all levels)
- IARs (levels 1–3)
- AKRs (levels 1–3)
- Main storage
- Console data buffer
- Segmentation registers
- Stop-on-address register
- Clock
- Comparator

Ⓑ **Store:** This key is effective only when the processor is in stop state. Pressing this key causes the last data entry to be stored in the last selected resource.

Ⓒ **Data Buffer:** Pressing this key causes the console data buffer to be selected. The contents of the console data buffer are displayed in the data display indicators.

(D) Console Interrupt: The effect of this key depends on the state of the processor. If the processor is in the stop or load state, this key has no effect. If the processor is in the run or wait state and the summary mask is enabled prior to the key action, a console-class interrupt occurs. The audio-response tone is generated when the interrupt is processed.

(E) Start: This key is effective in stop state only. Stop state is exited and the processor resumes execution at the address in the IAR on the current level. If stop state was entered from system reset, execution begins at address 0, level 0. If stop state was entered from wait state, the processor returns to wait state.



(H) PSW: Pressing this key selects the processor status word. The contents of the PSW are displayed in the data display indicators. Only PSW bit 14 (translator enabled) can be stored into the PSW from the programmer console.

(J) Op Reg: Pressing this key selects the op register and displays the contents in the data display indicators. Data cannot be stored into the op register from the console.

(K) CIAR: Pressing this key, after entering stop state, causes the address of the instruction just executed to be displayed. Data cannot be stored into the CIAR from the console.

(L) SAR: Pressing this key, while in stop state, displays the contents of the storage address register. An address can be stored into the SAR to address main storage or the segmentation registers for display or store operations. Bit 15 of the SAR cannot be set from the console.

(M) Main Storage: Pressing this key selects main storage as the facility to be accessed by the console. When this key is pressed, the contents of the main storage location addressed by the SAR are displayed in the data display indicators. Procedures for displaying and storing main storage are described in subsequent paragraphs in this chapter.

(F) Level Select: In the stop state, the Level-Select key should be pressed first, before selecting a new level. The desired level may then be selected by pressing either the 0, 1, 2, or 3 hex key.

The current active level (Level 0, 1, 2, or 3) is always displayed by one of the four level indicators at (G).



Level-Dependent Keys

The following keys select registers that are duplicated in hardware for each of the four interrupt levels:

- LSR
- AKR
- IAR
- R0–R7 (General purpose registers 0–7)

Pressing any of these keys, once a level has been selected, causes the contents of that register to be displayed in the data display indicators.

The level status register (LSR) is displayable only, except bits 8 (supervisor state) and 11 (summary mask) can be stored into this register.

To display an AKR for a given level, enter the desired level, and then press the AKR key. The *level* AKR, bits 0, 5–7, 9–11, and 13–15 (EOS, OP1K, OP2K, and ISK) are displayed in the data display indicators.

To display SAR AKR, first press SAR, then press AKR. To display the stop on address AKR, first press the Stop On Address key, then press AKR. To display CIAR AKR, first press CIAR, then press AKR (three bits, ISK). An AKR store is accomplished by first displaying the level AKR, then entering four hexadecimal digits, followed by pressing the Store key. When the Store key is pressed, the new level AKR is displayed. After the SOA AKR, or the SAR AKR is displayed, enter one hexadecimal digit and press the Store key. The CIAR AKR is displayable only.



Data Entry Keys

The 16 data entry keys are used to enter data into a selected resource, such as main storage or a general register. When data is entered, it is shifted through the indicators, as shown in the following example:



Example: Data to be entered: F3A8

Action	Data display indicators
Press data entry key F	
Press data entry key 3	
Press data entry key A	
Press data entry key 8	

Legend:

● – Indicator on

○ – Indicator off

Displaying Registers

The processor must be in stop state.

1. Select the proper level by first pressing the Level Select key Ⓒ, then the appropriate 0, 1, 2, or 3 hex data key.

   The contents of any register associated with the selected level can now be displayed by pressing a register key.

2. Press the desired register key. The contents of that register are displayed in the data display indicators Ⓐ.

Storing Into Registers

The processor must be in stop state.

1. Select the proper level by pressing the Level Select key Ⓒ, then the appropriate 0, 1, 2, or 3 hex data key.

2. Press the key for the register where data is to be stored. The contents of that register are displayed in the data display indicators Ⓐ.

3. Key in the data that is to be stored. This data is displayed in the data display indicators Ⓐ.

4. Press the Store key Ⓑ. The data that is displayed is stored into the selected register.



Displaying Segmentation Registers

The address relocation translator provides eight stacks (0–7) of 32 segmentation registers (0–31) in each stack, for a total of 256 segmentation registers. Refer to "Relocation Addressing" in Chapter 2.

The processor must be in the stop state.

1. Press the SAR key Ⓒ. The contents of the SAR are displayed in the data display indicators.
2. Key in a hexadecimal four-digit number with the five high-order bits equal to the binary address (bits 0–31) of the desired segmentation register.
3. Press the Store key Ⓐ. The address is stored in SAR.
4. Press the SAR key Ⓒ. The selected address is displayed in the data display indicators.



5. Press the AKR key Ⓓ. The contents of the SAR address key register (AKR) are displayed in the data display indicators.
6. Key in one hexadecimal character to select the desired segmentation stack (0–7).
7. Press the Store key Ⓐ. The value is stored in the SAR AKR.
8. Press the Seg Reg key Ⓑ. The contents of the selected segmentation register (defined by the five high-order bits of the SAR and the three SAR AKR bits) are displayed in the data display indicators.

> **Note:** Each time the Seg Reg key is pressed, the segmentation-selection address is incremented by 1 until the last segmentation register in the stack is selected. Then, the segmentation-selection address wraps from 31 to 0. When the segmentation-selection address wraps from 31 to 0, the SAR AKR is incremented by 1 (a new segmentation-register stack is selected); the new segmentation-register contents are displayed in the data display indicators. When all segmentation register stacks have been selected, the SAR AKR value then wraps from 7 to 0.

Storing Into a Segmentation Register

The address relocation translator provides eight stacks (0–7) of 32 segmentation registers (0–31) for a total of 256 segmentation registers. Refer to "Relocation Addressing" in Chapter 2.

The processor must be in the stop state.

1. Press the SAR key (C). The contents of the SAR are displayed in the data display indicators.



2. Key in the value that selects the desired segmentation register within a stack (four hex characters entered with the data entry keys).

3. Press the Store key (A). The selected address is stored in the SAR.

4. Press the SAR key (C). The selected address is displayed in the data display indicators.

5. Press the AKR key (D). The contents of the SAR address key register (AKR) are displayed in the data display indicators.

6. Key in one hex character with a data entry key (any value from 0 through 7, which is the new address key that selects a segmentation-register stack). This character is displayed in bits 12–15 of the data display indicators.

7. Press the Store key (A). The contents of the SAR address key register (AKR) are updated to the value entered from the data entry keys.

8. Press the Seg Reg key (B). The contents of the selected segmentation register (defined by the five high-order bits of the SAR and the three SAR AKR bits) are displayed in the data display indicators.

9. Key in the value (four hex characters entered at the data entry keys) that provide both the desired nine high-order bits of the 20-bit physical main storage address (select a 2K-byte block of main storage) and that contain the correct value for the valid bit and the read only bit.

10. Press the Store key (A). The selected segmentation register is updated to the value in the data display indicators.

    Note: Each time the Store key is pressed, the last value keyed is entered into the selected segmentation register and the segmentation selection address is incremented by 1 until the last segmentation register in the stack is selected. Then, the segmentation selection address wraps from 31 to 0. When the segmentation selection address wraps from 31 to 0, the SAR AKR is incremented by 1 (a new segmentation-register stack is selected); the new segmentation-register contents are displayed in the data display indicators. When all segmentation register stacks have been selected, the SAR AKR value then wraps from 7 to 0.

The segmentation registers can be written into by the Set Segmentation Register (SESR) instruction and can be displayed by the Copy Segmentation Register (CPSR) instruction. Refer to *IBM Series/1 Principles of Operation*, GA34-0152, for additional information.

Displaying Main Storage Locations

The processor must be in stop state.

If the storage address relocation translator is enabled, start at step 1; otherwise, start at step 5.

> **Note:** If steps 1 through 4 of the procedure are used, it is assumed that the operator has a thorough knowledge of the relocation translator and the storage mapping assigned by the program.

1. Press the SAR key (B). The contents of SAR are displayed in the data display indicators.

2. Press the AKR key (D). The contents of the SAR AKR are displayed in the data display indicators.



3. Key in one hex character (value of 0 through 7, which is the new address key). This character is displayed in bits 13–15 of the data display indicators.

4. Press the Store key (A). The new address key is stored into the SAR AKR.

5. Press the SAR key (B). The contents of the SAR are displayed in the data display indicators.

6. Key in the selected address (four hex characters). This address is displayed in the data display indicators.

7. Press the Store key (A). The address that is displayed is stored into the SAR.

8. Press the Main Storage key (C). The contents of the addressed storage location are displayed in the data display indicators and SAR is incremented by 2. Each time the Main Storage key is pressed, the location addressed by SAR is displayed in the data display indicators and then SAR is incremented by 2.

Notes:

1. If an invalid storage address occurs:

   a. The program check is suppressed.

   b. PSW bit 1 is set to 1.

   c. The Check indicator is turned on.

   d. PSW bit 1 set does not cause a class interrupt to occur upon entering the run state unless the check indicator is not reset. The bit is only an indication, to the operator, of an error while displaying main storage.

2. If a storage location with bad storage parity occurs:

   a. The program check is suppressed.

   b. PSW bit 8 is set to 1.

   c. The Check indicator is turned on.

   d. PSW bit 8 set does not cause a class interrupt to occur upon entering the run state unless the check indicator is not reset. The bit is only an indication, to the operator, of an error while displaying main storage.

Storing Into Main Storage

The processor must be in stop state.

If the storage address relocation translator is enabled, start at step 1; otherwise, start at step 5.

> **Note:** If steps 1 through 4 of the procedure are used, it is assumed that the operator has a thorough knowledge of the relocation translator and the storage mapping assigned by the program.

1. Press the SAR key (B). The contents of SAR are displayed in the data display indicators.
2. Press the AKR key (D). The contents of the SAR AKR are displayed in the data display indicators.



3. Key in one hex character (a value of 0–7 which is the new address key). This character is displayed in bits 13–15 of the data display indicators.
4. Press the Store key (A). The new address key is stored into the SAR AKR.
5. Press the SAR key (B). The current contents of the SAR are displayed in the data display indicators.
6. Key in the selected address (four hex characters). The address is displayed in the data display indicators.
7. Press the Store key (A). The address displayed in the data display indicators is stored into the SAR.
8. Press the Main Storage key (C). The contents of the addressed storage location are displayed in the data display indicators.
9. Key in the data that is to be stored into main storage. This data is displayed in the data display indicators.
10. Press the Store key (A). The data that is displayed is stored at the selected storage location and SAR is incremented by 2. Repeat steps 9 and 10 to store in sequential storage word addresses, or repeat steps 8, 9, and 10 if sequential storage words are to be displayed before alteration.

Chapter 4. Diagnose (DIAG) Instruction

The DIAG instruction is used for controlling or testing various hardware functions.



The parameter field is used to define and select the functions of the DIAG instruction. The bits in the parameter field are as follows:

Parameter field



Note: Bits 10 and 11 must always be set to 0's.

Bits	Value	Function
8–9	00	Storage select (word)
	01	Storage select (byte/error correction code bits)
	10	Local storage register select
	11	Channel select
10	0	Not used (must be set to 0)
11	0	Not used (must be set to 0)
12	0	Storage-to-register data transfer
	1	Register-to-storage data transfer
13	0	Enable all other parameter bit functions
	1	Set system ID (all other parameter bit functions disabled)
14	0	Disable (Error correction code, error log, channel-interrupt requests, and channel cycle-steal requests)
	1	Enable (Error correction code, error log, channel-interrupt requests, and channel cycle-steal requests)
15	0	Enable all other parameter bit functions
	1	Error log select (storage select, local storage register select, and channel select functions disabled)

Storage Select

The storage select function provides for testing of the error correction code (ECC) generation, single error correction, and double error detection on the storage card.

> **Note:** During a write storage cycle, ECC generates six code bits for the 16-bit data word written (for byte writes, a read must first occur to form the 16-bit data word) thus creating a 22-bit word in storage. These code bits provide for the single error correction/double error detection capability on the read storage cycle. When a double error in storage is detected on a processor read, a machine check interrupt occurs with PSW bit 8 set to 1 (storage parity error).

Storage select can be either by word or by byte/ECC code bits. Parameter-field bits that are common to word or byte/ECC code bits selection are described in the following:

Bit 12: Specifies the direction of the data transfer.

- Bit 12=0. Transfer is from main storage to a register (read storage).
- Bit 12=1. Transfer is from a register to main storage (write storage).

Bit 13: Must be set to 0.

Bit 14: Specifies ECC generation, single error correction, and double error detection.

- Bit 14=0. ECC is not generated, single errors are not corrected, and double errors are not detected.
- Bit 14=1. ECC is generated, single errors are corrected, and double errors are detected.

Bit 15: Must be set to 0.

Storage Select Word

Parameter-field bits 8 and 9 are set to 0's.

The storage address for this data transfer cycle is contained in register 7 of the current priority level; the data is contained in register 0 of the current priority level. Two bytes of data are transferred.

Bit 14: Disable/enable.

- Bit 14=0. Disable.

  Read storage — Single errors are not corrected, and double errors are not detected.

  Write storage — ECC is not generated. Only the 16-bit data word is updated in storage; the six code bits in the 22-bit word remain unchanged.

- Bit 14=1. Enable.

Read storage — Single errors are corrected, and double errors are detected.

Write storage — ECC is generated.

When bit 14=1 (enable), a normal read or write word (bit 12 set to 0 or 1) occurs in storage.

Storage Select Byte/ECC Code Bits

Parameter-field bit 8 is set to 0 and bit 9 is set to 1.

The storage address for this data transfer cycle is contained in register 7 of the current priority level.

Bit 14: Disable/enable.

- Bit 14=0. Disable.

  Read storage — The six code bits are transferred from the 22-bit storage word to bits 10–15 of current priority level register 0. Bits 0–9 of register 0 are set to 0's. Single errors are not corrected, and double errors are not detected.

  Write storage — Bits 10–15 of current priority level register 0 are transferred to the six code bit positions of the word in storage. The 16 data bits in the 22-bit word remain unchanged. Bits 0–9 of register 0 are ignored.

- Bit 14=1. Enable.

  Read storage — The storage data byte is transferred from storage into bits 8–15 of current priority level register 0. Bits 0–7 of register 0 are set to 0's. Single errors are corrected, and double errors are detected.

  Write storage — The data byte in bits 8–15 of current priority level register 0 is transferred to storage. Bits 0–7 of register 0 are ignored. ECC is generated.

When bit 14=1 (enable), a normal read or write byte (bit 12 set to 0 or 1) occurs in storage.

Local Storage Register Select

The local storage register select function permits the transfer of data between main storage and any local storage register. The recommended use of this function is to read the error log. (See Appendix C.) To select this function, parameter-field bit 8 is set to 1 and bit 9 is set to 0.

> **Note:** The processor uses the local storage registers to store various machine parameters. Changing these parameters is not recommended because the results cannot be predicted.

The DIAG instruction has two additional words appended when this function is specified.

Additional words when accessing local storage



The bits in the two additional words are defined as follows:

Bits	Significance
16–23	Not used (must be set to 0's)
24–31	Local storage register address (00–FF hex)
32–47	Immediate data to be transferred

Parameter-field bits that are used with this function are defined as follows:

Bit 12: Specifies the direction of the data transfer.

- Bit 12=0. Transfer is from the immediate data field to the specified local storage register.
- Bit 12=1. Transfer is from the specified local storage register to the immediate data field.

Bit 13: Must be set to 0.

Bit 15: Must be set to 0.

Channel Select

The channel select function is determined by parameter field bits 8 and 9 being set to 1's.

This function, with bit 14 of the parameter field set to 0 (disable), inhibits and logically isolates I/O interrupts and cycle-steal operations. With bit 14 of the parameter field set to 1 (enable), this function allows I/O interrupts under the control of the summary mask, and cycle-steal operations are enabled.

Parameter-field bit functions are defined as follows:

Bit 13: Must be set to 0.

Bit 14: Specifies whether channel priority interrupts and cycle-steal requests are disabled or enabled.

- Bit 14=0. Channel priority interrupts and cycle-steal requests are disabled.
- Bit 14=1. Channel priority interrupts and cycle-steal requests are enabled.

Bit 15: Must be set to 0.

> **Note:** Pressing the Start button while in the stop state or executing any instruction that causes a level status block to be loaded (LEX instruction, SELB instruction, class interrupt, etc.) returns priority interrupt masking to program control. Also, the following operations cause cycle-stealing to be resumed:
>
> - Setting or reseting Stop on Address mode.
> - Performing the EN, DIS, SESR, or CPSR instruction.

Set System ID

The set system ID function is selected by parameter field bit 13 being set to 1.

This function sets the system ID into register 0 of the current priority level. The system ID for the 4956 is hex 0106.

Register 0 is set as follows:



> **Note:** When this function is selected, all other parameter-field functions are ignored.

Error Log Select

The error log select function provides a control to prevent logging of errors generated by diagnostic tests. To select this function, parameter-field bit 15 must be set to 1.

Parameter-field bit functions are defined as follows:

Bit 13: Must be set to 0.

Bit 14: Enables or disables error logging.

- Bit 14=0. Error logging is disabled.
- Bit 14=1. Error logging is enabled.

Bit 15: Must be set to 1.

> **Note:** If error log select is specified, storage select, local storage register select, and channel select functions are disabled.

Indicators

Indicators are not changed by the DIAG instruction; however, the data in local storage registers may be changed. Refer to "Local Storage Register Select" in this section.

Program-Check Condition

The DIAG instruction is a privileged instruction. If this instruction is encountered during the problem state, the instruction is suppressed, a program-check interrupt occurs, and the privilege violate bit (bit 2) in the PSW is set to 1.

Appendix A. Instruction Execution Times

The processor executes instructions at a rate of approximately 434,000 instructions per second, based on an instruction mix that has been selected as being representative of Series/1 programming (refer to the Representative Instruction Mix Table in this appendix).

Several factors other than instruction mix have an effect on instruction throughput. Some factors that reduce instruction throughput are:

- Storage refresh
- Channel load interference
- Wait state
- Timer housekeeping
- Synchronization of the channel interface to the storage interface
- Correction of a single-bit error in storage

The instruction mix in the following table has been selected as being a representative sample of Series/1 programming. The instruction rate is obtained as follows:

1. Multiply the weight of each instruction by its execution time. This results in a weighted time for each instruction.
2. Add the weighted times together, and divide their total into 1. This results in the number of instructions executed per second.

Representative Instruction Mix Table

Instruction		Note	Weight	Execution time (usec)	Weighted time (usec)
MVBI	byte,reg		0.0988	0.900	0.089
JC	cond,jdisp	1	0.0931	1.500	0.140
JC	cond,jdisp	2	0.0806	1.350	0.109
MVFN	(reg),(reg)	3	0.0018	18.900	0.034
MVA	addr4,reg	4	0.0196	1.850	0.036
STM	reg,addr4[,abcnt]	5,6	0.0092	10.500	0.097
LMB	addr4	6,7	0.0112	9.550	0.107
TWI	word,addr4	7,8	0.0151	3.900	0.059
CWI	word,addr4	9	0.0199	2.900	0.058
TBT	(reg,bitdisp)	10	0.0302	2.250	0.068
TBTR	(reg,bitdisp)	10	0.0170	3.600	0.061
J	jdisp		0.0841	1.500	0.126
DIS	ubyte	11	0.0411	2.700	0.111
BAL	longaddr,reg	12	0.0391	1.850	0.072
MVW	longaddr,reg	12	0.0500	2.300	0.115
MVW	reg,longaddr	12	0.0154	2.450	0.038
MVW	reg,reg		0.0976	1.350	0.132
AWI	word,reg[,reg]		0.0206	1.800	0.037
MVW	addr5,addr4	9,9	0.0237	4.300	0.102
MVD	addr5,addr4	9,9	0.0110	5.700	0.063
MVWS	reg,shortaddr		0.0372	2.300	0.086
AB	addr4,reg	13	0.0258	4.200	0.108
CW	addr4,reg	7	0.0158	2.600	0.041
MVW	reg,addr4	9	0.0307	2.600	0.080
MVWS	shortaddr,reg		0.0780	2.250	0.175
PSW	reg,addr4	9	0.0167	4.750	0.079
PW	addr4,reg	9	0.0167	4.850	0.081

Notes:

1. Taken
2. Jump not taken
3. N=17
4. AM=10, RB=0
5. AM=01
6. Specified general registers 0–4
7. AM=00
8. All selected bits=1's
9. AM=10, RB≠0
10. Test bit number 4
11. OP bit 15 (summary mask)
12. R2=0
13. AM=11, RB≠0

Execution times for individual instructions can be calculated from the following information.

Figure A-1 shows the additional time required when executing register/storage instructions or storage/storage instructions and assembler syntax for address mode.

- RS—the additional time for register/storage instructions

AM	RB	Time (microseconds)
00	Note 1	0.0
01	Note 1	0.45
10	Note 1	0.0
11	Note 1	1.05

- SS—the additional time for storage/storage instructions (all combinations of AM1 and AM2 are shown below)

AM1	RB	AM2	RB	Time (microseconds)
00	Note 1	00	Note 1	0.0
00	Note 1	01	Note 1	0.0
00	Note 1	10	Note 1	0.0
00	Note 1	11	Note 1	0.9
01	Note 1	00	Note 1	0.0
01	Note 1	01	Note 1	0.0
01	Note 1	10	Note 1	0.45
01	Note 1	11	Note 1	0.95
10	Note 1	00	Note 1	0.45
10	Note 1	01	Note 1	0.45
10	Note 1	10	Note 1	0.45

AM1	RB	AM2	RB	Time (microseconds)
10	Note 1	11	Note 1	1.35
11	=0	00	Note 1	1.25
11	=0	01	Note 1	1.25
11	=0	10	Note 1	1.55
11	=0	11	Note 1	2.15
11	≠0	00	Note 1	1.35
11	≠0	01	Note 1	1.35
11	≠0	10	Note 1	1.80
11	≠0	11	Note 1	2.40

- Assembler syntax for address modes (Note 2)

Assembler syntax		Address modes	
addr4	*addr5*	*AM, AM1, or AM2*	
(reg^{0-3})	(reg)	00	Note 1
(reg^{0-3})+	(reg)+	01	Note 1
addr	addr	10	Note 1
(reg^{1-3},waddr)	(reg^{1-7},waddr)	10	Note 1
addr*	addr*	11	RB=0
disp1(reg^{1-3},disp2)*	disp1(reg^{1-7},disp2)*	11	RB≠0
disp(reg^{1-3})*	disp(reg^{1-7})	11	RB≠0
(reg^{1-3})*	(reg^{1-7})*	11	RB≠0
(reg^{1-3},disp)*	(reg^{1-7},disp)*	11	RB≠0

Notes:

1. The value of RB does not affect the timings.
2. Register/storage instructions use assembler syntax *addr4* for address mode (AM).
   Storage/storage instructions use assembler syntax:
   - *addr5* for address mode for operand 1 (AM1)
   - *addr4* for address mode for operand 2 (AM2)

Figure A-1. Additional Instruction Times and Assembler Syntax for Address Mode

The symbols used in Figure A-1 and in the remainder of this appendix are defined as follows:

Symbol	Meaning
N	Number of bytes moved, filled, scanned, or compared
NS	Number of shifts
RS	Additional addressing-mode time for register/storage instructions
SS	Additional addressing-mode time for storage/storage instructions
*	Indirect address

The following notes and tables are used to determine instruction execution times:

Notes:

1. Subtract 1.2 microseconds if N=0, or subtract 0.45 microsecond if the operation terminates before the contents of general register 7=0.
2. Subtract 1.8 microseconds if N=0.
3. If the initial count contents of the selected general register are 0 or all 1's, the time is 2.75 microseconds.
   - If the selected general register count goes to 0, the time is 1.80 microseconds.
   - If the selected general register count does not go to 0, the time is 1.85 microseconds.
4. For each specific general register from 0 through 6, add an additional 0.65 microsecond per register.
5. MVFD or MVFN :
   - When N>3 and the addresses in the general registers (specified by the R1 and R2 fields) are both odd or both even and:
     - N is even, the MVFN instruction time is 6.75+0.675N microseconds. An additional 0.25 microsecond is added to the MVFN instruction time for the MVFD instruction.
     - N is odd, add 1 to N to make it even. The MVFN instruction time is 6.75+0.675N microseconds. An additional 0.25 microsecond is added to the MVFN instruction time for the MVFD instruction.
   - When N<4 and >0, the MVFN instruction time is 4.9+1.35N microseconds. The MVFD instruction time is the same.
   - When one address value in the general register (specified by the R1 and R2 fields) is even, the other address value is odd, and N>0, the MVFN instruction time is 4.9+1.35N microseconds. The MVFD instruction time is the same.
   - When N=0, the MVFN instruction time is 2.75 microseconds. The MVFD instruction time is the same.
6. Subtract 2.25 microseconds if N=0, subtract 0.90 microsecond if the operation terminates with the contents of general register 7=1, or subtract 0.45 microsecond if the operation terminates with the contents of register 7 >1.
7. For an SLT or SLTD instruction, if the first shift operation causes a carry, the instruction is terminated; add 0.9 microsecond.
   - If the instruction is SLT and it is terminated by a count of 0, add 0.9 microsecond.
   - If the instruction is SLTD and it is terminated by a count of 0, add 0.45 microsecond.
8. For each specified general register from 1 through 6, add an additional 0.65 microsecond per register. When only register 1 is specified, add an additional 0.50 microsecond.
9. For a non-0 result, add 0.45 microsecond.

Individual instruction timings are subject to the same factors that reduce the instruction throughput: storage refresh, channel load interference, wait state, timer housekeeping, synchronization of the channel interface to the storage interface, and correction of a single-bit error in storage.

The following tables show the instructions in alphabetical sequence based on assembler mnemonics:

Instruction execution times			
Mnemonic	**Instruction name**	**Syntax**	**Execution time (microseconds)**
AA	Add Address	raddr,reg[,reg]	1.80
		raddr,addr4	3.40+RS
AB	Add Byte	reg,addr4	3.30+RS
		addr4,reg	3.15+RS
ABI	Add Byte Immediate	byte,reg	0.90
ACY	Add Carry Register	reg	1.35
AD	Add Doubleword	reg,addr4	4.55+RS
		addr4,reg	3.65+RS
		addr5,addr4	6.80+SS
AW	Add Word	reg,reg	1.40
		reg,addr4	3.00+RS
		addr4,reg	2.45+RS
		longaddr,reg	2.45
		longaddr*,reg	3.00
		addr5,addr4	4.95+SS
AWCY	Add Word with Carry	reg,reg	1.40
AWI	Add Word Immediate	word,reg[,reg]	1.80
		word,addr4	3.40+RS
B	Branch Unconditional	longaddr	1.85
		longaddr*	2.40
BAL	Branch and Link	longaddr,reg	1.85
		longaddr*,reg	2.40
BALS	Branch and Link Short	(reg,jdisp)*	2.05
		(reg)*	2.05
		addr*	2.05
BALX	Branch and Link External	vcon,reg	See BAL
BC	Branch on Condition	cond,longaddr	Branch not taken—1.80 Taken—1.85
		cond,longaddr*	Branch not taken—1.85 Taken—2.40
BCC	Branch on Condition Code	cond,longaddr	3.20
		cond,longaddr*	3.35
BCY	Branch on Carry	longaddr	See BC
BE	Branch on Equal	longaddr	See BC
BER	Branch on Error	longaddr	See BNCC
BEV	Branch on Even	longaddr	See BC
BGE	Branch on Arithmetically Greater Than or Equal	longaddr	See BNC
BGT	Branch on Arithmetically Greater Than	longaddr	See BNC
BLE	Branch on Arithmetically Less Than or Equal	longaddr	See BC

Instruction execution times			
Mnemonic	Instruction name	Syntax	Execution time (microseconds)
BLGE	Branch on Logically Greater Than or Equal	longaddr	See BNC
BLGT	Branch on Logically Greater Than	longaddr	See BNC
BLLE	Branch on Logically Less Than or Equal	longaddr	See BC
BLLT	Branch on Logically Less Than	longaddr	See BC
BLT	Branch on Arithmetically Less Than	longaddr	See BC
BMIX	Branch if Mixed	longaddr	See BC
BN	Branch on Negative	longaddr	See BC
BNC	Branch on Not Condition	cond,longaddr	Branch not taken—1.80 Taken—1.85
		cond,longaddr*	Branch not taken—1.80 Taken—2.40
BNCC	Branch on Not Condition Code	cond,longaddr	3.20
		cond,longaddr*	3.35
BNCY	Branch on No Carry	longaddr	See BNC
BNE	Branch on Not Equal	longaddr	See BNC
BNER	Branch if Not Error	longaddr	See BCC
BNEV	Branch on Not Even	longaddr	See BNC
BNMIX	Branch if Not Mixed	longaddr	See BNC
BNN	Branch on Not Negative	longaddr	See BNC
BNOFF	Branch if Not Off	longaddr	See BNC
BNON	Branch if Not On	longaddr	See BNC
BNOV	Branch on Not Overflow	cond,longaddr	Branch not taken—1.80 Taken—1.85
		cond,longaddr*	Branch not taken—1.80 Taken—2.40
BNP	Branch on Not Positive	longaddr	See BNC
BNZ	Branch on Not Zero	longaddr	See BNC
BOFF	Branch if Off	longaddr	See BC
BON	Branch if On	longaddr	See BC
BOV	Branch on Overflow	cond,longaddr	Branch not taken—1.80 Taken—1.85
		cond,longaddr*	Branch not taken—1.80 Taken—2.40
BP	Branch on Positive	longaddr	See BC
BX	Branch External	vcon	See B
BXS	Branch Indexed Short	(reg$^{1-7}$,jdisp)	1.65
		(reg$^{1-7}$)	1.65
		addr	1.65
BZ	Branch on Zero	longaddr	See BC

Instruction execution times				
Mnemonic	Instruction name	Syntax	Execution time (microseconds)	
CA	Compare Address	raddr,reg	1.80	
		raddr,addr4	2.90+RS	
CB	Compare Byte	addr4,reg	2.70+RS	
		addr5,addr4	4.10+SS	
CBI	Compare Byte Immediate	byte,reg	0.90	
CD	Compare Doubleword	addr4,reg	3.80+RS	
		addr5,addr4	5.60+SS	
CFED	Compare Byte Field Equal and Decrement	(reg),(reg)	3.95+1.75N	Note 1
CFEN	Compare Byte Field Equal and Increment	(reg),(reg)	See CFED	
CFNED	Compare Byte Field Not Equal and Decrement	(reg),(reg)	See CFED	
CFNEN	Compare Byte Field Not Equal and Increment	(reg),(reg)	See CFED	
CMR	Complement Register	reg[,reg]	1.80	
CPAKR	Copy Address Key Register	addr4	4.45+RS	
		reg	3.20	
CPCL	Copy Current Level	reg	2.45	
CPCLK	Copy Clock	reg	2.75	
CPCMP	Copy Comparator	reg	3.20	
CPCON	Copy Console Data Buffer	reg	2.30	
CPIMR	Copy Interrupt Mask Register	addr4	3.35+RS	
CPIPF	Copy In-Process Flags	addr4	7.10+RS	
CPISK	Copy Instruction Space Key	addr4	See CPAKR	
		reg		
CPLB	Copy Level Block	reg,addr4	11.65+RS	
CPLSR	Copy Level Status Register	reg	1.80	
CPOOK	Copy Operand 1 Key	addr4	See CPAKR	
		reg		
CPOTK	Copy Operand 2 Key	addr4	See CPAKR	
		reg		
CPPSR	Copy Processor Status and Reset	addr4	4.10+RS	
CPSK	Copy Storage Key (no op)	reg,addr4	2.70+RS	
CPSR	Copy Segmentation Register	reg,addr4	4.45+RS	
CW	Compare Word	reg,reg	1.40	
		addr4,reg	2.60+RS	
		addr5,addr4	4.10+SS	
CWI	Compare Word Immediate	word,reg	1.80	
		word,addr4	2.90+RS	

Instruction execution times			
Mnemonic	**Instruction name**	**Syntax**	**Execution time (microseconds)**
DB	Divide Byte	addr4,reg	5.20+RS Minimum 34.45+RS Maximum
DD	Divide Doubleword	addr4,reg	5.15+RS Minimum 57.45+RS Maximum
DIAG	Diagnose	ubyte	2.70 Minimum 5.65 Maximum
DIS	Disable	ubyte	Op bits 12 13 14 15 Times 0 0 0 0 2.70 0 0 0 1 2.70 0 0 1 0 5.60 0 0 1 1 5.60 0 1 0 0 3.15 0 1 0 1 3.60 0 1 1 0 6.05 0 1 1 1 6.50 1 0 0 0 2.70 1 0 0 1 2.70 1 0 1 0 5.60 1 0 1 1 5.60 1 1 0 0 3.15 1 1 0 1 3.60 1 1 1 0 6.05 1 1 1 1 6.50
DW	Divide Word	addr4,reg	4.75+RS Minimum 34.00+RS Maximum
EN	Enable	ubyte	Op bits 12 13 14 15 Times 0 0 0 0 2.70 0 0 0 1 5.40 0 0 1 0 4.95 0 0 1 1 7.65 0 1 0 0 3.60 0 1 0 1 6.30 0 1 1 0 5.85 0 1 1 1 8.55 1 0 0 0 4.95 1 0 0 1 7.65 1 0 1 0 4.95 1 0 1 1 7.65 1 1 0 0 5.85 1 1 0 1 8.55 1 1 1 0 5.85 1 1 1 1 8.55

Instruction execution times				
Mnemonic	Instruction name	Syntax	Execution time (microseconds)	
FFD	Fill Byte Field and Decrement	reg,(reg)	4.55+0.9N	Note 2
FFN	Fill Byte Field and Increment	reg,(reg)	See FFD	
IO	Operate I/O	longaddr	11.30 (Halt I/O) 5.10 (minimum Read) 6.00 (minimum Write)	
		longaddr*	11.90 (Halt I/O) 5.65 (minimum Read) 6.55 (minimum Write)	
IOPK	Interchange Operand Keys Keys		4.15	
IR	Interchange Registers	reg,reg	1.35	
J	Jump Unconditional	jdisp	1.50	
		jaddr	1.50	
JAL	Jump and Link	jdisp,reg	1.50	
		jaddr,reg	1.50	
JC	Jump on Condition	cond,jdisp	Jump not taken—1.35 Taken—1.50	
		cond,jaddr	Jump not taken—1.35 Taken—1.50	
JCT	Jump on Count	jdisp,reg		Note 3
		jaddr,reg		Note 3
JCY	Jump on Carry		See JC	
JE	Jump on Equal		See JC	
JEV	Jump on Even		See JC	
JGE	Jump on Arithmetically Greater Than or Equal		See JNC	
JGT	Jump on Arithmetically Greater Than		See JNC	
JLE	Jump on Arithmetically Less Than or Equal		See JC	
JLGE	Jump on Logically Greater Than or Equal		See JNC	
JLGT	Jump on Logically Greater Than		See JNC	
JLLE	Jump on Logically Less Than or Equal		See JC	
JLLT	Jump on Logically Less Than		See JC	

Instruction execution times				
Mnemonic	**Instruction name**	**Syntax**	**Execution time (microseconds)**	
JLT	Jump on Arithmetically Less Than		See JC	
JMIX	Jump if Mixed		See JC	
JN	Jump on Negative		See JC	
JNC	Jump on Not Condition	cond,jdisp	Jump not taken—1.35 Taken—1.50	
		cond,jaddr	Jump not taken—1.35 Taken—1.50	
JNCY	Jump on No Carry		See JNC	
JNE	Jump on Not Equal		See JNC	
JNEV	Jump on Not Even		See JNC	
JNMIX	Jump if Not Mixed		See JNC	
JNN	Jump on Not Negative		See JNC	
JNOFF	Jump if Not Off		See JNC	
JNON	Jump if Not On		See JNC	
JNP	Jump on Not Positive		See JNC	
JNZ	Jump no Not Zero		See JNC	
JOFF	Jump if Off		See JC	
JON	Jump if On		See JC	
JP	Jump on Positive		See JC	
JZ	Jump on Zero		See JC	
LEX	Level Exit	[ubyte]	7.65 14.40	Minimum Maximum
LMB	Load Multiple and Branch	addr4	6.30 + RS	Note 4
MB	Multiply Byte	addr4,reg	5.60+RS 10.10+RS	Minimum Maximum
MD	Multiply Doubleword	addr4,reg	7.40+RS 28.05+RS	Minimum Maximum
MVA	Move Address	addr4,reg raddr,addr4	1.85+RS 2.80+RS	
MVB	Move Byte	reg,addr4 addr4,reg addr5,addr4	3.15+RS 3.10+RS 4.05+SS	
MVBI	Move Byte Immediate	byte,reg	0.90	
MVBZ	Move Byte and Zero	addr4,reg	3.35+RS	
MVD	Move Doubleword	reg,addr4 addr4,reg addr5,addr4	3.30+RS 3.50+RS 5.25+SS	
MVDZ	Move Doubleword and Zero	addr4,reg	4.60+RS	
MVFD	Move Byte Field and Decrement	(reg),(reg)		Note 5
MVFN	Move Byte Field and Increment	(reg),(reg)		Note 5

Instruction execution times				
Mnemonic	Instruction name	Syntax	Execution time (microseconds)	
MVW	Move Word	reg,reg	1.35	
		reg,addr4	2.60+RS	
		addr4,reg	2.40+RS	
		reg,longaddr	2.45	
		reg,longaddr*	2.90	
		longaddr,reg	2.30	
		longaddr*,reg	3.00	
		addr5,addr4	3.85+SS	
MVWI	Move Word Immediate	word,reg	1.85+RS	
		word,addr4	2.80+RS	
MVWS	Move Word Short	reg,shortaddr	2.30	
		reg,shortaddr*	3.10	
		shortaddr,reg	2.25	
		shortaddr*,reg	2.75	
MVWZ	Move Word and Zero	addr4,reg	3.15+RS	
MW	Multiply Word	addr4,reg	5.15+RS	Minimum
			15.00+RS	Maximum
NOP	No Operation		1.50	
NWI	AND Word Immediate	word,reg[,reg]	1.80	
OB	OR Byte	reg,addr4	3.30+RS	
		addr4,reg	3.05+RS	
		addr5,addr4	4.70+SS	
OD	OR Doubleword	reg,addr4	4.55+RS	
		addr4,reg	3.65+RS	
		addr5,addr4	6.35+SS	
OW	OR Word	reg,reg	1.40	
		reg,addr4	3.00+RS	
		addr4,reg	2.45+RS	
		longaddr,reg	2.45	
		longaddr*,reg	3.00	
		addr5,addr4	4.45+SS	
OWI	OR Word Immediate	word,reg[,reg]	1.80	
		word,addr4	3.40+RS	
PB	Pop Byte	addr4,reg	5.05+RS	
PD	Pop Doubleword	addr4,reg	5.65+RS	
PSB	Push Byte	reg,addr4	5.30+RS	
PSD	Push Doubleword	reg,addr4	5.75+RS	
PSW	Push Word	reg,addr4	4.75+RS	
PW	Pop Word	addr4,reg	4.85+RS	
RBTB	Reset Bits Byte	reg,addr4	3.30+RS	
		addr4,reg	3.05+RS	
		addr5,addr4	4.70+SS	
RBTD	Reset Bits Doubleword	reg,addr4	4.55+RS	
		addr4,reg	3.65+RS	
		addr5,addr4	6.35+SS	

Instruction execution times				
Mnemonic	Instruction name	Syntax	Execution time (microseconds)	
RBTW	Reset Bits Word	reg,reg	1.40	
		reg,addr4	3.00+RS	
		addr4,reg	2.45+RS	
		longaddr,reg	2.45	
		longaddr*,reg	3.00	
		addr5,addr4	4.45+SS	
RBTWI	Reset Bits Word Immediate	word,reg[,reg]	1.80	
		word,addr4	3.40+RS	
SA	Subtract Address	raddr,reg[,reg]	1.80	
		raddr,addr4	3.40+RS	
SB	Subtract Byte	reg,addr4	3.30+RS	
		addr4,reg	3.15+RS	
SBTB	Set Bits Byte	reg,addr4	3.30+RS	
		addr4,reg	3.05+RS	
		addr5,addr4	4.70+SS	
SBTD	Set Bits Doubleword	reg,addr4	4.45+RS	
		addr4,reg	3.55+RS	
		addr5,addr4	6.35+SS	
SBTW	Set Bits Word	reg,reg	1.4	
		reg,addr4	3.00+RS	
		addr4,reg	2.45+RS	
		longaddr,reg	2.45	
		longaddr*,reg	3.00	
		addr5,addr4	4.45+SS	
SBTWI	Set Bits Word Immediate	word,reg[,reg]	1.80	
		word,addr4	3.40+RS	
SCY	Subtract Carry Indicator	reg	1.35	
SD	Subtract Doubleword	reg,addr4	4.70+RS	
		addr4,reg	3.80+RS	
		addr5,addr4	6.80+SS	
SEAKR	Set Address Key Register	addr4	5.35+RS	
		reg	4.15	
SECLK	Set Clock	reg	3.20	
SECMP	Set Comparator	reg	3.20	
SECON	Set Console Data Lights	reg	3.90	
SEIMR	Set Interrupt Mask Register	addr4	4.10+RS	
SEIND	Set Indicators	reg	1.80	
SEISK	Set Instruction Space Key	addr4	See SEAKR	
		reg		
SELB	Set Level Block	reg,addr4	13.15+RS	Minimum
			26.65+RS	Maximum
SEOOK	Set Operand 1 Key	addr4	See SEAKR	
		reg		

Instruction execution times				
Mnemonic	Instruction name	Syntax	Execution time (microseconds)	
SEOTK	Set Operand 2 Key	addr4	See SEAKR	
		reg		
SESK	Set Storage Key	reg,addr4	2.70	
SESR	Set Segmentation Register	reg,addr4	5.95+RS	
SFED	Scan Byte Field Equal and Decrement	reg,(reg)	5.00+0.95N	Note 6
SFEN	Scan Byte Field Equal and Increment	reg,(reg)	See SFED	
SFNED	Scan Byte Field Not Equal and Decrement	reg,(reg)	See SFED	
SFNEN	Scan Byte Field Not Equal and Increment	reg,(reg)	See SFED	
SLC	Shift Left Circular	cnt16,reg	3.60	
		reg,reg	3.60	
SLCD	Shift Left Circular Double	cnt31,reg	6.85	Minimum
			7.30	Maximum
		reg,reg	6.85	Minimum
			7.30	Maximum
SLL	Shift Left Logical	cnt16,reg	4.05	Minimum
			4.95	Maximum
		reg,reg	4.05	Minimum
			4.95	Maximum
SLLD	Shift Left Logical Double	cnt31,reg	7.70	Minimum
			9.55	Maximum
		reg,reg	5.40	Minimum
			9.10	Maximum
SLT	Shift Left and Test	reg,reg	4.05+0.45NS	Note 7
SLTD	Shift Left and Test Double	reg,reg	4.05+0.9NS	Note 7
SRA	Shift Right Arithmetic	cnt16,reg	4.05	
		reg,reg	4.05	
SRAD	Shift Right Arithmetic Double	cnt31,reg	6.85	Minimum
			7.30	Maximum
		reg,reg	4.05	Minimum
			7.30	Maximum
SRL	Shift Right Logical	cnt16,reg	3.60	
		reg,reg	3.60	
SRLD	Shift Right Logical Double	cnt31,reg	6.75	Minimum
			6.80	Maximum
		reg,reg	4.05	Minimum
			6.80	Maximum
STM	Store Multiple	reg,addr4[,abcnt]	6.80+RS	Note 8
STOP	Stop	[ubyte]	2.70	
SVC	Supervisor Call	ubyte	18.35	

Instruction execution times				
Mnemonic	**Instruction name**	**Syntax**	**Execution time (microseconds)**	
SW	Subtract Word	reg,reg	1.40	
		reg,addr4	3.00+RS	
		addr4,reg	2.60+RS	
		longaddr,reg	2.60	
		longaddr*,reg	3.15	
		addr5,addr4	4.95+SS	
SWCY	Subtract Word with Carry	reg,reg	1.40	
SWI	Subtract Word Immediate	word,reg[,reg]	1.80	
		word,addr4	3.40+RS	
TBT	Test Bit	(reg,bitdisp)	2.25	
TBTR	Test Bit and Reset	(reg,bitdisp)	3.60	
TBTS	Test Bit and Set	(reg,bitdisp)	3.60	
TBTV	Test Bit and Invert	(reg,bitdisp)	3.60	
TWI	Test Word Immediate	word,reg	2.25	Note 9
		word,addr4	3.50+RS	Note 9
VR	Invert Register	reg[,reg]	1.35	
XB	Exclusive OR Byte	reg,addr4	3.30+RS	
		addr4,reg	3.05+RS	
XD	Exclusive OR Doubleword	reg,addr4	4.55+RS	
		addr4,reg	3.65+RS	
XW	Exclusive OR Word	reg,reg	1.40	
		reg,addr4	3.00+RS	
		addr4,reg	2.45+RS	
		longaddr,reg	2.45	
		longaddr*,reg	3.00	
XWI	Exclusive OR Word Immediate	word,reg[,reg]	1.80	

Floating-point instruction execution times				
Mnemonic	Instruction name	Syntax	Execution time (microseconds)	
CPFLB	Copy Floating Level Block	freg,addr4	18.55+RS	
FA	Floating Add	addr4,freg	7.60+RS	Minimum
			19.55+RS	Maximum
		freg,freg	7.80	Minimum
			17.80	Maximum
FAD	Floating Add Double	addr4,freg	12.05+RS	Minimum
			21.20+RS	Maximum
		freg,freg	8.80	Minimum
			23.35	Maximum
FC	Floating Compare	freg,freg	9.25	Minimum
			11.95	Maximum
FCD	Floating Compare Double	freg,freg	9.80	Minimum
			12.95	Maximum
FD	Floating Divide	addr4,freg	8.60+RS	Minimum
			75.30+RS	Maximum
		freg,freg	6.85	Minimum
			73.55	Maximum
FDD	Floating Divide Double	addr4,freg	9.90+RS	Minimum
			221.00+RS	Maximum
		freg,freg	6.95	Minimum
			218.05	Maximum
FM	Floating Multiply	addr4,freg	7.70+RS	Minimum
			60.05+RS	Maximum
		freg,freg	5.90	Minimum
			58.75	Maximum
FMD	Floating Multiply Double	addr4,freg	9.15+RS	Minimum
			105.30+RS	Maximum
		freg,freg	5.90	Minimum
			102.35	Maximum
FMV	Floating Move	addr4,freg	5.40+RS	
		freg,freg	4.20	
		freg,addr4	5.50+RS	
FMVC	Floating Move and Convert	addr4,freg	6.10+RS	Minimum
			8.35+RS	Maximum
		freg,addr4	7.70+RS	Minimum
			9.05+RS	Maximum
FMVCD	Floating Move and Convert Double	addr4,freg	6.75+RS	Minimum
			9.90+RS	Maximum
		freg,addr4	8.40+RS	Minimum
			11.25+RS	Maximum
FMVD	Floating Move Double	addr4,freg	6.25+RS	
		freg,freg	4.20	
		freg,addr4	6.70+RS	

Floating-point instruction execution times				
Mnemonic	Instruction name	Syntax	Execution (microseconds)	
FS	Floating Subtract	addr4,freg	10.05+RS	Minimum
			20.00+RS	Maximum
		freg,freg	8.25	Minimum
			18.25	Maximum
FSD	Floating Subtract Double	addr4,freg	12.05+RS	Minimum
			26.75+RS	Maximum
		freg,freg	8.80	Minimum
			23.80	Maximum
SEFLB	Set Floating Level Block	addr4,freg	22.15+RS	

Appendix B. Software Notes

Note 1

Instruction streams that are self-modifying cannot be guaranteed. An executing instruction cannot modify the next sequential instruction stream word.

Example:

```
        MVWI    hex 5000,LOC1
LOC1    J       THERE
```

This example illustrates a self-modifying instruction stream. The Move Word Immediate (MVWI) instruction moves a hex 5000 to LOC1. A hex 5000 in machine code is a no-operation instruction (NOP). The program is attempting to execute a NOP instruction, instead of the Jump (J) instruction. This type of programming is not permitted on the 4956 Processor.

Note 2

Four priority interrupt levels (0–3) are implemented in the processor. A Prepare command to levels 4–15 is executed so that condition code reporting occurs; however, the Prepare command is not executed at the addressed device and effectively results in a no-operation.

Note 3

There is no storage-protect feature in the 4956 processor. Execution of the Set Storage Key (SESK) and Copy Storage Key (CPSK) instructions results in a no-operation.

Note 4

Byte write operations to storage locations that contain two bit errors are not executed by the storage card. The storage location must first be corrected with a word write before the byte write operation can be executed correctly.

> **Note:** After a successful power-on reset, all storage locations are initialized to some value.

Appendix C. Error Log

Purpose

The error log provides a history of errors that have occurred since power-on. The log is useful in isolating the cause of a particular problem. At power-on, all 64 entries in the error log are cleared; at any other time, the error log contains the most current 64 errors of the types of errors that are logged. This information is readily available to the CSR via the programmer's console or the Diagnose instruction.

Structure

Error log entries are placed in 64 local store registers (addresses hex 40 through 7F). The following errors are included in the log:

- Processor ISA check
- Specification check
- Storage parity error (double error detected in storage)
- I/O check with sequence indicator
- CPU control check
- Timer overrun (refer to "Stall Detector/Timer Overrun Error")
- Storage protect check

When one of these errors occurs, the SDR contents (the last word read or written by the processor to main storage) are loaded into local store address hex 05. Also included in the log are Operate I/O condition codes (busy after reset, command reject, and interface data check), and priority interrupt condition codes (exception, and attention and exception). To access the log, the lock key and a special code are used to display the error entries in the data lights. The Diagnose instruction may be used to dump the error log or local store address hex 05 to main storage for viewing.

Entries are placed in the error log starting with the first at local store address hex 40. Subsequent entries are placed in the log by incrementing the last previous address by 1. Local store address hex 0F contains the address of the last entry in the error log, in the low byte bits 8–15. (The high byte bits 0–7 contain machine parameters and must not be modified.) When all 64 entries have been written, the log wraps; that is, the next entry replaces the first. During power on, the local store address hex 0F is set to hex 003F and the error log is initialized to 0's. Thus, a location that contains hex 0000 indicates the end of the log, unless it is the first entry of a two-location log entry.

All errors are grouped into two types: machine check and program check. Timer overrun, CPU control check, I/O check, and storage parity error are machine check errors; processor ISA check, specification check, and storage protect check are considered program errors. Multiple errors within machine check and program check types are recorded. However,if any machine check condition occurs, program check errors are ignored.

Machine Check

Multiple machine check errors are logged in the following order:

1. Timer overrun (refer to "Stall Detector/Timer Overrun Error")
2. CPU control check
3. I/O check with sequence indicator
4. Storage parity error

If an I/O check occurs and the sequence indicator is set, no device address is logged (bits 8–15 of the log entry are set to 0's). If the sequence indicator is not set, the device address is placed in bits 8–15 of the log entry.

Program Check

Program check (processor ISA check, specification check, and storage protect check) generates two log entries for each error. The first entry to be logged is the contents of the CIAR. The second entry identifies the type of error, the supervisor state, and the last active address key. For all errors with two log entries, the second entry begins with binary 11. When displayed from the console, the second entry precedes the first, since the order of the display is from the last entry written.

Stall Detector/Timer Overrun Error

The stall detector is a unique and independent hardware timing mechanism in the 4956 processor. Its purpose is to check data integrity of the clock registers (correct time). If these registers are not updated every millisecond, the stall detector is activated. In addition, certain erroneous microcode branches that result in excessively high instruction execution time and impaired data integrity are detected by the stall detector.

When the stall detector activates, a machine check interrupt occurs with bit 10 (CPU control check) in the PSW set to 1. A timer overrun condition is then entered in the error log.

Format of Log Entries

Machine Check

Timer overrun: 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 (hex 1000)

CPU control check: 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 (hex 0800)

I/O check:

Bits 0–3	0 1 0 0
Bit 4	Sequence indicator
Bits 5–7	0 0 0
Bits 8–15	Device address if available

Storage parity error (two log entries):

First entry: 16-bit address (contents of SAR)

Second entry:

Bits 0–3	1 1 1 0
Bit 4	0
Bit 5	Supervisor state
Bits 6–7	Level
Bit 8	0
Bits 9–11	LAAK (Note 1)
Bit 12	0
Bits 13–15	CAAK (Note 2)

Program Check

Program check contains two log entries:

First entry: 16-bit address (contents of CIAR)

Second entry:

Bits 0–3	1 1 0 0 (processor ISA check) 1 1 0 1 (specification check) 1 1 1 1 (storage protect check)
Bit 4	0
Bit 5	Supervisor state
Bits 6–7	Level
Bit 8	0
Bits 9–11	LAAK (Note 1)
Bit 12	0
Bits 13–15	CAAK (Note 2)

Notes:

1. LAAK (last active address key) contains the last address key (ISK, OP1K, or OP2K) used.
2. CAAK (current active address key) contains the current instruction space key (ISK) used.

Priority Interrupt Entries

Bits 0–3	0 1 1 0 (exception check)
	0 1 1 1 (attention and exception check)
Bit 4	0
Bit 5	Supervisor state
Bits 6–7	Level
Bits 8–15	Device address

Operate I/O Entries

Bits 0–3	0 0 1 0 (busy after reset check)
	0 0 1 1 (command reject check)
	0 1 0 1 (interface data check)
Bit 4	0
Bit 5	Supervisor state
Bits 6–7	Level
Bits 8–15	Device address

Index

IBM Series/1 4956 Processor Models B and B10
Description

Order No. GA34-0229-1

READER'S COMMENT FORM

This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you. Your comments will be sent to the author's department for whatever review and action, if any, are deemed appropriate.

Note: *Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.*

Please use pressure sensitive or other gummed tape to seal this form.

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the title page.)

GA34-0229-1
Printed in U.S.A.

Cut or Fold Along Line

Reader's Comment Form

Fold and tape | Please Do Not Staple | Fold and tape

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 40 ARMONK, N.Y.

POSTAGE WILL BE PAID BY ADDRESSEE:

International Business Machines Corporation
Information Development, Department 28E
3405 (Internal Zip)
P.O. Box 1328
Boca Raton, Florida 33429-9960

Fold and tape | Please Do Not Staple | Fold and tape

IBM®

International Business Machines Corporation

GA34-0229-1

GA34-0229-1
Printed in U.S.A.