

IBM Field Engineering
Maintenance Diagrams

5424 Multi-Function
Card Unit Attachment

Preface

The diagrams in this manual are organized by operation. Thus, the details of machine operations are presented in operational flowcharts, most of which are *two-level*. The general flow path of the two-level charts (heavy line) shows the major objectives of an operation or instruction. Detailed flow paths of major objectives are located to the right of the general flow path.

Positive-logic diagrams support the operational flowcharts. They show logical circuit operation without regard to signal levels. Most of the logic diagrams in this manual are not block-for-block representations of Automated Logic Diagrams. Rather, only blocks necessary for a logical understanding of the operation are shown.

A knowledge of MFCU operations and CPU operations is necessary to understand MFCU attachment operations.

Other manuals needed to understand and service the 5424 MFCU attachment are:

1. The *IBM 5424 MFCU Attachment, Field Engineering Theory of Operations Manual*, SY31-0253.
2. The *IBM 5424 MFCU, Field Engineering Theory of Operations Manual*, SY31-0213.
3. The *IBM 5424 MFCU, Field Engineering Maintenance Manual*, SY31-0230.
4. The *IBM 5410 Central Processing Unit, Field Engineering Theory of Operations Manual*, SY31-0207.
5. The *IBM 5410 Central Processing Unit, Field Engineering Maintenance Diagrams Manual*, SY31-0202.
6. The *IBM 5410 Central Processing Unit, Field Engineering Maintenance Manual*, SY31-0244.

Second Edition (February 1971)

This is a major revision of, and obsoletes, SY31-0254-0.

Changes are continually made to the specifications herein; any such change will be reported in subsequent revisions or Technical Newsletters.

A form for reader's comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Corporation, Product Publications, Department 245, Rochester, Minnesota 55901.

Abbreviations

ALD	Automated Logic Diagram
ALU	Arithmetic and Logical Unit
APL	Advance Program Level
CPU	Central Processing Unit
CS	Cycle Steal
CSR	Cycle Steal Request
DA	Device Address
DBI	Data Bus In
DBO	Data Bus Out
EBCDIC	Extended Binary Coded Decimal Interchange Code
FEMD	Field Engineering Maintenance Diagrams
I-O	Input-Output (I/O)
IPL	Initial Program Load
LIO	Load Input-Output
LSR	Local Store Register
MAP	Maintenance Analysis Procedure
MFCU	Multi-Function Card Unit
MPCAR	MFCU Punch Data Address Register
MPTAR	MFCU Print Data Address Register
MRDAR	MFCU Read Data Address Register
MST	Monolithic System Technology
NPRO	Non-Process Run Out
PC	Parity Check
PG	Parity Generate
POR	Power on Reset
SAR	Storage Address Register
SIO	Start Input-Output
SIOC	Serial I/O Channel
SLD	Solid Logic Dense
SNS	Sense Input-Output
SS	Single Shot
TIO	Test Input-Output and Branch
XR	Index Register

Contents

DIAGNOSTIC TECHNIQUES

Diagnostic Techniques 1-105

ERROR CONDITIONS

MFCU Errors 2-005
 Hopper Check and Feed Check 1 2-010
 Feed Checks 2, 3, and 4 2-015
 Feed Checks 5 and 6 2-020
 Feed Checks 7, 8, and 10 2-025
 Feed Checks 9 and 11 2-030
 Feed Checks 12 and 13 2-035
 Feed Checks 14 and 16 2-040
 Feed Checks 15 and 17 2-045
 Feed Checks 18 and 19 2-050
 Feed Check 20 2-055
 Print Data Check 2-060
 Print Clutch Check (Part 1 of 2) 2-065
 Print Clutch Check (Part 2 of 2) 2-070

UNIT DATA FLOW

MFCU Attachment Data Flow 3-005
 Read Data Flow 3-010
 Punch Data Flow 3-015
 Print Data Flow 3-020
 Card Feed Path (Part 1 of 2) 3-030
 Card Feed Path (Part 2 of 2) 3-031

FUNCTIONAL UNITS





MFCU Clock 4-005
 Data Bus Out Register and DBO Parity Check 4-010
 DBI Parity Generator 4-015
 DBI Assembler 4-020
 I-Q Register 4-022
 Read-Punch-Punch Check Counter 4-025
 Gear Count Emitter and Decode 4-027
 Punch CB Counter 4-030
 Punch Step CB Counter and Decode 4-035
 Punch Data Register 4-040
 Print Cycle Steal Request Counter 4-045
 Print I/O Cycle Counter 4-050
 Print Clock 4-055
 Print Clock Decode 4-060
 Print Data Shift Register (Part 1 of 2) 4-065
 Print Data Shift Register (Part 2 of 2) 4-067
 Print Data Register (Part 1 of 2) 4-070
 Print Data Register (Part 2 of 2) 4-072
 Print Data Counter 4-074
 Load Print Data Rank 2 Counter 4-075
 Print Character Counter and Decode 4-080
 Print Side Motion Counter and Decode 4-085
 Corner Kick Counter 4-090
 Motor Stop Counter 4-095
 Feed Check Time Base Counter and Decode 4-100
 Pick Print Stepper Clutch Delay Counter 4-105
 Up-Down Counter 4-110

Nine Stage Time Delay Counter 4-115
 Hopper Counter and Decode 4-120
 Wait Counter and Decode 4-125
 Corner Counter and Decode 4-130
 Stacker Transport Counter 4-135
 Stacker Selection Registers (Part 1 of 2) 4-140
 Stacker Selection Registers (Part 2 of 2) 4-145
 MFCU Meter Control 4-150

OPERATIONS

LIO Instruction (Part 1 of 2) 5-005
 LIO Instruction (Part 2 of 2) 5-010
 Test I/O and Branch (Part 1 of 3) 5-015
 Test I/O and Branch (Part 2 of 3) 5-020
 Test I/O and Branch (Part 3 of 3) 5-025
 Sense Instruction, I-Op and I-Q Cycles (Part 1 of 7) 5-030
 Sense Instruction, E-B Cycles (Part 2 of 7) 5-035
 Sense Instruction, E-B Cycle Timing Chart (Part 3 of 7) 5-040
 Sense Instruction (Part 4 of 7) 5-045
 Sense instruction (Part 5 of 7) 5-050
 Sense Byte Generation (Part 6 of 7) 5-055
 Sense Byte Generation (Part 7 of 7) 5-060
 Start I/O Flowchart (Part 1 of 4) 5-065
 Start I/O Timing Chart (Part 2 of 4) 5-070
 Start I/O Channel Controls (Part 3 of 4) 5-075
 Start I/O MFCU Attachment Controls (Part 4 of 4) 5-080
 Read/Feed Operation Flowchart (Part 1 of 8) 5-085
 Read/Feed Operation Flowchart (Part 2 of 8) 5-090
 Read/Feed and Read Data Controls Timing Charts
 (Part 3 of 8) 5-095
 Start Read and Read Gear Emitter Counter Timing
 Chart (Part 4 of 8) 5-105
 Read Cycle Steal Request Timing Chart (Part 5 of 8) 5-110
 Read/Feed Controls (Part 6 of 8) 5-120
 Read/Feed Data Controls (Part 7 of 8) 5-125
 Read Cycle Steal Request (Part 8 of 8) 5-130
 Punch/Feed Operation Flowchart (Part 1 of 11) 5-135
 Punch/Feed Operation Flowchart (Part 2 of 11) 5-140
 Punch/Feed Operation Flowchart (Part 3 of 11) 5-145
 Punch/Feed Timing Chart (Part 4 of 11) 5-150
 Punch Data Cycle Steal Request (Part 5 of 11) 5-155
 Punch Check Cycle Steal Request (Part 6 of 11) 5-160
 Attachment Punch Operation 5-166
 Timing Relationship Between Attachment Punch Step
 Count and MFCU Mechanics 5-168
 Punch/Feed Controls (Part 7 of 11) 5-170
 Punch Data Cycle Steal Channel Controls (Part 8 of 11) 5-175
 Punch Data Cycle Steal 5424 Controls (Part 9 of 11) 5-180
 Punch Check Cycle Steal Channel Controls
 (Part 10 of 11) 5-190
 Punch Check Cycle Steal 5424 Controls
 (Part 11 of 11) 5-195
 Print/Feed Operation Flowchart (Part 1 of 14) 5-200
 Print/Feed Operation Flowchart (Part 2 of 14) 5-205
 Print/Feed Operation Flowchart (Part 3 of 14) 5-210
 Print/Feed Operation Flowchart (Part 4 of 14) 5-215
 Print/Feed Print Timing Chart A1 Model Machine 5-217

Print Operation A1 Model Machine 5-219
 Print/Feed Print Timing Chart A2 Model Machine 5-220
 Print Operation A2 Model Machine 5-224
 Print/Feed Print Load LSR Cycle Steal Request
 (Part 6 of 14) 5-225
 Print Data Cycle Steal Request Timing Chart
 (Part 7 of 14) 5-230
 Print/Feed Buffer 1 or 2 and Print 4 Lines (Part 8 of 14) 5-235
 Print/Feed Operation Feed Controls (Part 9 of 14) 5-240
 Print/Feed Print Clock Controls (Part 10 of 14) 5-245
 Print/Feed Print Load Cycle Steal Request Controls
 (Part 11 of 14) 5-250
 Print/Feed Cycle Steal Channel Controls 1
 (Part 12 of 14) 5-255
 Print/Feed Cycle Steal Channel Controls 2
 (Part 13 of 14) 5-260
 Print/Feed Cycle Steal 5424 Controls (Part 14 of 14) 5-265
 NPRO Operation Flowchart (Part 1 of 3) 5-275
 Start NPRO Operation (Part 2 of 3) 5-280
 NPRO Card Feed Controls and Hopper Controls
 (Part 3 of 3) 5-290
 Motor Controls (Part 1 of 3) 5-295
 Motor Controls (Part 2 of 3) 5-297
 Motor Time Out Start/Stop Controls (Part 3 of 3) 5-300
 IPL Operation Flowchart (Part 1 of 3) 5-315
 IPL Operation (Part 2 of 3) 5-320
 Program Load Key IPL Operation (Part 3 of 3) 5-325
 Diagnostic Read/Feed Operation Flowchart (Part 1 of 9) 5-330
 Diagnostic Read/Feed Operation Flowchart (Part 2 of 9) 5-335
 Diagnostic Read/Feed Operation Flowchart (Part 3 of 9) 5-340
 Diagnostic Read/Feed Operation Flowchart (Part 4 of 9) 5-345
 Diagnostic Read Cycle Steal Request Timing Chart
 (Part 5 of 9) 5-350
 Diagnostic Read Cycle Steal Request Timing Chart
 (Part 6 of 9) 5-355
 Diagnostic Read-Punch Operation (Part 7 of 9) 5-360
 Diagnostic Read Cycle Steal Request (Part 8 of 9) 5-365
 Diagnostic Read-Punch Data Transfer (Part 9 of 9) 5-370
 Diagnostic Punch/Feed Operation Flowchart
 (Part 1 of 8) 5-380
 Diagnostic Punch/Feed Operation Flowchart
 (Part 2 of 8) 5-385
 Diagnostic Punch/Feed Operation Flowchart
 (Part 3 of 8) 5-390
 Diagnostic Punch/Feed Timing Chart (Part 4 of 8) 5-395
 Diagnostic Punch/Feed Timing Chart (Part 5 of 8) 5-400
 Diagnostic Punch Check Cycle Steal Channel Controls
 (Part 6 of 8) 5-405
 Diagnostic Punch/Feed Address Modification and Check
 Data Transfer (Part 7 of 8) 5-410
 Diagnostic Punch Check Cycle Steal 5424 Controls
 (Part 8 of 8) 5-415
 5424 Attachment Panel and Power Distribution 6-005



2



3



4



5



6



7



8



9

A



B



C



D



E

Chapter 1. Diagnostic Techniques

Refer to MAP charts for diagnostic tests applicable to the 5424 attachment







Diagram 2-005. MFCU Errors



1. Hopper Check - Hopper cell not covered by hopper count 30
2. Feed Check 1 - Hopper Eject Check
 - a. Hopper cell was not covered by count 16 (35.8-38.4 ms)
 - b. Card covered hopper cell after count 30




2 3 4 5 6 7 8 9



Feed Check 2 - Read Inject Check
 Will occur if all read cells are not covered at count 21 (51.2-53.8 ms) after hopper cell was covered.

Feed Check 3 - Read Station Check
 Occurs if all cells are dark anytime other than a feed cycle.



Feed Check 4 - Read Eject Check
 Checks that card left read station (28.2-30.7 ms) count 12 after it entered read station.



Read Eject Check Gate must be reset prior to count 12. Counter continues to run until count 19. Count 19 turns on 'End Feed Cycle' which then resets 'Card on Way to Wait'. Counter resets with reset of 'Card on Way to Wait'.

Diagram 2-015. Feed Checks 2, 3, and 4

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9



E

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A

▶

B

▶


C

▶

D

▶


E





Feed Check 7 - Punch Inject Check
Occurs if pre-punch cell is not covered by the card before punch step count 4. The card should be registered at the punch station by punch step count 4 (40 ms after reg pressure roll pick).
Note: Punch operation only

Feed Check 8 - Punch Registration Check 1
Checks that pre-punch cell is covered at stepper count 25 (292 ms-column 21).
Note: Punch operation only

Feed Check 10 - Punch Registration Check 2
Checks that pre-punch cell is exposed at stepper count 27 (316 ms-column 23).
Note: Punch operation only





2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A



B





C



D



E



Feed Check 12 - Punch Eject Check
 Checks that corner cell is covered by count 24 (61.5 ms) after punch stepper count 37 (column 32).
 Note: Punch operation only

Feed Check 13 - Corner Station Check
 Checks that card did not skew out of corner station. Checks that cell is still covered when corner kick delayed becomes active.






Diagram 2-035. Feed Checks 12 and 13

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9


A



B



C




D

Feed Check 14 - Corner Eject Check
Checks that Corner Cell is exposed by count 13 (≈33 ms) after Corner Kick Mag is picked.
Note: Not print operation.



E

Feed Check 16 - Print Station Check
Checks Post Print Cell is covered by count 39 (≈75 ms) after Corner Cell is exposed.
Note: Not print operation.




2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A



B



Feed Check 15 - Print Inject Gate
Checks that corner cell is exposed
by print clock count 3
Note: Print operation only

Time (ms) Model A 1 and A 2



Last Print Clock (3 lines)

Print Eject Check Gate

(not) Post-Print Cell Lite

Corner Counter (3 lines)

Last Print Clock (4 lines)

Print Eject Check Gate

(not) Post-Print Cell Lite


Corner Counter (4 lines)

Feed Check 17 - Print Eject Check
Checks that card covers post-print
cell by count 25 (≈72 ms) after
print clock 22 for 3 lines of print
or by count 22 (≈56 ms) after print
clock 28 for 4 lines of print
This feed check indicates that card
is early or late in covering post cell.
If print stepper clutch fails to latch,
the card is sent to the stacker before
check resulting in feed check 17.
Usually a clutch check is also indicated
Note: Print operation only


E



A




B



Note: Feed check 18 is not latched. Bit 32 on turns on feed check 18 and 'Feed Check' degrades feed check time, base 2 thus leaving Bit 32 on until reset by 'Reset Feed Check'.

C




Feed Check 18 - Stacker Transport Check
Checks that Post-Print Cell is exposed by count 32 (less than 82 ms) after it was covered.

Feed Check 19 - Stacker Jam Check
Checks that stacker rolls are turning when motor is running.


D

E



2 3 4 5 6 7 8 9

A
B
C
D
E




Feed Check 20 - Indicates that either the Gear Emitter or the Fire CB is not working properly.
A gear emitter check turns on check lite 20, turns off ready lite, and stops the MFCU.
A fire CB check turns on check lite only.

Set 'gear emit check' if previous 'gear emit' CB pulse did not occur.

Note: All pulses .75 us duration.


Diagram 2-055. Feed Check 20



C

D

E




Print Home Check - Checks that Home CB occurs after Print Character Count 63 and prior to Character Count 1

Print Sync Check - Checks that Home CB occurs during Print Character Count 0


Note 1: Leading edge of 'Print Wheel Home CB' must occur from 1 to 500 us. after the leading edge of the 'Fire CB'. Timings of 'Print Home Double Gate', 'Allow Prt Home Dblr Gate' and 'Home CB' will shift with 'Print Wheel Home CB'.

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A



B




C

D

E

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9



Note 1: Last Print Clock is on for 25 ms. Inject CB resets clock.
 Note 2: Clutch Check Gate FF must be reset by Step CB prior to Last Print Clock and Delay Counter Ring B being reset.





Diagram 3-005. MFCU Attachment Data Flow

Diagram 3-010. Read Data Flow








Diagram 3-015. Punch Data Flow

Diagram 3-020. Print Data Flow



A
B
C
D
E
F

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9






Diagram 3-031. Card Feed Path (Part 2 of 2)





Diagram 4-005. MFCU Clock

2 3 4 5 6 7 8 9


A

B

C

D

E



2 7 3 7 4 7 5 7 6 7 7 7 8 7 9

A

V

B

V

C

D

E




Diagram 4-015. DBI Parity Generator





Diagram 4-020. DBI Assembler

2 3 4 5 6 7 8 9




I-Q REGISTER

The I-Q register is a four bit register that is loaded during the I-Q cycle of an MFCU instruction. During the MFCU instruction I-Q cycle, bits 4, 5, 6, and 7 are gated to the I-Q register by a CPU 'I-Q clock 5C' signal.

The function to be performed by the MFCU is defined by decoding the output of the I-Q register. The functions performed depend upon the programmed I/O instruction.

E

A
B
C
D
E




- Read-Punch-Punch Ck Counter**
- Keeps track of read, punch, or punch check cycle steals
 - Advanced at clock 6C and clock 7 on read operation and punch check operation
 - Advanced at clock 1 and clock 7 on punch operation
 - Two advances necessary to change count
 - Diag. read or punch = one advance per cycle steal

Cntr Bits			Cnt
3	2	1	
0	0	0	1
0	0	1	1
0	1	0	2
0	1	1	2
1	0	0	3
1	0	1	3

Bit 1 used in diag. mode only

Diagram 4-025. Read-Punch-Punch Check Counter



GEAR COUNT -EMITTER AND DECODE


The gear counter emitter is a 10 position binary counter. This counter, along with a decoder and other read control circuits, controls reading 96 columns of card data and sends the card data one byte at a time to the CPU.

The counter is normally reset until the leading edge of the card covers the read station photo-electric read cells. After the leading edge covers the read cells, the counter is stepped by read gear emitter CB pulses from the MFCU.


The counter then counts from zero to 46, resets and starts counting again. At count 46, card columns 1, 33, and 65 are ready to be read. Counts of 1, 5, and 9 gate data into the read data register. Counts 3, 7, and 11 gate data into the read check register. During count 11 read cycle steal request signals are sent to the CPU to start data transfer.

The counter counts consecutively after the reset at count 46. When the counter reaches count 528, the read operation ending sequence completes the read function. For each card column group read, the counter decoder generates counts of 1, 3, 5, 7, 9, and 11. These counts read data from the card and start data transfer to the CPU.

Note: Bit 512 FF is Reset On -



Cntr Ring	Punch CB	Cntr Output
1	2	Punch Hold CB
1	1	Not Used
0	1	Punch Check CB
1	0	Punch Pick CB




PUNCH CB COUNTER AND DECODE
 This two stage binary punch CB counter and decode activates the punch pick, the punch hold, the punch de-energize, and the punch check circuits.

Each 'punch step CB' pulse from the MFCU resets the counter. The counter is stepped by the 'condition punch CB control advance' signal during MFCU clock A time four times per card column group (three tiers) punched.

The outputs from the decoder determine when the punch magnets are to be energized and de-energized. Also, the counter gates the punch magnet hold current.

Checking of a column group that was punched occurs at the beginning of the next card column group to be punched.

Diagram 4-030. Punch CB Counter



PUNCH STEP CB COUNTER AND DECODER

The punch step CB counter is a six stage binary counter that is used to control punching data into a card.

This counter is reset before a punch function by an 'MFCU clock D' signal and a punch not busy condition. The counter is stepped during a 'punch step CB' pulse (from the MFCU punch unit) by an MFCU clock B signal.

Outputs from the counter are then decoded and used to control the punch operation. The decode circuits are degated whenever the punch CB counter is being stepped.




Diagram 4-040. Punch Data Register

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A

▶

B

▶

C

▶

D


▶

E

PRINT CYCLE STEAL REQUEST COUNTER

The print cycle steal request counter is a seven position binary counter. This counter is stepped after each 'print fire CB' pulse by the 'set print CS request' signal.

The counter counts to 64; thereby, indicating one complete revolution of the print typewheels. After the count of 64, all characters on all typewheels have been optioned for printing. The next operation may be a carriage shift, or an advance to the next line, or the print operation may be complete at this time.



Seven Stage Print Cycle Steal Request Counter

FB602

A

PRINT I/O CYCLE COUNTER

The print I/O cycle counter is a five position counter that indicates the 'last print data I/O cycle' for each group of comparisons made by the CPU.

This counter is stepped after each comparison is made by the CPU. After the print character count value for each typewheel has been compared with the character codes in the print area of core storage (16 comparisons for model A2 machines; 8 for model A1), the 'last print data I/O cycle' signal is used to modify the LSR address so that 16 more comparisons can be made for the next print character count. The counter is reset and counting begins for the next group of comparisons.

After a complete revolution of the typewheels, the LSR address is modified accordingly to select the correct core storage address for printing after a carriage shift or to begin printing the next line. Remember that the LSR address is modified after each cycle steal request.

B

C

D

E





Diagram 4-050. Print I/O Cycle Counter



PRINT CLOCK COUNTERS

There are two print clock counters that control the print function and synchronize attachment operations with the MFCU mechanical operations. These counters are the low print clock counter and the high print clock counter. Each counter is a three stage counter.

The counter control inputs are the MFCU clock pulses, the print kick CB pulses, the print inject CB pulses, and a print mechanical busy signal.

The start conditions of the print clock counters are:

1. High print clock counter equals 111 (binary).
2. Low print clock counter equals 000 (binary).

After the print mechanical busy line is activated, the low print clock counter is stepped by each print kick CB pulse or a print inject CB pulse. The high print clock counter is stepped as a result of activating 'print clocks 4, or 10, or 16, or 22, or 28' line. The low print clock counter is reset each time the high print clock is advanced.

2

3

4

5

6

7


8

9

Low Print Clock			High Print Clock			
Bit 1	Bit 2	Bit 4	Bit 1	Bit 2	Bit 4	
0	0	0	1	1	1	Count 0
1	0	0	1	1	1	Count 1
0	1	0	1	1	1	Count 2
1	1	0	1	1	1	Count 3
0	0	1	1	1	1	Count 4
1	0	0	0	0	0	Count 5
0	1	0	0	0	0	Count 6
1	1	0	0	0	0	Count 7
0	0	1	0	0	0	Count 8
1	0	1	0	0	0	Count 9
0	1	1	0	0	0	Count 10
1	0	0	1	0	0	Count 11
0	1	0	1	0	0	Count 12
1	1	0	1	0	0	Count 13
0	0	1	1	0	0	Count 14
1	0	1	1	0	0	Count 15
0	1	1	1	0	0	Count 16
1	0	0	0	1	0	Count 17
0	1	0	0	1	0	Count 18
1	1	0	0	1	0	Count 19
0	0	1	0	1	0	Count 20
1	0	1	0	1	0	Count 21
0	1	1	0	0	0	Count 22
1	0	0	1	1	0	Count 23
0	1	0	1	1	0	Count 24
1	1	0	1	1	0	Count 25
0	0	1	1	1	0	Count 26
1	0	1	1	1	0	Count 27
0	1	1	1	1	0	Count 28

PRINT CLOCK DECODE

The outputs of the print clocks are decoded and used by the print control circuits to control the print operation.



E

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9


A

B

C

D

E



PRINT SHIFT REGISTER

FD 302

The print shift register has 16 bit positions (model A2 machines). On model A1 machines the print shift register has 8 bit positions. The character count that represents a specific character on the 16 (or eight) typewheels is compared with each corresponding character code stored in core storage. Sixteen (or eight) comparisons are made for each character count value. (Note that the same character is ready to be printed by each typewheel for each count value.) As the comparisons are made, the compare result is sent to the attachment over DBO. The 'gated print compare' (or no compare) is gated into the print shift register. Each 'load print sample 2' and 'load print sample 1' signals

shifts the data in the shift register one bit position (See 4-070 and 4-072). After 16 (or eight) comparisons are completed, the data is gated into the print data register buffer. From the buffer the data is set directly in the print data register. The set always overrides the reset. The print data register output positions are then gated by the 'print time switch' signal to energize the print magnet hammers. After printing of the first character group, the print data register and the shift register are reset. The logic circuits are ready to receive comparison signals from the next character count sent to the CPU from the print character counter.

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A

▶

B

▶


C

▶


D


▶

E



FD 352






FD 362

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A
▶
B
▶
C
▶
D
▶
E



PRINT DATA COUNTER
 The print data counter is a three stage counter used (1) to control gating to the print data register buffer, (2) to reset the print shift register and (3) to enable the load print data rank 2 counter.

Print Data Counter
FB192

Diagram 4-075. Load Print Data Rank 2 Counter






Diagram 4-080. Print Character Counter and Decode




2 3 4 5 6 7 8 9

Print Side Motion Counter
FB562




PRINT SIDE MOTION COUNTER
The print side motion counter is a three stage binary counter. This counter is used to make sure that the side motion cam in the MFCU is at high dwell before energizing the print side motion cam magnet.

Diagram 4-085. Print Side Motion Counter and Decode




CORNER KICK COUNTER
The corner kick counter is a three stage binary counter that checks card entry into the print station. This counter is held reset until a card covers the corner station card cell. This counter then provides a delay so that the card can settle down in the corner station before energizing the corner kick magnet.

Diagram 4-090. Corner Kick Counter



MOTOR STOP COUNTER
The motor stop counter is a three stage binary counter that is used to stop the MFCU motor after both hoppers are placed in a not ready status.

Diagram 4-095. Motor Stop Counter



FEED CHECK TIME BASE COUNTER

The feed check time base counter is a six stage binary counter that counts from zero to 63, resets and begins counting from zero. This counter is stepped every 80 microseconds for model A1 machines (40 microseconds for model A2 machines) by the 'condition gear emitter counter advance' signal.

Counter positions 1 and 2 feed decode circuits to generate three feed check control levels:

1. Feed check control 1.
2. Feed check control 2.
3. Feed check control 3.

These control signals are used along with the feed check time base signals to indicate card progression through the transport. The feed check control levels are used to control and gate various feed check circuits.

The decode circuits are degated whenever the counter is being stepped. Counter positions 4, 8, 16, and 32 feed the feed check time base decode circuits to generate five feed check time base signals. These time base signals are used to drive the various feed check counters (hopper, wait, corner, and stacker) for feed checking.


A

B


C

D

E




Feed Check Time Base	FF set for 8 hammer Machines	FF set for 16 hammer Machines	Time in Milliseconds	
			Model 1	Model 2
Feed Check Time Base 1	8	16	1.28	1.28
Feed Check Time Base 2	16	32	2.56	2.56
Feed Check Time Base 3	32	32	5.12	2.56
Feed Check Time Base 4	16	16	2.56	1.28
Feed Check Time Base 5	4	8	.64	.64




PICK PRINT STEPPER CLUTCH DELAY COUNTER
 The pick print stepper clutch delay counter is a four stage binary counter that is used to control the time duration of the pick current to the print stepper clutch magnets. This counter also controls the time between de-energizing and energizing the print stepper clutch magnets while advancing the card to the next line of print.

Diagram 4-105. Pick Print Stepper Clutch Delay Counter



UP-DOWN COUNTER
 The up-down counter is a two stage binary counter that is used to generate the 'wait to stacker clear' signal. This signal allows the motor stop counter to be stepped by each hopper CB pulse (See 4-095).
 The up-down counter value can be stored by a sense command. The counter value is then used by the program to determine restart procedures after an MFCU error.

Diagram 4-110. Up-Down Counter



NINE STAGE TIME DELAY COUNTER

The time delay counter is a nine stage counter that is used to turn off the MFCU motor if no MFCU SIO command is given within about 30 seconds after the completion of the last feed command.

The counter is stepped by the 'print inject CB' pulse sent from the MFCU to the attachment. The nine stage time delay counter is reset and starts counting from zero after each accepted MFCU SIO command. If the counter reaches count 256, no MFCU SIO command was given within 30 seconds. The 'no command time out' signal is generated which results in stopping the MFCU motor.

An MFCU SIO command or an NPRO starts the MFCU motor. As the motor starts MFCU mechanical motion, the nine stage time delay counter is stepped by the 'print inject CB' pulses. At count three, the 'motor ready 1' line is activated. At count 5 the 'motor ready 2' line is activated. MFCU operations start after activating the 'motor ready 2' line. This time delay allows the MFCU motor to reach operating speed before starting card movement.

FB252




Diagram 4-120. Hopper Counter and Decode







Diagram 4-125. Wait Counter and Decode

Diagram 4-130. Corner Counter and Decode





STACKER SELECTION REGISTERS
 The stacker selection registers consist of one 3-position register and five 2-position registers.
 Bits 5, 6, and 7 of the SIO control code are used to select a stacker pocket. Note that a card sent from the hopper always stops in the wait station. No SIO stacker selection is necessary if the selected wait station is empty. The first card remains in the wait station until the next SIO instruction. The stacker selection information of the SIO Control Code pertains to the card in the selected wait station, not the hopper.

2

3

4

5

6

7

8

9

A

B

C

D

E

DBO			Wait Stacker			Primary Feed	Secondary Feed	Punch Stacker		Corner Stacker		Print Stacker		Stacker		Stacker Magnet		Stacker Pocket Selected		
5	6	7	5	6	7	Selected	Selected	6	7	6	7	6	7	6	7	6	7	6	7	
0	0	0	0	0	0	X	X	0	1	0	1	0	1	0	1	0	1	0	1	1
0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	4
0	0	1	0	0	0	X	X	0	1	0	1	0	1	0	1	0	1	0	1	1
0	0	1	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	4
0	1	0	0	0	0	X	X	0	1	0	1	0	1	0	1	0	1	0	1	1
0	1	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	4
1	0	0	1	0	0	X	X	0	0	0	0	0	0	0	0	0	0	0	0	4
1	0	1	1	0	1	X	X	0	1	0	1	0	1	0	1	0	1	0	1	1
1	1	0	1	1	0	X	X	1	0	1	0	1	0	1	0	1	0	1	0	2
1	1	1	1	1	1	X	X	1	1	1	1	1	1	1	1	1	1	1	1	3

Note: An NPRO operation selects stacker pocket 1.

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A



B




C





D



E





2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9





Diagram 5-010. LIO Instruction (Part 2 of 2)



TEST I/O AND BRANCH INSTRUCTION OPERATION

- Test for conditions specified by N code.
- Branch to address specified in branch address if condition is met.

Q Code	DA M N			I-R Byte
	DA	M	N	
5424 MFCU	F	0	1	Device Address MFCU Primary
		0	0	Secondary
		0	0	Feed not ready or error
		0	1	Read feed busy (condition 1)
		1	0	Punch data busy (condition 2)
		1	1	Condition 1 or 2
		1	0	Print data busy (condition 4)
		1	1	Condition 1 or 4
				Condition 2 or 4
				Condition 1, 2, or 4
	xxxx	xxxx		Branch to address if condition met
				Op codes D1 and E1 are indexed






Diagram 5-020. Test I/O and Branch Timing Chart (Part 2 of 3)




Line Activated	Significance
'I/O condition B' only	Correct address, valid N code, condition for branching not met-proceed with next sequential instruction.
'I/O condition A' only	Correct address, valid N code, condition for branching met-branch to new address.
Both lines	Incorrect parity-causes processor check and DBO parity check.
Neither line	Invalid address or N code-causes processor check and invalid device address.

Diagram 5-025. Test I/O and Branch Circuit Diagram (Part 3 of 3)



Diag 5-035



N Field Decode Output (0, 1, 3, 4, 5, or 6)

- SENSE I/O INSTRUCTION OPERATION**
- The SNS instruction assembles two sense bytes and stores these two bytes in core storage. The program examines these sense bytes to determine MFCU and attachment status.
- Move two sense bytes from attachment to core storage.
 - Instruction is always executed whether or not the device is busy or needs attention.
 - Consists of an I-op cycle, an I-Q cycle, CPU addressing cycles, and two E-B cycles.
 - I-Q cycle decodes the Q byte and sends a condition code of B back to the CPU.
 - Two E-B cycles are taken to assemble the sense bytes and to send the sense data to the CPU.

5424 MFCU Sense

Op Code	Q Code				Operand 1		
	DA	M	N	15	16	23	
3	0						Direct Addressing Indexed by XR1
7	0						Indexed by XR2
B	0						Device Address for MFCU
		1111					Not used
			000				Low Core Address Byte 2 (EB2)
							High Core Address Byte 1 (EB1)
							0 Punch CB
							1 Punch strobe
							2 Punch magnet one
							3 IND1 Byte 2 Bit 3
							4 Print time
							5 Print fire CB
							6 Print magnet 1(A1) 9(A2)
							7 Reserved
							0 Corner kick magnet
							1 Print stepper clutch magnet
							2 Post-print cell covered
							3 Print inject CB
							4 Print kick CB
							5 Print stepped CB
							6 Print allow, punch execute
							7 IND2 Byte 2 Bit 7
							0 Read check
							1 Punch check
							2 Card in wait 1
							3 Card in wait 2
							4 Reserved
							5 Hopper cycle not complete
							6 Card in transport counter Bit 2
							7 Card in transport counter Bit 1
							0 Read check
							1 Punch check
							2 Punch invalid
							3 Print data check
							4 Print clutch check
							5 Hopper check
							6 Feed check
							7 No Op
							Invalid
							MFCU Print Address Register
							MFCU Read Address Register
							MFCU Punch Address Register
							Invalid
							xxxxxxx

See Diagrams 5-35 and 5-40 for EB 1st and EB not 1st Cycles

Byte 1 = Operand Address
Byte 2 = Operand Address - 1





Diagram 5-035. Sense Instruction, E-B Cycles (Part 2 of 7)

Diagram 5-040. Sense Instruction, E-B Cycle Timing (Part 3 of 7)








Diagram 5-045. Sense Instruction (Part 4 of 7)





** CE Spare Bits -- used to jumper in other signals for sampling by sense instruction.




Diagram 5-060. Sense Byte Generation (Part 7 of 7)





Diagram 5-070. Start I/O Timing Chart (Part 2 of 4)



2 3 4 5 6 7 8 9






Diagram 5-075. Start I/O Channel Controls (Part 3 of 4)









Diagram 5-090. Read/Feed Operation Flowchart (Part 2 of 8)






Diagram 5-105. Start Read and Read Gear Emitter Counter Timing Chart (Part 4 of 8)





Diagram 5-110. Read Cycle Steal Request Timing Chart (Part 5 of 8)



- Notes:
1. There are 18 Read Data Register FL's and 18 Read Check Register FL's.
 2. See Diagrams 5-315, 5-320, and 5-325 for IPL operations. Diagram 5-320 shows C and D bit gating.






Diagram 5-125. Read/Feed Data Controls (Part 7 of 8)








Diagram 5-140. Punch/Feed Operation Flowchart (Part 2 of 11)

2

3

4

5

6

7

8

9


A

B

C

D

E



END OF OPERATION







Diagram 5-150. Punch/Feed Timing Chart (Part 4 of 11)







TIMING RELATIONSHIP BETWEEN ATTACHMENT PUNCH STEP COUNT AND MFCU MECHANICS





Diagram 5-168. Timing Relationship Between Attachment Punch Step Count and MFCU Mechanics







Diagram 5-175. Punch Data Cycle Steal Channel Controls (Part 8 of 11)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9









Diagram 5-190. Punch Check Cycle Steal Channel Controls (Part 10 of 11)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9





- PRINT/FEED OPERATION**
- Print three or four lines in card print area.
 - Print character counter contents are sent to the CPU during each data cycle steal request.
 - Print character counter value is compared with the core storage print image as addressed by the MFCU print address register (MPTAR) located in the CPU.
 - The results of the compare are sent to the print shift register.
 - After one complete revolution of the typewheels, eight (model A1) or sixteen (model A2) print hammers were energized unless a blank appears in the core storage print area print position.
 - A side motion carriage shifts the card to print the next character group on the line being printed.
 - After last line is printed, the card is sent to a stacker pocket.



Note: During miscellaneous time in an I/O cycle these controls are active:

1. Block SDR to B
2. ALU output will be DBI
3. Binary subtract gate up (Add the A reg to blank B reg)





Diagram 5-205. Print/Feed Operation Flowchart (Part 2 of 14)



Note 1: Print request clock is made up of the following clocks for a 16 hammer machine (model A 2) 5, 7, 11, 13, 17, 19, 23, or 25. In addition to the above clocks, the following are active for an 8 hammer machine (model A 1) 8, 9, 14, 15, 20, 21, 26 or 27.

Note 2: The reset to the print data shift register will occur 320 ns after print data rank 1. This will allow the print data reg 1 and print data reg 2 to be set with the data from the shift reg before it is reset.

Note 3: Print data rank 2 will try to reset print data reg 2 but any print data reg 1 FF on will override the reset.

Note 4: During cycle steals modify +2 or +4. If last data IO cycle modify -28 or -30. If C.S. counter count 64 modify -27 or -29. If last print character modify +1.






Diagram 5-215. Print/Feed Operation Flowchart (Part 4 of 14)



PRINT OPERATION A-1 MODEL MACHINE




* Side motion carriage move card to next print position

Notes:

A1 Machine MPTAR Address Modifications

(A) +4 7 times } 63 times
 -28 1 time }
 +4 7 times } 64th time
 -27 1 time } -27 puts MPTAR at the starting address of the next print position

(B) +4 7 times } 63 times
 -28 1 time }
 +4 7 times } 64th time
 +1 1 time } +1 puts MPTAR at the start address of the next line of print





Table

Print Line Two:
 Count 11 same operation as count 5
 Count 13 same operation as count 7
 Count 14 same operation as count 8
 Count 15 same operation as count 9

Print Line Three:
 Count 17 same operation as count 5
 Count 19 same operation as count 7
 Count 20 same operation as count 8
 Count 21 same operation as count 9
 Count 22 last print clock for three lines of print

Print Line Four:
 Count 23 same operation as count 5
 Count 25 same operation as count 7
 Count 26 same operation as count 8
 Count 27 same operation as count 9
 Count 28 last print clock for four lines of print





Notes:

A2 Machine MPTAR Address Modification

(A) Odd Position (1, 3, 5, . . . 29, 31)


+2 15 times } 63 times
 -30 1 time }

+2 15 times } 64th time
 -29 1 time } -29 puts MPTAR at the starting address of next even position

(B) Even Position (2, 4, 6, . . . 30, 32)

+2 15 times } 63 times
 -30 1 time }

+2 15 times } 64th time
 +1 1 time } +1 puts MPTAR at the starting address of next odd position



Table

Print Line Three:
 Count 17 same operation as count 5
 Count 18 same operation as count 6
 Count 19 same operation as count 7
 Count 22 starts ending sequence (last print clock for three lines of print)

Print Line Four:
 Count 23 same operation as count 5
 Count 24 same operation as count 6
 Count 25 same operation as count 7
 Count 28 starts ending sequence (last print clock for four lines of print)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A



B




C




D



E



Note 1: If Print Buffer 2 Busy Address
 Modify by 128 (80). If Print Buffer 1
 Busy Modify by 0 (00)



Note 1: Print Request Clock is Activated for the following Clocks (model A2): 5,7,11,13,17,19,23, and 25. In Addition to the Above Clocks, the following are active for a Model A 1: 8,9,14,15,20,21,26, and 27.

Note 2: Gate Print Compare is Active Only if DBO has no bits

Note 3: Print Shift Register will be set Only if DBO has no bits

E

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9


A


B

C

D

E









Diagram 5-245. Print/Feed Print Clock and Controls (Part 10 of 14)







Diagram 5-255. Print/Feed Cycle Steal Channel Controls 1 (Part 12 of 14)

Diagram 5-260. Print/Feed Cycle Steal Channel Controls 2 (Part 13 of 14)








Diagram 5-265. Print/Feed Cycle Steal 5424 Controls (Part 14 of 14)



- NON-PROCESS-RUNOUT (NPRO) OPERATION**
- Clears cards from the MFCU transport and sends cards to stacker pocket one.
 - Resets feed check indicators.
 - Both card feed paths must be not ready and one or both hoppers must be empty.
 - The NPRO key must be pressed two times to clear both card feed paths.
 - Cards must be manually removed from all card lever cells.

Diagram 5-275. NPRO Operation Flowchart (Part 1 of 3)



Hopper 1 Empty Switch	Hopper 2 Empty Switch	Result after 'NPRO' P shift
Off (hopper full)	Off (hopper full)	NPRO operation cannot be executed.
Off (hopper full)	On (hopper empty)	'NPRO select' latch remains set to select card feed path 2 (secondary).
On (hopper empty)	Off (hopper full)	Reset 'NPRO select' latch to select card feed path 1 (primary).
On (hopper empty)	On (hopper empty)	Reset 'NPRO select' latch to select card feed path 1 (primary).

Pressing the NPRO key results in setting the 'NPRO select' latch to select card feed path 2.

Each time the NPRO key is pressed, the 'NPRO select' latch changes status to select the alternate card feed path.






Diagram 5-290. NPRO Card Feed Controls and Hopper Controls (Part 3 of 3)

2 3 4 5 6 7 8 9

A




2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9



2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A




B

C

D


E



INITIAL PROGRAM LOAD (IPL)

- An IPL operation causes one card to be read into core storage.
- An IPL operation is started by pressing the CPU program load key or by executing an IPL SIO read instruction. Bit 1 of the SIO control code must equal 1 on an IPL SIO instruction.
- An SIO IPL can select either hopper.
- The program load key selects only the primary hopper.
- The IPL operation performs a read operation with the 8 and 4 bits in tier 3 becoming the D and C bits for tier 1; and the 2 and 1 bits of tier 3 becoming the D and C bits for tier 2. Tier 3 data stored in storage is usually meaningless.

Diagram 5-315. IPL Operation Flowchart (Part 1 of 3)



2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9






Diagram 5-325. Program Load Key IPL Operation (Part 3 of 3)



Note: For start read timing charts, see diagrams 5-095 and 5-105. For start read second level diagrams, see diagrams 5-120 and 5-125.

A
▶
B
▶
C
▶
D
▶
E



Note 1: Gear emitter counts 3 and 7 and 11 are used to set the read check register—only one of these will set the register. Counts 1 and 5 and 9 are used to set the read data register—only one of these will set the register.





Diagram 5-335. Diagnostic Read/Feed Operation Flowchart (Part 2 of 9)








Diagram 5-345. Diagnostic Read/Feed Operation Flowchart (Part 4 of 9)



Timing chart continued on Diagram 5-355


Note: * Hexadecimal Value for LSR Address Modification
 a. 60 Hex = 96 Decimal
 b. 80 Hex = 128 Decimal
 c. BF Hex = 191 Decimal

E



Notes:
 * Hexadecimal Value for LSR Address Modification
 a. 60 Hex = 96 Decimal
 b. 80 Hex = 128 Decimal
 c. BF Hex = 191 Decimal

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9



2 3 4 5 6 7 8 9




Diagram 5-365. Diagnostic Read Cycle Steal Request (Part 8 of 9)





Diagram 5-370. Diagnostic Read-Punch Data Transfer (Part 9 of 9)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9

A
B
C
D
E



2



3



4



5



6



7



8



9


A

B

C

D

E







Diagram 5-390. Diagnostic Punch/Feed Operation Flowchart (Part 3 of 8)

Diagram 5-395. Diagnostic Punch/Feed Timing Chart (Part 4 of 8)



Timing Chart Continued on Diagram 5-400

Notes:

- *Hexadecimal value for address Modification
- a. 60 hex = 96 decimal
- b. 80 hex = 128 decimal
- c. BF hex = 191 decimal




Diagram 5-400. Diagnostic Punch/Feed Timing Chart (Part 5 of 8)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9




Diagram 5-405. Diagnostic Punch Check Cycle Steal Channel Controls (Part 6 of 8)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9




Diagram 5-410. Diagnostic Punch/Feed Address Modification and Check Data Transfer (Part 7 of 8)

2 ▼ 3 ▼ 4 ▼ 5 ▼ 6 ▼ 7 ▼ 8 ▼ 9


A

B

C

D

E



Index

- Card Feed Path 3-030, 3-031
- Clock, MFCU 4-005
- Corner Counter and Decode 4-130
- Corner Kick Counter 4-090
- Counters
 - Corner Counter and Decode 4-130
 - Corner Kick 4-090
 - Feed Check Time Base Counter and Decode 4-100
 - Gear Count Emitter and Decode 4-027
 - Hopper Counter and Decode 4-120
 - Load Print Data Rank 2 4-075
 - Motor Stop 4-095
 - Nine Stage Time Delay 4-115
 - Pick Print Stepper Clutch Delay 4-105
 - Print Character Counter and Decode 4-080
 - Print Cycle Steal Request 4-045
 - Print Data 4-074
 - Print I/O Cycle 4-050
 - Print Side Motion Counter and Decode 4-085
 - Punch CB 4-030
 - Punch Step CB Counter and Decode 4-035
 - Read-Punch-Punch Check 4-025
 - Stacker Transport Counter 4-135
 - Up-Down Counter 4-110
 - Wait Counter and Decode 4-125
- Data Bus Out Register and DBO Parity Check 4-010
- Data Flow
 - MFCU Attachment 3-005
 - Print 3-020
 - Punch 3-015
 - Read 3-010
- DBI Assembler 4-020
- DBI Parity Generator 4-015
- Diagnostic Punch Check Cycle Steal 5424 Controls 5-415
- Diagnostic Punch/Feed Address Modification and Check Data Transfer 5-410
- Diagnostic Punch Check Cycle Steal Channel Controls 5-405
- Diagnostic Punch/Feed Operation Flowchart 5-380, 5-385, 5-390
- Diagnostic Punch/Feed Timing Chart 5-395, 5-400
- Diagnostic Read Cycle Steal Request 5-365
- Diagnostic Read Cycle Steal Request Timing Chart 5-350, 5-355
- Diagnostic Read/Feed Operation Flowchart 5-330, 5-335, 5-340, 5-345
- Diagnostic Read-Punch Data Transfer 5-370
- Diagnostic Read-Punch Operation 5-360
- Diagnostic Techniques 1-105
- Feed Check Time Base Counter and Decode 4-100
- Feed Checks 2, 3, and 4 2-015
- Feed Checks 5 and 6 2-020
- Feed Checks 7, 8, and 10 2-025
- Feed Checks 9 and 11 2-030
- Feed Checks 12 and 13 2-035
- Feed Checks 14 and 16 2-040
- Feed Checks 15 and 17 2-045
- Feed Checks 18 and 19 2-050
- Feed Check 20 2-055
- Gear Count Emitter and Decode 4-027
- Hopper Check and Feed Check 1 2-010
- Hopper Counter and Decode 4-120
- Instructions
 - LIO 5-005, 5-010
 - Sense 5-030, 5-035, 5-040, 5-045, 5-050, 5-055, 5-060
 - Start I/O 5-065, 5-070, 5-075, 5-080
 - Test I/O and Branch 5-015, 5-020, 5-025
- IPL Operation 5-320
 - Flowchart 5-315
 - Program Load Key IPL Operation 5-325
- I-Q Register 4-022
- LIO Instruction 5-005, 5-010
- Load Print Data Rank 2 Counter 4-075
- Meter Control 4-150
- MFCU Attachment Data Flow 3-005
- MFCU Clock 4-005
- MFCU Errors 2-005
- Motor Controls 5-295, 5-297
- Motor Stop Counter 4-095
- Motor Time Out Start/Stop Controls 5-300
- Nine Stage Time Delay Counter 4-115
- NPRO Card Feed Controls and Hopper Controls 5-290
- NPRO Operation Flowchart 5-275
 - Start NPRO 5-280
- Pick Print Stepper Clutch Delay Counter 4-105
- Power Distribution 6-005
- Print Character Counter and Decode 4-080
- Print Clock 4-055
- Print Clock Decode 4-060
- Print Clutch Check 2-065, 2-070
- Print Cycle Steal Request Counter 4-045
- Print Data Check 2-060
- Print Data Counter 4-074
- Print Data Cycle Steal Request Timing Chart 5-230
- Print Data Flow 3-020
- Print Data Register 4-070, 4-072
- Print Data Shift Register 4-065, 4-067
- Print/Feed Cycle Steal Channel Controls 1 5-255
- Print/Feed Cycle Steal Channel Controls 2 5-260
- Print/Feed Cycle Steal 5424 Controls 5-265
- Print/Feed Operation Feed Controls 5-240
- Print/Feed Operation Flowchart 5-200, 5-205, 5-210, 5-215
- Print/Feed Print Buffer 1 or 2 and Print 4 Lines 5-235
- Print/Feed Print Clock Controls 5-245
- Print/Feed Print Load Cycle Steal Request Controls 5-250
- Print/Feed Print Load LSR Cycle Steal Request 5-225
- Print/Feed Print Timing Chart 5-217, 5-220
- Print I/O Cycle Counter 4-050
- Print Operation 5-219, 5-224
- Print Side Motion Counter and Decode 4-085
- Program Load Key IPL Operation 5-325
- Punch CB Counter 4-030
- Punch Check Cycle Steal Channel Controls 5-190
- Punch Check Cycle Steal 5424 Controls 5-195
- Punch Check Cycle Steal Request 5-160
- Punch Data Cycle Steal Channel Controls 5-175
- Punch Data Cycle Steal 5424 Controls 5-180
- Punch Data Cycle Steal Request 5-155
- Punch Data Flow 3-015
- Punch Data Register 4-040
- Punch/Feed Controls 5-170
- Punch/Feed Operation Flowchart 5-135, 5-140, 5-145
- Punch/Feed Timing Chart 5-150
- Punch Operation 5-166
- Punch Step Counter and Decode 4-035
- Read Cycle Steal Request 5-130
- Read Cycle Steal Request Timing Chart 5-110
- Read Data Flow 3-010
- Read/Feed and Read Data Controls Timing Chart 5-095
- Read/Feed Controls 5-120
- Read/Feed Data Controls 5-125
- Read/Feed Operation Flowchart 5-085, 5-090
- Read-Punch-Punch Check Counter 4-025
- Registers
 - Data Bus Out and DBO Parity Check 4-010
 - I-Q Register 4-022
 - Print Data Register 4-070, 4-072
 - Print Data Shift Register 4-065, 4-067
 - Punch Data Register 4-040
 - Stacker Selection Registers 4-140, 4-145
- Sense Byte Generation 5-055, 5-060
- Sense Instruction 5-045, 5-050
 - E-B Cycle Timing 5-040
 - E-B Cycles 5-035
 - I-op and I-Q Cycles 5-030
- Stacker Transport Counter 4-135
- Stacker Selection Registers 4-140, 4-145
- Start I/O Channel Controls 5-075
- Start I/O Flowchart 5-065
- Start I/O MFCU Attachment Controls 5-080
- Start I/O Timing Chart 5-070
- Start NPRO Operation 5-280
- Start Read and Read Gear Emitter Counter Timing Chart 5-105
- Test I/O and Branch 5-015, 5-020, 5-025
- Timing Relationship Between Punch Step Count and MFCU Mechanics 5-168
- Up-Down Counter 4-110
- Wait Counter and Decode 4-125

READER'S COMMENT FORM

IBM System/3
5424 Multi-Function Card Unit Attachment
Field Engineering Maintenance Diagrams

SY31-0254-1

- Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.

	Yes	No
● Does this publication meet your needs?	<input type="checkbox"/>	<input type="checkbox"/>
● Did you find the material:		
Easy to read and understand?	<input type="checkbox"/>	<input type="checkbox"/>
Organized for convenient use?	<input type="checkbox"/>	<input type="checkbox"/>
Complete?	<input type="checkbox"/>	<input type="checkbox"/>
Well illustrated?	<input type="checkbox"/>	<input type="checkbox"/>
Written for your technical level?	<input type="checkbox"/>	<input type="checkbox"/>
● What is your occupation? _____		
● How do you use this publication?		
As an introduction to the subject? <input type="checkbox"/>	As an instructor in a class? <input type="checkbox"/>	
For advanced knowledge of the subject? <input type="checkbox"/>	As a student in a class? <input type="checkbox"/>	
	As a reference manual? <input type="checkbox"/>	

- Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.

COMMENTS:

READER'S COMMENT FORM

IBM System/3
5424 Multi-Function Card Unit Attachment
Field Engineering Maintenance Diagrams

SY31-0254-1

- Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.

	Yes	No
● Does this publication meet your needs?	<input type="checkbox"/>	<input type="checkbox"/>
● Did you find the material:		
Easy to read and understand?	<input type="checkbox"/>	<input type="checkbox"/>
Organized for convenient use?	<input type="checkbox"/>	<input type="checkbox"/>
Complete?	<input type="checkbox"/>	<input type="checkbox"/>
Well illustrated?	<input type="checkbox"/>	<input type="checkbox"/>
Written for your technical level?	<input type="checkbox"/>	<input type="checkbox"/>
● What is your occupation? _____		
● How do you use this publication?		
As an introduction to the subject? <input type="checkbox"/>	As an instructor in a class? <input type="checkbox"/>	
For advanced knowledge of the subject? <input type="checkbox"/>	As a student in a class? <input type="checkbox"/>	
	As a reference manual? <input type="checkbox"/>	

- Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.

COMMENTS:

YOUR COMMENTS, PLEASE...

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

YOUR COMMENTS, PLEASE...

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Cut Along Line

Fold

Fold

Fold

Fold

FIRST CLASS
PERMIT NO. 387
ROCHESTER, MINN.

FIRST CLASS
PERMIT NO. 387
ROCHESTER, MINN.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

POSTAGE WILL BE PAID BY . . .

IBM Corporation
General Systems Division
Development Laboratory
Rochester, Minnesota 55901

IBM Corporation
General Systems Division
Development Laboratory
Rochester, Minnesota 55901



Attention: Product Publications, Dept. 245

Attention: Product Publications, Dept. 245

Fold

Fold

Fold

Fold



International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N.Y. 10601
{USA Only}

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
{International}



International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N.Y. 10601
{USA Only}

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
{International}

System
Maintenance
Library


System

cut here

IBM 5424 Multi-Function Card Unit Attachment

SY31-0254-1

Printed in Italy



International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N.Y. 10601
USA Only

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
International