

THEORY OF OPERATION

ISBX 218A

FLEXIBLE DISKETTE CONTROLLER

GEORGE ARRIGOTTI

JULY 11, 1983

THEORY OF OPERATION

iSBX 218A

FLEXIBLE DISKETTE CONTROLLER

GEORGE ARRIGOTTI

JULY 11, 1983

iSBX 218/218A COMMON FEATURES

DOUBLE WIDE SBX MULTIMODULE FORM FACTOR.
CONTROLS UP TO FOUR SINGLE/DOUBLE SIDED
EIGHT INCH DRIVES OR UP TO FOUR SINGLE/
DOUBLE SIDED FIVE AND ONE-QUARTER DRIVES.

SINGLE/DOUBLE DENSITY MAY BE MIXED.
IBM COMPATIBLE SOFT-SECTORED FORMAT.
DMA OR NON-DMA OPERATION OF SBX BUS.
USES INTEL 8272 FLOPPY DISK CONTROLLER.

PLAN

iSBX 218/218A COMMON FEATURES

iSBX 218A NEW FEATURES

BLOCK DIAGRAM

FUNCTION OF EACH BLOCK

SCHEMATIC VIEW OF EACH BLOCK

THEORY OF OPERATION OF EACH BLOCK

PALS

SOURCES OF FURTHER INFORMATION

218A ADDITIONAL FEATURES

TWO READ/WRITE ONE BIT LATCHES USABLE FOR:

SPINDLE MOTOR ON/OFF CONTROL
HEAD LOAD CONTROL
"IN USE" LED CONTROL
TERMINAL COUNT TO 8272
TDMA MASK

ONE WRITE-ONLY ONE BIT LATCH FOR RESET.

DMA ACKNOWLEDGE (DACK) GENERATOR TO ALLOW
8272 DMA MODE WITH 8089 AND 80186.

218A ADDITIONAL FEATURES (CONTINUED)

ON BOARD PIN SCRAMBLING FOR 5¼" DRIVES.
IMPROVED PHASE LOCKED LOOP CIRCUITRY.
CHOICE OF 125NS OR 250NS WRITE PRECOMPENSATION.
OVERCOMES SEVERAL 8272 BUGS:

WRONG DENSITY HANGUP PROBLEM
NON-EXISTENT DISK HANGUP PROBLEM (READY HANG)
DRQ-TO-COMMAND DELAY SPEC
DMA OVERRUN PROBLEM
DACK MINIMUM PULSE WIDTH PROBLEM

FLEXIBLE DISKETTE CONTROLLER (8272)

HANDLES CONTROL/STATUS LINES TO/FROM DRIVES.
ENCODES/DECODES DATA STREAMS TO/FROM DRIVES.
INTERFACES WITH SBX BUS.
CONTROLS/COORDINATES ALL OTHER BLOCKS.

FUNCTIONAL BLOCKS

FLEXIBLE DISKETTE CONTROLLER (8272)
TIMING AND PHASE LOCKED LOOP LOGIC
READ WINDOW GENERATION LOGIC
READ DATA SHARING LOGIC
WRITE PRECOMPENSATION LOGIC
DMA SIGNAL GENERATION LOGIC
I/O PORT OPTIONS LOGIC
ISBX BUS INTERFACE

FLEXIBLE DISKETTE DRIVE INTERFACE LOGIC

BUFFERING
MULTIPLEXING
DEMULTIPLEXING
TERMINATION
DRIVE INTERFACE OPTIONS
READY TIMEOUT CIRCUIT




FIGURE 2 iSBX 218A FLEXIBLE DISKETTE CONTROLLER BLOCK DIAGRAM

TIMING AND PHASE LOCKED LOOP LOGIC

8 AND 4 MHz TO PRECOMPENSATION LOGIC

8 AND 4 MHz TO THE 8272.

WRITE CLOCK: 8" MFM 1 μ S PERIOD

8" FM 2 μ S PERIOD

5 $\frac{1}{4}$ " MFM 2 μ S PERIOD

5 $\frac{1}{4}$ " FM 4 μ S PERIOD

ALL PULSES ABOUT 250NS HIGH TIME

8272 MUST ALWAYS HAVE WRITE CLOCK.

READ WINDOW GENERATION LOGIC

CLK3 IS VCO FREQUENCY DIVIDED DOWN:

8" MFM 2 MHz

8" FM 1 MHz

5 $\frac{1}{4}$ " MFM 1 MHz

5 $\frac{1}{4}$ " FM 0.5 MHz

WINDOW EXTENDER ADJUSTS READ WINDOW

TEMPORARILY TO CATCH ONE LATE OR EARLY BIT.

USED BY 8272 TO SEPARATE DATA FROM THE
COMBINED DATA/CLOCK STREAM.

TIMING AND PHASE LOCKED LOOP LOGIC (CONTINUED)

THE VOLTAGE CONTROLLED OSCILLATOR (74S124 VCO)
OUTPUT HAS THREE MODES:

1. WHEN 8272 VCO SIGNAL IS HIGH (MEANING READ), THE PHASE COMPARATOR SPEEDS UP OR SLOWS DOWN THE VCO TO MATCH THE READ DATA.
2. WHEN 8272 VCO SIGNAL IS LOW (MEANING NOT READ), THE PHASE COMPARATOR LOCKS ON TO A KNOWN FREQUENCY (WRITE CLOCK).
3. WHEN RESET BUTTON IS HELD, THERE IS NO FEEDBACK, AND C3 AFFECTS FREQUENCY.

ALL SHOULD BE ABOUT 8 MHz.

READ DATA SHAPING LOGIC

ONE SHOTS CLEAN UP READ DATA PULSES FROM DRIVE.
ARE FIRED BY WRITE CLOCK WHEN VCO SIGNAL IS LOW.

NOMINAL VALUES:

8" MFM 550 NS USING 4.99K RESISTOR

8" FM 1100 NS USING 10.0K RESISTOR

5 $\frac{1}{4}$ " MFM 1100 NS USING 10.0K RESISTOR

5 $\frac{1}{4}$ " FM 2200 NS USING 20.0K RESISTOR

WRITE PRECOMPENSATION LOGIC

TO COUNTER THE EFFECT OF PREDICTABLE BIT SHIFT.

EACH BIT MAY BE WRITTEN EARLY, NORMAL, OR LATE, CONTROLLED BY PS0, PS1.

ALL TRACKS OR JUST INNER TRACKS ARE PRECOMPENSATED.

WRITE DATA TO DRIVE IS LOW WHEN WRITE ENABLE IS INACTIVE.

I/O PORT OPTIONS LOGIC

RESET LATCH - WRITING A ONE FOLLOWED BY WRITING A ZERO PRODUCES A HARDWARE RESET.

LATCH 0 - DEFAULT WIRED TO CONTROL DRIVE SPINDLE MOTOR.

LATCH 1 - DEFAULT WIRED TO CONTROL THE TDMA MASK.

DMA SIGNAL GENERATION LOGIC

DELAYS DMA REQUEST (DRQ) TO BASEBOARD TO PREVENT AN EARLY COMMAND.

MINIMUM TIMES: 8" DRIVES 800NS
5½" DRIVES 1600NS

GENERATES MWAIT TO EXTEND DACK OR COMMAND
MINIMUM TIME: 510NS

GENERATES DACK TO 8272 WHEN BASEBOARD CONTROLLER IS 80186 OR 8089 (LIKE 2156)

SBX BUS INTERFACE

STANDARD SBX INTERFACE

IMPLEMENTED BY PALS AND THE 8272.

SOURCES OF FURTHER INFORMATION

SBX 218A EXTERNAL PRODUCT SPEC 145935

SBX 218A HARDWARE REFERENCE MANUAL (AVAILABLE
LATE AUGUST)

SBX 218A INTERNAL PRODUCT SPEC (AVAILABLE LATE
AUGUST)

INTEL 8272 DATA SHEET (IN COMPONENT CATALOG)

SBX 218 MANUAL, ISBC 208 MANUAL (CONTAIN THEORY
OF OPERATION SECTIONS FOR VERY SIMILAR CIRCUITS)

PAL16L8
PAT NO 218AU10B
PRECOMP PAL AT U10

PAL DESIGN SPECIFICATION
GEORGE ARRIGOTTI 5-2-83

LCT LATE NORMAL INT PS1 PSO DSO DS1 ENABLE GND
EARLY WRDATA SPARE13 WE TDMA DRVSEL3 DRVSEL2 DRVSEL1 DRVSELO VCC

IF (VCC) /WRDATA = /WE +
 LCT * /PSO * /PS1 * NORMAL +
 LCT * /PSO * PS1 * LATE +
 LCT * PSO * /PS1 * EARLY +
 /LCT * NORMAL

IF (VCC) /DRVSELO = /DS1 * /DS0

IF (VCC) /DRVSEL1 = /DS1 * DSO

IF (VCC) /DRVSEL2 = DS1 * /DS0

IF (VCC) /DRVSEL3 = DS1 * DSO

IF (VCC) /TDMA = /ENABLE + /INT

IF (VCC) /SPARE13 = VCC

DESCRIPTION

THE WRDATA OUTPUT CONTROLS THE DATA STREAM TO THE DRIVE. WHEN LCT FROM THE 8272 IS ACTIVE, IT GATES OUT THE EARLY, NORMAL, OR LATE SIGNAL DEPENDING ON THE STATE OF PSO AND PS1 FROM THE 8272. WHEN LCT IS INACTIVE (MEANING NO PRECOMPENSATION NEEDED) IT GATES OUT THE NORMAL SIGNAL. ALL THIS ONLY HAPPENS WHEN WRITE ENABLE (WE) IS ACTIVE. OTHERWISE, WRDATA IS LOW.


THE DRVSEL OUTPUTS DECODE DSO AND DS1 FROM THE 8272 AND ARE USED TO SELECT ONE OF THE FOUR DRIVES.

INPUTS INT, ENABLE AND OUTPUT TDMA ALLOW TDMA TO BE MASKED FROM THE SBX BUS.

SPARE13 IS AN UNUSED INPUT/OUTPUT PIN.


PAL U10 OUTPUT PIN 12

WRDATA
(WRITE DATA)



EQUATION:
$$\overline{WRDATA} = \overline{WE} + LCT * \overline{PS\phi} * \overline{PS1} * NORMAL + LCT * \overline{PS\phi} * PS1 * LATE + LCT * PS\phi * \overline{PS1} * EARLY + \overline{LCT} * NORMAL$$


PAL CIRCUIT:




NOTES:

WHEN WE IS LOW, THE OUTPUT IS ALWAYS LOW.
WHEN WE IS HIGH AND LCT IS LOW, THE NORMAL SIGNAL IS DRIVEN OUT.
ONLY WHEN WE IS HIGH AND LCT IS HIGH, PSφ AND PS1 ARE USED TO SELECT THE EARLY, NORMAL, OR LATE SIGNAL.

ALTERNATE REPRESENTATION:



PAL U10 OUTPUT PINS 16, 17, 18, 19
 (DRVSEL3, DRVSEL2, DRVSEL1, DRVSEL0)



EQUATIONS:



$$\overline{DRVSEL0} = \overline{DS1} * \overline{DS\phi}$$

$$\overline{DRVSEL1} = \overline{DS1} * DS\phi$$


$$\overline{DRVSEL2} = DS1 * \overline{DS\phi}$$

$$\overline{DRVSEL3} = DS1 * DS\phi$$

ALTERNATE REPRESENTATIONS:




PAL UIO OUTPUT PIN 15 TDMA




EQUATION: $\text{TDMA} = \text{ENABLE} + \text{INT}$

PAL CIRCUIT:



ALTERNATE REPRESENTATION:



PAL16L8
PAT NO 218AU15A
DMA PAL AT U15

PAL DESIGN SPECIFICATION
GEORGE ARRIGOTTI 4-6-83

HDLOAD VCO DRQ DACK INDEX BDRESET SPARE7 CLK DELAY GND
INT START RECOVER MDRQT AX BX CX DX TRIGGER VCC

IF (VCC) /MDRQT = /DRQ +
 /DACK +
 BDRESET +
 INT +
 /DELAY * /MDRQT

IF (VCC) /AX = INDEX * VCO +
 VCO * /BDRESET * /AX

IF (VCC) /BX = /INDEX * /AX +
 /AX * /BDRESET * /BX

IF (VCC) /CX = INDEX * /BX +
 /BX * /BDRESET * /CX

IF (VCC) /DX = /INDEX * /CX +
 /BDRESET * VCO * /CX * /DX

IF (VCC) /RECOVER = /RECOVER * /BDRESET * VCO * /DX +
 INDEX * /DX

IF (VCC) /START = DRQ * DACK * /BDRESET * /INT * /MDRQT

IF (VCC) /TRIGGER = INDEX * HDLOAD +
 CLK * /HDLOAD

DESCRIPTION OF PINS

DACK - DMA ACKNOWLEDGE TO 8272.

DRQ - DMA REQUEST FROM 8272.

MDRQT - DMA REQUEST TO BASE BOARD.

START - SIGNAL THAT BEGINS THE RC DELAY FOR DRQ.

DELAY - INPUT FROM RC DELAY CIRCUIT.

BDRESET - BASE BOARD OR PROGRAMMED RESET.

AX, BX, CX, DX, RECOVER - STATE MACHINE USED TO OVERCOME THE
8272 FM-DISK-IN-MFM-SLOT LOCKUP BUG.

VCO - FROM 8272 - INPUT TO THE ABOVE STATE MACHINE.

INDEX - INPUT TO THE ABOVE STATE MACHINE. ALSO FOR RETRIGGER GENERATOR.

TRIGGER - OUTPUT TO KEEP RETRIGGERING THE DRIVE HANGUP ONE SHOT.


HDLOAD - FROM 8272 - INPUT TO RETRIGGER GENERATOR.

CLK - FROM WRITE CLOCK CHAIN - INPUT TO RETRIGGER GENERATOR.

SPARE7 - SPARE INPUT PIN.

PAL 415 OUTPUT PINS 13, 15, 16, 17, 18

(RECOVER, AX, BX, CX, DX)



EQUATIONS:

$$\overline{AX} = INDEX * VCO + VCO * \overline{BDRESET} * \overline{AX}$$

$$\overline{BX} = \overline{INDEX} * \overline{AX} + \overline{AX} * \overline{BDRESET} * \overline{BX}$$



$$\overline{CX} = INDEX * \overline{BX} + \overline{BX} * \overline{BDRESET} * \overline{CX}$$

$$\overline{DX} = \overline{INDEX} * \overline{CX} + \overline{BDRESET} * VCO * \overline{CX} * \overline{DX}$$


$$\overline{RECOVER} = \overline{RECOVER} * \overline{BDRESET} * VCO * \overline{DX} + INDEX * \overline{DX}$$

STATE MACHINE REPRESENTATION:

EXAMPLE:




PAL U15 OUTPUT PIN 19 TRIGGER



EQUATION:

$$\text{TRIGGER} = \text{INDEX} * \text{HDLOAD} + \text{CLK} * \text{HDLOAD}$$

PAL CIRCUIT:



NOTES:

TRIGGER DRIVES A FALLING-EDGE-TRIGGERED INPUT TO A ONE SHOT. THE OUTPUT OF THE ONE SHOT DRIVES READY TO THE 8272.


WHEN THE HEAD IS LOADED (MEANING AN ACCESS IS BEING MADE) INDEX PULSES FROM THE SELECTED DRIVE WILL KEEP RETRIGGERING THE ONE SHOT, INDICATING READY TO THE 8272.

IF THE HEAD IS LOADED AND NO DISKETTE IS INSTALLED IN THE SELECTED DRIVE, THERE WILL BE NO INDEX PULSES AND THE ONE SHOT WILL TIME OUT, INDICATING NOT READY TO THE 8272.

WHEN THE HEAD IS NOT LOADED, A CLOCK SIGNAL KEEPS RETRIGGERING THE ONE SHOT.

SO THE 8272 READY LINE IS ALWAYS TRUE EXCEPT IN THE NON-EXISTENT DISK ACCESS ATTEMPT DESCRIBED ABOVE.

PAL 015 OUTPUT PINS 12 AND 14
(START AND MDRQT)




EQUATIONS:

$$/START = DRQ * DACK * /BDRESET * /INT * /MDRQT$$

$$/MDRQT = /DRQ + /DACK + BDRESET + INT + /DELAY * /MDRQT$$


PAL CIRCUITS:



CONTINUED →

START AND MDRQT (CONTINUED)

ALTERNATE REPRESENTATION:




NOTES:

THE 8272 SPEC SAYS THAT AFTER IT SENDS OUT DRQ, IT MUST NOT SEE IOWRT FOR 800 nS OR IORD FOR 250 nS (DOUBLE THESE TIMES FOR 5 1/4" DRIVES). THE PURPOSE THE RC DELAY CIRCUIT IS TO DELAY DRQ BEFORE IT GETS TO THE BASEBOARD. BOTH READ AND WRITE DRQS ARE DELAYED AT LEAST 800 nS (1600 nS FOR 5 1/4" DRIVES).

A SIGNAL DIAGRAM SHOWING THE SEQUENCE OF EVENTS IS ON THE NEXT PAGE.

MDRQT AND START (CONTINUED)



- ①. THE DMA CYCLE BEGINS WHEN THE 8272 SENDS OUT DRQ, WHICH CAUSES START TO GO LOW WHICH LETS THE RC NETWORK BEGIN TO DECAY.
- ②. WHEN THE RC DECAYS TO LOGIC ZERO OF A SCHMITT TRIGGER, DELAY GOES HIGH, WHICH MAKES MDRQT GO ACTIVE TO THE BASEBOARD (THE REASON WE DID THIS), WHICH MAKES START GO HIGH, WHICH ALLOWS THE RC TO RECHARGE TO BE READY FOR THE NEXT CYCLE.
- ③. WHEN THE RC CHARGES TO LOGIC HIGH OF A SCHMITT TRIGGER, DELAY GOES LOW AGAIN.
- ④. WHEN DACK FROM THE BASEBOARD GOES ACTIVE, MDRQT IS REMOVED. LATER, THE 8272 REMOVES DRQ.

PAL16L8
PAT NO 218AU19A
IO PORTS PAL AT U19

PAL DESIGN SPECIFICATION
GEORGE ARRIGOTTI 4-6-83

QUAL MCS1 IORD IOWRT MA1 MA2 MRESET EXTEND MDACK GND
CLK3 DACK RLATCH RDW ALATCH MDO MLATCH BDRESET WAIT VCC

IF (VCC) /BDRESET = /MRESET * /RLATCH

IF (VCC) /MLATCH = BDRESET +
/IOWRT * /MCS1 * MA2 * /MA1 * /MDO +
/MDO * /MLATCH +
IOWRT * /MLATCH +
MCS1 * /MLATCH +
/MA2 * /MLATCH +
MA1 * /MLATCH

IF (VCC) /RDW = EXTEND * /CLK3 +
/CLK3 * /RDW +
/EXTEND * /RDW

IF (/MCS1 * MA2 * /IORD) /MDO = /MA1 * /MLATCH +
MA1 * /ALATCH

IF (VCC) /ALATCH = BDRESET +
/MDO * /ALATCH +
/IOWRT * /MCS1 * MA2 * MA1 * /MDO +
IOWRT * /ALATCH +
MCS1 * /ALATCH +
/MA2 * /ALATCH +
/MA1 * /ALATCH

IF (VCC) /RLATCH = MRESET +
/IOWRT * /MCS1 * /MA2 * MA1 * /MDO +
/MDO * /RLATCH +
IOWRT * /RLATCH +
MCS1 * /RLATCH +
MA2 * /RLATCH +
/MA1 * /RLATCH

IF (VCC) /DACK = QUAL * /MDACK * /IORD +
QUAL * /MDACK * /IOWRT +
/QUAL * /MDACK +
/IORD * /MA1 * /MA2 * /MCS1 +
/IOWRT * /MA1 * /MA2 * /MCS1

IF (VCC) /WAIT = MDACK * MCS1 +
MDACK * MA1 +
MDACK * MA2

DESCRIPTION OF PINS

DACK - DMA ACKNOWLEDGE TO 8272.

BDRESET - RESET TO SBX BOARD.

RLATCH - PROGRAMMABLE RESET LATCH.

MLATCH - MOTOR ON/OFF LATCH.

ALATCH - AUXILIARY LATCH. MAY BE USED FOR DMA TERMINAL COUNT.

EXTEND, CLK3, RDW - READ WINDOW SIGNALS.


MCS1, IORD, IOWRT, MA1, MA2, MDO, MWAIT, MRESET, MDACK - STANDARD SBX SIGNALS.

QUAL - INPUT TO SELECT BETWEEN COMMAND-QUALIFIED DACK AND
UNQUALIFIED DACK

WAIT - USED WITH RC DELAY CIRCUIT TO PRODUCE MWAIT TO THE SBX
TO EXTEND DACK.

PAL 019 OUTPUT PIN 18


BDRESET
(BOARD RESET)




RLATCH IS AN OUTPUT OF THE PAL, BUT IS USED INTERNALLY AS AN INPUT IN THIS CIRCUIT.

EQUATION: $\overline{BDRESET} = \overline{MRESET} * \overline{RLATCH}$


PAL CIRCUIT:



ALTERNATE REPRESENTATION:




PAL U19 OUTPUT PIN 17 LATCH 0 (MOTOR LATCH)




MDφ IS ALSO USED AS AN OUTPUT WHEN READING MOTOR LATCH.
BDRRESET IS ALSO USED AS AN OUTPUT.

EQUATION:
$$\begin{aligned} /MLATCH = & BDRRESET + \\ & /IOWRT * /MCS1 * MA2 * /MA1 * /MD\phi + \\ & /MD\phi * /MLATCH + IOWRT * /MLATCH + \\ & MCS1 * /MLATCH + /MA2 * /MLATCH + \\ & MA1 * /MLATCH \end{aligned}$$

PAL CIRCUIT:




ALTERNATE REPRESENTATION



NOTES: BDRRESET TURNS THE MOTOR OFF (MLATCH LOW). AN IO WRITE TO THIS ADDRESS WITH BIT 0 = 1 TURNS THE MOTOR ON; WITH BIT 0 = 0 TURNS THE MOTOR OFF. MLATCH GOES THROUGH AN INVERTING BUFFER BEFORE GOING TO THE DRIVE INTERFACE WHERE IT IS ACTIVE LOW. MLATCH CAN BE READ BY DOING AN IO READ TO THE SAME ADDRESS. SEE MDφ OUTPUT PAGE FOR DETAILS.


PAL U19 OUTPUT PIN 14

RDW
(READ WINDOW)




EQUATION:
$$\overline{RDW} = \text{EXTEND} * \overline{CLK3} + \overline{CLK3} * \overline{RDW} + \overline{EXTEND} * \overline{RDW}$$

PAL CIRCUIT:




ALTERNATE REPRESENTATION:



NOTES: THIS FUNCTION USED 12 PINS OF U7 ON THE 218 NON A. SINCE IT REQUIRES ONLY 3 PINS OF THE 16L8, THE REST OF THE PAL IS AVAILABLE FOR THE NEW 218A FEATURES.

PAL U19 OUTPUT PIN 16 MDφ




MDφ IS ALSO USED AS AN INPUT FOR OTHER FUNCTIONS IN THIS PAL

HLATCH AND ALATCH ARE PAL OUTPUT PINS, BUT ARE USED INTERNALLY FOR THIS CIRCUIT.

EQUATION:
$$IF (\overline{MCS1} * MA2 * \overline{IORD}) / MD\phi = \overline{MA1} * \overline{HLATCH} + MA1 * \overline{ALATCH}$$

PAL CIRCUIT:




NOTES:

USUALLY MDφ IS STRICTLY AN INPUT, USED FOR WRITING TO THE MOTOR LATCH, RESET LATCH, AND AUXILIARY LATCH. HOWEVER, WHEN AN IO READ IS DONE TO EITHER THE MOTOR LATCH OR THE AUXILIARY LATCH, MDφ BECOMES AN OUTPUT, DRIVING THE STATE OF THE SELECTED LATCH ONTO THE DATA BUS. THE "SENSE" OF THE DATA IS THE SAME AS WHEN THE LATCHES ARE WRITTEN.
 BIT 0=1 MEANS LATCH HIGH (MOTOR ON, OR TC ACTIVE).
 BIT 0=0 MEANS LATCH LOW (MOTOR OFF, OR TC INACTIVE).

PAL 419 OUTPUT PIN 15


LATCH 1
(AUXILIARY LATCH)




MDφ IS ALSO USED AS AN OUTPUT WHEN READING ALATCH.
BDRRESET IS ALSO USED AS AN OUTPUT.

EQUATION: $\overline{ALATCH} = \overline{BDRRESET} + \overline{IOWRT} * \overline{MCS1} * MA2 * MA1 * \overline{MD\phi} + \overline{MD\phi} * \overline{ALATCH} + IOWRT * \overline{ALATCH} + MCS1 * \overline{ALATCH} + \overline{MA2} * \overline{ALATCH} + \overline{MA1} * \overline{ALATCH}$


PAL CIRCUIT:



ALTERNATE REPRESENTATION:




NOTES: MRESET FORCES ALATCH LOW. AN I/O WRITE TO THIS ADDRESS WITH BIT 0=1 SETS ALATCH HIGH; WITH BIT 0=0 SETS ALATCH LOW. ALATCH MAY BE USED TO DRIVE TERMINAL COUNT (TC) TO THE 8272.




ALATCH CAN BE READ BY DOING AN I/O READ TO THE SAME ADDRESS. SEE MDφ OUTPUT PAGE FOR DETAILS.

PAL U19 OUTPUT PIN 13 (RESET LATCH)



EQUATION: $\overline{RLATCH} = MRESET + \overline{IOWRT} * \overline{MCS1} * \overline{MA2} * MA1 * \overline{MDφ} + \overline{MDφ} * \overline{RLATCH} + IOWRT * \overline{RLATCH} + MCS1 * \overline{RLATCH} + MA2 * \overline{RLATCH} + \overline{MA1} * \overline{RLATCH}$


PAL CIRCUIT:



NOTES: MRESET FORCES RLATCH INACTIVE (LOW). AN IO WRITE TO THIS ADDRESS WITH BIT 0 = 1 MAKES RLATCH ACTIVE; WITH BIT 0 = 0 MAKES RLATCH INACTIVE. RLATCH CANNOT BE READ.


RLATCH IS NOT CONNECTED TO OTHER DEVICES ON THE BOARD. IT IS ONLY USED INTERNAL TO THE PAL.

ALTERNATE REPRESENTATION:



PAL U19 OUTPUT PIN 12


DACK
(DMA ACKNOWLEDGE)



EQUATION:

$$\begin{aligned} /DACK = & QUAL * /MDACK * /IORD + \\ & QUAL * /MDACK * /IOWRT + \\ & /QUAL * /MDACK + \\ & /IORD * /MA1 * /MA2 * /MCS1 + \\ & /IOWRT * /MA1 * /MA2 * /MCS1 \end{aligned}$$

PAL CIRCUIT:




NOTES:

WHEN MDACK IS AVAILABLE ON THE SBX, IT MAY BE QUALIFIED BY COMMAND (IF QUAL IS TIED HIGH) OR NOT QUALIFIED (QUAL TIED LOW).


WHEN THE DACK GENERATOR OPTION IS USED, THE BASEBOARD WRITES OR READS WITH MA1, MA2 LOW, AND THE PAL SENDS DACK TO THE 8272.

PAL U19 OUTPUT PIN 19 WAIT




EQUATION: $WAIT = MDACK * MCS1 + MDACK * MA1 + MDACK * MA2$

PAL CIRCUIT:



ALTERNATE REPRESENTATION:




NOTES:

WAIT IS HIGH WHENEVER MDACK IS ACTIVE (LOW) OR WHEN MCS1, MA1, MA2 ARE LOW (MEANING THAT A WRITE OR READ TO THE DACK GENERATOR IS ABOUT TO OCCUR).


SIGNAL DIAGRAMS SHOWING THE M/WAIT SEQUENCE OF EVENTS ARE ON THE NEXT TWO PAGES.

MWAIT GENERATOR WHEN SBX DACK IS USED




- ①. MDACK/ FROM THE BASEBOARD GOES ACTIVE, WHICH MAKES WAIT (PAL OUTPUT) GO LOW, WHICH MAKES MWAIT/ GO ACTIVE.
- ②. COMMAND ARRIVES, SO THE PAL NOW GATES DACK THROUGH TO THE 8272. (THIS ASSUMES QUALIFIED DACK WAS JUMPED).
- ③. DACK GOING LOW LETS THE RC START TO DECAY. THE RC DISCHARGES DOWN TO SCHMITT TRIGGER LOGIC LOW WHICH CAUSE MWAIT TO GO HIGH, INDICATING TO THE CPU THAT NO MORE WAIT STATES BE INSERTED.
- ④. COMMAND ENDS, SO DACK ENDS, AND RC RECHARGES. WHEN IT REACHES SCHMITT TRIGGER HIGH, MWAIT GOES LOW AGAIN (NO EFFECT ON CPU).
- ⑤. MDACK/ ENDS, SO WAIT AND MWAIT BOTH END.

MWAIT GENERATOR WHEN DACK GENERATOR IS USED



- ①. MCS1, MA1, AND MA2 FROM THE BASEBOARD GO ACTIVE, WHICH MAKES WAIT (PAL OUTPUT) GO LOW, WHICH MAKES MWAIT/ GO ACTIVE.
- ②. COMMAND ARRIVES, SO THE PAL PRODUCES DACK AND SENDS IT TO THE 8272 (THIS IS THE DACK GENERATOR).
- ③. DACK GOING LOW LETS THE RC START TO DECAY. THE RC DISCHARGES DOWN TO SCHMITT TRIGGER LOGIC LOW WHICH CAUSE MWAIT TO GO HIGH, INDICATING TO THE CPU THAT NO MORE WAIT STATES BE INSERTED.
- ④. COMMAND ENDS, SO DACK ENDS, AND RC RECHARGES. WHEN IT REACHES SCHMITT TRIGGER HIGH, MWAIT GOES LOW AGAIN (NO EFFECT ON CPU).
- ⑤. MCS1, MA1, MA2 END, SO WAIT AND MWAIT BOTH END.



- J1-6 FAULT/
- J1-44 WRITE PROTECT/
- J1-10 INVO SIDE/
- J1-22 TRACK 00/
- J1-22 READY/ DRIVE SELECT 3/

- J1-50 READY/ DRIVE SELECT 3/

- J1-24 INDEX/

- J1-20 INDEX, IN USE/
- PI-B MPST

- PI-31 MD1
- PI-29 MD2
- PI-27 MD3
- PI-25 MD4
- PI-23 MD5
- PI-21 MD6
- PI-19 MD7

- PI-22 MCS1/
- PI-17 MA0
- 30 CLK
- 40 RD DATA

- PI-20 MCS1/
- PI-32 MDACK/

- PI-15 IORD/
- PI-13 IOVIRT/
- PI-33 MD0

- PI-9 MA1
- PI-7 MA2
- PI-5 RESET
- 40 CLR S
- 40 EXTEND

- PI-28 OPT1

- PI-30 OPT0

- 30 WR CLK

- 30 8MHR

- 30 4MHR

- 30 CLK4

- WRITE CURRENT SWITCH/ < J1-2
- FAULT RESET/ < J1-4
- STEP/ < J1-36
- DIRECTION SELECT/ < J1-34

- UNLOCK/ < 04
- WRITE GATE/ < J1-40
- SIDE SELECT/ < J1-14
- SIDE SELECT/ < J1-48

- HEAD LOAD/ MOTOR ON/ < J1-18
- DRIVE SELECT 3/ MOTOR ON/ < J1-32
- MFM < 03

- MINTR1 < PI-12
- DRIVE SELECT 0/ < J1-26
- DRIVE SELECT 1/ < J1-28
- DRIVE SELECT 2/ < J1-30
- WRITE DATA/ < J1-38
- VSS < 03

- TDMA < PI-26

- RECOVER/ < 04

- MDRQT < PI-34

- MWAIT < PI-16

