



**SAMSUNG**

---

**CMOS  
Programmable  
Logic (CPL™)  
Data Book**

---

---

1988

# **CMOS PROGRAMMABLE LOGIC (CPL™)**

**Data Book**

---

**COPYRIGHT 1988 by Samsung Semiconductor**

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photo copying, recording, or otherwise, without the prior written permission of Samsung Semiconductor Inc.

All information in these specifications is subject to change without notice, for product improvement. The information, circuits, and all other data included herein are believed to be accurate and reliable. However, no responsibility is assumed by Samsung Semiconductor for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

FIRST EDITION

CPL™ is a trademark of Samsung Semiconductor Inc.

1988 SAMSUNG SEMICONDUCTOR

---

---


## **INTRODUCTION**

Samsung's CMOS Programmable Logic (CPL™) family introduces the benefits of advanced CMOS technology into the field programmable logic area, allowing system designers to save significant amounts of power without compromising performance.

The first generation of CPL devices, as specified in this book, are CMOS implementations of the industry standard PAL® devices. The 1.2 micron CMOS EPROM technology allows CPL parts to achieve bipolar performance at a much lower power, resulting in reduced system costs and easier prototyping. The erasable EPROM cell also facilitates 100% functional and AC testing of every part before it is released to market, making possible 100% programming yields.

Programming CPL devices is done by using standard PLD programmers. Because of the architectural compatibility with bipolar PALs, all current software tools also support the CPL devices. Therefore, no modification in the code is necessary when replacing a bipolar PAL device with a CPL device.

PAL® is a registered trademark of Monolithic Memories Inc.



---

---

<i>Product Guide</i>	<i>1</i>
<i>Technical Overview</i>	<i>2</i>
<i>Product Specifications</i>	<i>3</i>
<i>CPL Programming Electrical Specifications</i>	<i>4</i>
<i>CPL Programmer and Software Guide</i>	<i>5</i>
<i>Definition of Terms</i>	<i>6</i>
<i>Package Drawings</i>	<i>7</i>
<i>Sales Offices</i>	<i>8</i>



---

---

<b><i>Product Guide</i></b>	<b>1</b>
-----------------------------	----------

<b><i>Technical Overview</i></b>	<b>2</b>
----------------------------------	----------

<b><i>Product Specifications</i></b>	<b>3</b>
--------------------------------------	----------

<b><i>CPL Programming Electrical Specifications</i></b>	<b>4</b>
---	----------

<b><i>CPL Programmer and Software Guide</i></b>	<b>5</b>
---	----------

<b><i>Definition of Terms</i></b>	<b>6</b>
-----------------------------------	----------

<b><i>Package Drawings</i></b>	<b>7</b>
--------------------------------	----------

<b><i>Sales Offices</i></b>	<b>8</b>
-----------------------------	----------





## PRODUCT INDEX

PRODUCT DESIGNATION	DESCRIPTION	PAGES
<b>CPL20</b>		
CPL16L8L-25NC	OTP, Plastic 20-pin 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16L8L-25WC	20-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16L8L-25NC	OTP, Plastic 20-pin 1/2 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16L8L-35NC	OTP, Plastic 20-pin 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16L8L-35WC	20-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16L8L-35NC	OTP, Plastic 20-pin 1/2 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R4L-25NC	OTP, Plastic 20-pin 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R4L-25WC	20-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R4L-25NC	OTP, Plastic 20-pin 1/2 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R4L-35NC	OTP, Plastic 20-pin 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R4L-35WC	20-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R4L-35NC	OTP, Plastic 20-pin 1/2 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R6L-25NC	OTP, Plastic 20-pin 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R6L-25WC	20-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R6L-25NC	OTP, Plastic 20-pin 1/2 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R6L-35NC	OTP, Plastic 20-pin 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R6L-35WC	20-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R6L-35NC	OTP, Plastic 20-pin 1/2 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R8L-25NC	OTP, Plastic 20-pin 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R8L-25WC	20-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R8L-25NC	OTP, Plastic 20-pin 1/2 Power, 25ns, CMOS PLD, Comm.	21-29
CPL16R8L-35NC	OTP, Plastic 20-pin 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R8L-35WC	20-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	21-29
CPL16R8L-35NC	OTP, Plastic 20-pin 1/2 Power, 35ns, CMOS PLD, Comm.	21-29

## PRODUCT INDEX (Continued)

PRODUCT DESIGNATION	DESCRIPTION	PAGES
<b>CPL24</b>		
CPL20L8L-25NC	OTP, Plastic 24-pin 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20L8L-25WC	24-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20L8-25NC	OTP, Plastic 24-pin 1/2 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20L8L-35NC	OTP, Plastic 24-pin 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20L8L-35WC	24-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20L8-35NC	OTP, Plastic 24-pin 1/2 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R4L-25NC	OTP, Plastic 24-pin 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R4L-25WC	24-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R4-25NC	OTP, Plastic 24-pin 1/2 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R4L-35NC	OTP, Plastic 24-pin 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R4L-35WC	24-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R4-35NC	OTP, Plastic 24-pin 1/2 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R6L-25NC	OTP, Plastic 24-pin 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R6L-25WC	24-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R6-25NC	OTP, Plastic 24-pin 1/2 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R6L-35NC	OTP, Plastic 24-pin 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R6L-35WC	24-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R6-35NC	OTP, Plastic 24-pin 1/2 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R8L-25NC	OTP, Plastic 24-pin 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R8L-25WC	24-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R8-25NC	OTP, Plastic 24-pin 1/2 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20R8L-35NC	OTP, Plastic 24-pin 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R8L-35WC	24-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20R8-35NC	OTP, Plastic 24-pin 1/2 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20L10L-25NC	OTP, Plastic 24-pin 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20L10L-25WC	24-pin Windowed CERDIP, 1/4 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20L10-25NC	OTP, Plastic 24-pin 1/2 Power, 25ns, CMOS PLD, Comm.	33-43
CPL20L10L-35NC	OTP, Plastic 24-pin 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20L10L-35WC	24-pin Windowed CERDIP, 1/4 Power, 35ns, CMOS PLD, Comm.	33-43
CPL20L10-35NC	OTP, Plastic 24-pin 1/2 Power, 35ns, CMOS PLD, Comm.	33-43

## PRODUCT SELECTION GUIDE

Part #	Pins	Array Inputs	Dedicated Inputs	I/O's	Outputs			Max Speed (ns) (1,2)		Max I <sub>cc</sub> (mA)		Available Packages (3)
					Combinatorial	Registered	Total	-25	-35	Low Power	Std. Power	
CPL16L8	20	16	10	6	8	0	8	t <sub>PD</sub> =25	t <sub>PD</sub> =35	45	70	N, W
CPL16R4	20	16	8	4	4	4	8	t <sub>PD</sub> /t <sub>CO</sub> =25/15	t <sub>PD</sub> /t <sub>CO</sub> =35/25	45	70	N, W
CPL16R6	20	16	8	2	2	6	8	t <sub>PD</sub> /t <sub>CO</sub> =25/15	t <sub>PD</sub> /t <sub>CO</sub> =35/25	45	70	N, W
CPL16R8	20	16	8	0	0	8	8	t <sub>CO</sub> =15	t <sub>CO</sub> =25	45	70	N, W
CPL20L10	24	20	12	8	10	0	10	t <sub>PD</sub> =25	t <sub>PD</sub> =35	45	70	N, W
CPL20L8	24	20	14	6	8	0	8	t <sub>PD</sub> =25	t <sub>PD</sub> =35	45	70	N, W
CPL20R4	24	20	12	4	4	4	8	t <sub>PD</sub> /t <sub>CO</sub> =25/15	t <sub>PD</sub> /t <sub>CO</sub> =35/25	45	70	N, W
CPL20R6	24	20	12	2	2	6	8	t <sub>PD</sub> /t <sub>CO</sub> =25/15	t <sub>PD</sub> /t <sub>CO</sub> =35/25	45	70	N, W
CPL20R8	24	20	12	0	0	8	8	t <sub>CO</sub> =15	t <sub>CO</sub> =25	45	70	N, W
CPL22V10	24	22	12	10	Programmable Macrocell Outputs		10	t <sub>PD</sub> /t <sub>CO</sub> =25/15	t <sub>PD</sub> /t <sub>CO</sub> =35/25	55	90	N, W
CPL16V8	20	16	10	8	Programmable Macrocell Outputs		8	t <sub>PD</sub> /t <sub>CO</sub> =25/15	t <sub>PD</sub> /t <sub>CO</sub> =35/25	55	90	N, W

Package Codes: N = Plastic DIP, W = Windowed Cerdip

**Notes:**

- (1) The above specifications are for the commercial temperature range of 0 to 70°C.  
All Power supplies are V<sub>cc</sub> = 5V ± 10%
- (2) Military product in the temperature ranges of -55°C to +125°C is also available. Speed and power selections may vary from those above. See data sheet.
- (3) PLCC and SOIC packages are available. Please contact factory.

1

## CROSS REFERENCE

<b>AMD</b>	<b>SAMSUNG</b>	<b>HARRIS</b>	<b>SAMSUNG</b>
PAL16L8AC PAL16L8ALC PAL16L8C PAL16L8LC PAL16L8QC	CPL16L8-25C CPL16L8-25C CPL16L8-35C CPL16L8-35C CPL16L8L-35C	HPL16LC8-5 HPL16RC4-5 HPL16RC6-5 HPL16RC8-5	CPL16L8L-35C- CPL16R4L-35C- CPL16R6L-35C- CPL16R8L-35C-
PAL16R4ALC PAL16R4LC PAL16R4C PAL16R4QC	CPL16R4-25C CPL16R4-35C CPL16R4-35C CPL16R4L-35C	<b>MMI</b>	<b>SAMSUNG</b>
PAL16R6AC PAL16R6C PAL16R6LC PAL16R6QC	CPL16R6-25C CPL16R6-35C CPL16R6-35C CPL16R6L-35C	PAL12L10C PAL14L8C	CPL20L10-35C* CPL20L8-35C*
PAL16R8AC PAL16R8ALC PAL16R8C PAL16R8LC PAL16R8QC	CPL16R8-25C CPL16R8-25C CPL16R8-35C CPL16R8-35C CPL16R8L-35C	PAL16L6C PAL16L8AC PAL16L8A-2C PAL16L8A-4C PAL16L8B-2C PAL16L8B-4C PAL16L8C PAL16L8D-4C	CPL20L8-35C* CPL16L8-25C CPL16L8-35C CPL16L8L-35C CPL16L8-25C CPL16L8L-35C CPL16L8-35C CPL16L8L-25C
PAL22V10AC PAL22V10C	CPL22V10-25C CPL22V10-35C	PAL16R4AC PAL16R4A-2C PAL16R4A-4C PAL16R4B-2C PAL16R4B-4C PAL16R4C PAL16R4D-4C	CPL16R4-25C CPL16R4-35C CPL16R4L-35C CPL16R4-25C CPL16R4L-35C CPL16R4-35C CPL16R4L-25C
<b>CYPRESS</b>	<b>SAMSUNG</b>	PAL16R6A-4C PAL16R6B-2C PAL16R6B-4C PAL16R6B-2C PAL16R6B-4C PAL16R6C PAL16R6D-4C PAL16R6AC PAL16R6A-2C	CPL16R6L-35C CPL16R6-25C CPL16R6L-35C CPL16R6-25C CPL16R6L-35C CPL16R6-35C CPL16R6L-25C CPL16R6-25C CPL16R6-35C
PALC16L8-25C PALC16L8L-25C PALC16L8-35C PALC16L8L-35C	CPL16L8-25C CPL16L8L-25C CPL16L8-35C CPL16L8L-35C	PAL16R8AC PAL16R8A-2C PAL16R8A-4C PAL16R8B-2C PAL16R8B-4C PAL16R8C PAL16R8D-4C	CPL16R8-25C CPL16R8-35C CPL16R8L-35C CPL16R8-25C CPL16R8L-35C CPL16R8-35C CPL16R8L-25C
PALC16R4-25C PALC16R4L-25C PALC16R4-35C PALC16R4L-35C	CPL16R4-25C CPL16R4L-25C CPL16R4-35C CPL16R4L-35C	<b>MMI</b>	<b>SAMSUNG</b>
PALC16R6-25C PALC16R6L-25C PALC16R6-35C PALC16R6L-35C	CPL16R6-25C CPL16R6L-25C CPL16R6-35C CPL16R6L-35C	PAL18L4C	CPL20L8-35C*
PALC16R8-25C PALC16R8L-25C PALC16R8-35C PALC16R8L-35C	CPL16R8-25C CPL16R8L-25C CPL16R8-35C CPL16R8L-35C	PAL20L10AC PAL20L10C	CPL20L10-25C CPL20L10-35C
PALC22V10-25C PALC22V10-35C	CPL22V10-25C CPL22V10-35C	PAL20L8AC PAL20L8A-2C PAL20L8C PAL20R4AC PAL20R4A-2C PAL20R4C	CPL20L8-25C CPL20L8-35C CPL20L8-35C CPL20R4-25C CPL20R4-35C CPL20R4-35C
<b>FAIRCHILD</b>	<b>SAMSUNG</b>		
16L8A 16P8A 16R4A 16R6A 16R8A 16RP4A 16RP6A 16RP8A	CPL16L8-25C CPL16L8-25C- CPL16R4-25C CPL16R6-25C CPL16R8-25C CPL16R4-25C- CPL16R6-25C- CPL16R8-25C-		

**CROSS REFERENCE (Continued)**


<b>MMI</b>	<b>SAMSUNG</b>	<b>NATIONAL</b>	<b>SAMSUNG</b>
PAL20R6AC PAL20R6A-2C PAL20R6C PAL20R8AC PAL20R8A-2C PAL20R8AC PAL20R8A-2C PAL20R8C  PALC22V10H-25C PALC22V10H-35C  PALC16L8Q-25C PALC16R4Q-25C PALC16R6Q-25C PALC16R8Q-25C	CPL20R6-25C CPL20R6-35C CPL20R6-35C CPL20R8-25C CPL20R8-35C CPL20R8-25C CPL20R8-35C CPL20R8-35C CPL20R8-35C  CPL22V10-25C CPL22V10-35C  CPL16L8L-25C CPL16R4L-25C CPL16R6L-25C CPL16R8L-25C	PAL20R4BC PAL20R4C  PAL20R6AC PAL20R6BC PAL20R6C  PAL20R8AC PAL20R8BC PAL20R8C	CPL20R4-25C CPL20R4-35C  CPL20R6-25C CPL20R6-25C CPL20R6-35C  CPL20R8-25C CPL20R8-25C CPL20R8-35C
		<b>TI</b>	<b>SAMSUNG</b>
		PAL22V10AC PAL16L8AC PAL16L8A-2C PAL16L8B-25C  PAL16R4AC PAL16R4A-2C PAL16R4-25C  PAL16R6AC PAL16R6A-2C PAL16R6-25C  PAL16R8AC PAL16R8A-2C PAL16R8-25C  PAL20L10AC PAL20L10A-2C  PAL20L8AC PAL20L8A-2C  PAL20R4AC PAL20R4A-2C  PAL20R6AC PAL20R6A-2C  PAL20R8AC PAL20R8A-2C	CPL22V10-25C CPL16L8-25C CPL16L8-35C CPL16L8-25C  CPL16R4-25C CPL16R4-35C CPL16R4-25C  CPL16R6-25C CPL16R6-35C CPL16R6-25C  CPL16R8-25C CPL16R8-35C CPL16R8-25C  CPL20L10-25C CPL20L10-35C  CPL20L8-25C CPL20L8-35C  CPL20R4-25C CPL20R4-35C  CPL20R6-25C CPL20R6-35C  CPL20R8-25C CPL20R8-35C
<b>NATIONAL</b>	<b>SAMSUNG</b>		
12L10C 14L8C 16L6C 18L4C  PAL16L8A2C PAL16L8AC PAL16L8B2C PAL16L8B4C PAL16L8C  PAL16R4A2C PAL16R4AC PAL16R4B2C PAL16R4B4C PAL16R4C  PAL16R6A2C PAL16R6AC PAL16R6B2C PAL16R6B4C PAL16R6C  PAL16R8A2C PAL16R8AC PAL16R8B2C PAL16R8B4C PAL16R8C  PAL20L10B2C PAL20L10C  PAL20L2C  PAL20L8AC PAL20L8BC PAL20L8BC PAL20L8C  PAL20R4AC	CPL20L10-35C* CPL20L8-35C* CPL20L8-35C* CPL20L8-35C*  CPL16L8-35C CPL16L8-25C CPL16L8-25C CPL16L8L-35C CPL16L8-35C  CPL16R4-35C CPL16R4-25C CPL16R4-25C CPL16R4L-35C CPL16R4-35C  CPL16R6-35C CPL16R6-25C CPL16R6-25C CPL16R6L-35C CPL16R6-35C  CPL16R8-35C CPL16R8-25C CPL16R8-25C CPL16R8L-35C CPL16R8-35C  CPL20L10-25C CPL20L10-35C  CPL20L8-35C  CPL20L8-25C CPL20L8-25C CPL20L8-25C CPL20L8-35C  CPL20R4-25C		

**1**

Unless otherwise noted, all performance and power specs are met or exceeded for each product.

(-) FUNCTIONALLY EQUIVALENT  
(\*) SUPERSET, DOWNWARD COMPATIBLE

## CPL™ ORDERING INFORMATION



---

---

<b><i>Product Guide</i></b>	<b><i>1</i></b>
-----------------------------	-----------------

<b><i>Technical Overview</i></b>	<b><i>2</i></b>
----------------------------------	-----------------

<b><i>Product Specifications</i></b>	<b><i>3</i></b>
--------------------------------------	-----------------

<b><i>CPL Programming Electrical Specifications</i></b>	<b><i>4</i></b>
---	-----------------

<b><i>CPL Programmer and Software Guide</i></b>	<b><i>5</i></b>
---	-----------------

<b><i>Definition of Terms</i></b>	<b><i>6</i></b>
-----------------------------------	-----------------

<b><i>Package Drawings</i></b>	<b><i>7</i></b>
--------------------------------	-----------------

<b><i>Sales Offices</i></b>	<b><i>8</i></b>
-----------------------------	-----------------





## TECHNICAL OVERVIEW

### Samsung CPL Family Features

Samsung's CPL (CMOS Programmable Logic) devices use a state-of-the-art CMOS EPROM technology which emphasizes complete testability. The 1.2 micron advanced CMOS process provides high performance, which was previously achieved only with bipolar processes, at a much lower power. Testability is inherent to the technology because it allows devices to be programmed and erased, thus facilitating 100% programming, AC, and functional testing.

The first generation of CPL devices are CMOS implementations of the industry standard PAL devices. The CPL devices offer significant advantages over TTL logic, some of which are listed below:

- 100% user-programmability
- Design flexibility
- Chip-count and pin-count reduction
- Pattern duplication prevention (Security Bit)

The CPL family also offers additional features and benefits which can be attributed to the CMOS EPROM technology:

- 100% programming, AC, and functional testing
- Increased reliability
- Easier, lower-cost prototyping with reprogrammable CPL devices (windowed, CERDIP)
- Lower power consumption over bipolar PALs with matched performance

The CPL EPROM cells are programmed by charging a floating gate with electrons and unprogrammed by irradiating the cells with ultraviolet (UV) light, making complete testing of all circuitry possible before shipping. On the other hand, bipolar devices which use fuse programmable cells, can be programmed only once, making 100% testing impossible. Special, on-chip test arrays also allow additional functional and AC testing without having to program the CPL devices.

CPL devices which are contained in windowed CERDIP packages may be programmed and erased, at the customer site. This allows the designer to develop, test, and fine-tune his/her logic without having to replace each programmed device.




Figure 1. CPL-PAL Comparison

The CPL family offers the system designer a better alternative to the standard bipolar PLDs (Programmable Logic Devices). The devices are function and pinout compatible with their respective PAL predecessors. They may be designed into existing PAL sockets without changing the board layout or the PLD equations. The propagation delays of the CPL devices are 25 nsec or 35 nsec with 45mA or 70mA (max.)  $I_{CC}$ . Thus, the CPL devices provide bipolar speeds at a fraction of the bipolar power consumption, reducing the system's power requirements and increasing its reliability.

### PLD Notation

In describing CPL devices, an industry standard PLD notation is used. Figure 2a shows the conventional notation of a multiple-input AND gate. Figure 2b shows the adopted PLD notation of the same logic gate. An X on an intersection of an input term and the input line of an AND gate represents that the input term is connected




Figure 2. PLD Notation Example




Figure 3. PLA and PAL AND-OR Structure

to one of the AND gate inputs. In a physical CPL device, an X represents an unprogrammed cell. (In an unprogrammed CPL device, all input terms are connected to all AND gates.) Each CPL device is illustrated by a logic diagram similar to the basic AND-OR structure diagram shown in Figure 3.

#### CPL Architecture

The CPL devices utilize the basic PLA (Programmable Logic Array) structure. This structure consists of an AND array followed by an OR array (see Figure 3). The

CPL devices, like the PAL devices which they may replace, have a programmable AND array followed by a non-programmable OR array. Such a structure offers PLA flexibility while decreasing silicon complexity. In comparison, an FPLA (Field Programmable Logic Array) structure has both arrays programmable but occupies more silicon area.

The CPL devices, which have a basic PLA structure, lend themselves to easy implementation of Boolean transfer functions. These functions are expressed in the




Figure 4. A Simple Combinatorial Output Structure




Figure 5. The Programmable Combinatorial Input/Output Structure

sum-of-products form. This allows quick and easy implementation of logic functions of varying complexity.

The CPL devices allow the designer to configure complex interconnections within the chip as opposed to configuring them on the PC board. The design, therefore, becomes more efficient and takes less time to complete. Furthermore, the interconnections, made by writing into EPROM cells, can be easily modified during prototype testing, saving lengthy and costly printed circuit board changes.

One CPL device can implement logic functions that require four or more conventional logic packages, reducing IC inventories while increasing board savings.

While all CPL devices are based on the PLA structure, they differ in their output structure combinations. The CPL devices feature a variety of output structures: combinatorial outputs, registered outputs, and programmable macro cells.




Figure 6. A Registered Output Structure with Feedback




Figure 7. A Programmable Macro Cell Output Structure

### Combinatorial Outputs

There are two types of combinatorial outputs. The simplest one is a combinatorial output without feedback (see Figure 4). It is used in the CPL16L8, CPL20L8, and CPL20L10 devices. This output sums several product terms (P-terms) into an active low signal. One additional P-term is used to individually enable/disable the output signal.

Another type of combinatorial output is the programmable combinatorial I/O (see Figure 5). When enabled, this output stage acts like the simple combinatorial output with the addition of a feedback path into the AND array. When disabled, the output stage allows the I/O pin to act as an input into the CPL AND array. This flexibility allows variable input/output ratios as well as bidirectional parts. The programmable combinatorial I/O output is used in all CPL20 and CPL24 devices with the exception of the CPL16R8 and CPL20R8.

### Registered Outputs

This type of output features a data register with registered feedback. Each product term is summed into the data input of a D-type flip-flop. The flip-flop records the state of its input on the rising edge of the clock. The Q output of the flip-flop is gated to the output pin through a three-state buffer and is also fed back to the CPL AND array as an input term. This feature allows the CPL device to implement a state machine. The Clock and Output Enable/Disable signals are common to all registered outputs of a single device (See Figure 6). Registered outputs are used in all CPL20 and CPL24 devices with the exception of CPL16L8, CPL20L8, and CPL20L10.


### Programmable Macro Cell I/O

The programmable macro cell, illustrated in Figure 7, is a very flexible structure which allows the designer to individually define the architecture of each I/O. Each I/O structure may be configured to be a combinatorial or registered output. Each output features an individually programmable Output Enable/Disable function as well as an individually programmable polarity function. Common Clock, Reset, and Preset signals facilitate preload, power reset and state-machine operations. Programmable macro cells are used in the CPL16V8 and CPL22V10 devices.

### Test Circuitry

A PLD is tested, like any other digital circuit, by applying known values to its inputs. A fault may be detected by comparing the device's outputs with desired values. In general, a non-programmed PLD does not lend itself to exhaustive fault testing. Furthermore, since some of the PLDs have registered outputs with internal feedback lines to the programmable array, these feedback lines must be controlled during testing as well. Applying known values at these inputs of the array requires the application of many vectors to the device's inputs. Therefore, the device must be cycled many times to arrive at a known state, and the testing of the device becomes long and impractical.

To solve this problem, Samsung's CPL incorporates register preload and test arrays onto the devices, making testing simple and complete.



**Figure 8. CPL and PAL Power Consumption as a Function of Frequency**

### Register Preload

The register preload feature allows the user, as well as the manufacturer, to load known values into the device's output registers. Known values are then applied to the array's feedback lines to help facilitate simple and complete device testing. The register preload operation is accomplished by applying a super-voltage pulse to a specified pin (see data sheets).

### Test Array

The on-chip test array consists of additional input terms which may be accessed for AC and functional testing before and after packaging. The test array is not ac-

cessed during, and does not affect, normal device operation. During testing, the test array is activated and used to drive the device circuitry, bypassing the non-programmed programmable array. The test array is used during in-house final testing and may also be used by the customer for incoming inspection.

### CPL Development Software


A variety of software packages are available to define and simulate CPL devices. All CPL devices are supported by industry-standard software packages such as Data I/O's ABEL, P-CAD's CUPL, and others. These software packages assemble CPL definition files in various formats, simulate the CPL devices, and create bit patterns conforming to a JEDEC standard format that may be transmitted to PLD programming systems.

The CPL devices can be programmed by all major PROM/PLD systems. Some PROM/PLD programmers may require a software update or a personality card/module to facilitate CPL programming. All programmers accept bit patterns which conform to JEDEC standard format.

More detailed information and a list of PLD software vendors and programmers is included in the CPL Programmer and Software Guide section of this book.

### Power Dissipation

Low power consumption is one of the most important features of CMOS technology. With most of the power dissipating only during device switching, it is important to describe the power dissipation in terms which reflect its dependency on operating frequency.



**Figure 9. Simplified Cross Section of a CMOS Inverter**




Figure 10. CMOS SCR Structure

A standard power dissipation model includes the device's quiescent current ( $I_Q$ ), the device's internal "power dissipation" capacitance ( $C_{PD}$ ), the external load




Figure 11. Test Setup for Measuring DC Latch-Up


capacitance ( $C_L$ ), and the output buffer capacitance ( $C_O$ ):

$$P_D = V_{CC}I_Q + C_{PD}V_{CC}^2f + (C_L + C_O)V_{DS}^2f$$

The quiescent power is determined by the static current. The switching power consumption is determined by the internal power dissipation capacitance and by the operating frequency ( $f$ ). The power consumed by driving the external load depends on the external load itself, the output buffer capacitance, the operating frequency ( $f$ ), and the output low-to-high voltage swing ( $V_{DS}$ ).

The internal power capacitance as well as the static supply current vary from one CPL type to another. Moreover, they depend on the specific code which is programmed into the device. The typical  $I_Q$  for CPL20 and CPL24 is 25mA, and the typical  $C_{PD}$  is 45pF. The load capacitance plays an even more important role in determining the power consumption of a CPL device. Since 8 outputs may toggle, each consisting of typically 10pF, and each driving a 50pF load, up to 2.4 mA per MHz may add to the device's static supply current.

The graph in Figure 8 illustrates CPL power consumption as a function of operating frequency in comparison with bipolar PAL power consumption. All unused inputs are assumed to be tied to ground or  $V_{CC}$ , all active inputs are driven rail-to-rail, and the duty cycle is 50%. Measurements have shown that while the duty cycle does not greatly affect the CPL power consumption, up to 20% more power is consumed by the input buffers when the input voltage swings between 0.8V to 2.0V.



\*Thick Oxide Field Transistor  
\*\*Substrate Diode

Figure 12. Input Protection Circuit

### Latchup

In circuits fabricated using CMOS technology, a parasitic four-layer SCR structure appears between  $V_{CC}$  and ground. This parasitic structure can short  $V_{CC}$  to ground when voltages greater than  $V_{CC}$  or lower than ground are applied to an input or an output pin. The phenomenon is called "latchup" and may result in a damaged device. When a device is in latchup mode, the power supply must be shut-off to release the device back to normal operating mode.

The parasitic SCR structure in CMOS is illustrated in the simplified cross section of an inverter shown in Figure 9. Figure 10 shows a schematic representation of the same structure. When EA is raised above  $V_{CC}$ , current is injected from the emitter of QA and is swept to its collector. This current will increase the voltage at the gate of QB and once above 0.78V, it will turn QB on. QB will feed current back into RA and once a 0.7V voltage drop appears across RA, QA will turn on and inject more current into RB. Once both transistors are on and enough current is provided to sustain the SCR, it will stay on even after EA and EB return to within the rail voltages.

Because low RA and RB resistance values reduce the gain of QA and QB, Samsung's CPL devices are designed to have low RA and RB. In addition, large diodes are connected between each signal pin and the supply, to shunt out latchup trigger currents.

When a p-channel MOS transistor is used as a pull-up transistor on the output driver of an IC, another parasitic transistor is formed which worsens the latchup problem. The CPL devices use N-channel pull-up transistors which maintain TTL compatibility and improve latchup protection.

A substrate bias generator provides important additional latchup protection in CPL devices. It keeps the substrate at approximately -3V below ground level. The parasitic diode at an input pin will not turn on unless the voltage applied to that pin is more negative than -3V. The substrate bias also eliminates the substrate currents due to undershoot, thereby providing higher input noise tolerance.

Samsung's CPL devices are designed to withstand currents typically well above the specified minimum of 200 mA at 7V  $V_{CC}$  and 125°C. This parameter is measured on a static basis (see Figure 11).

### ESD Protection

ESD protection is accomplished by preventing a high voltage from reaching the internal transistors of the integrated circuit. The circuit of each input pin includes a thick-oxide transistor, a thin-oxide transistor and the line resistance,  $R_p$ , between the transistors (see Figure 12). The thick-oxide transistor turns on when a large positive voltage is applied to the input pin. When the voltage arriving at the thin-oxide transistor exceeds 13V, the transistor turns on and protects the internal circuitry by discharging the current to ground. This current is then limited by the line resistance,  $R_p$ . A high negative voltage applied to the input pin is similarly discharged by the network of the substrate diodes which start conducting when the applied negative voltage is below the substrate level. The ESD protection incorporated in the output structure is shown in Figure 13.




Figure 13. A typical output circuit of a CPL device.





---

---

<i>Product Guide</i>	<i>1</i>
----------------------	----------

<i>Technical Overview</i>	<i>2</i>
---------------------------	----------

<i>Product Specifications</i>	<i>3</i>
-------------------------------	----------

<i>CPL Programming Electrical Specifications</i>	<i>4</i>
--	----------

<i>CPL Programmer and Software Guide</i>	<i>5</i>
--	----------

<i>Definition of Terms</i>	<i>6</i>
----------------------------	----------

<i>Package Drawings</i>	<i>7</i>
-------------------------	----------

<i>Sales Offices</i>	<i>8</i>
----------------------	----------



---

---

## CPL20

---

3

Features/Benefits  
Description  
Logic Symbols and Pinouts  
Absolute Maximum Ratings  
Recommended Operating Conditions  
DC Electrical Characteristics  
AC Electrical Characteristics  
Switching Waveforms



FEATURES/BENEFITS

- High-speed CMOS equivalent to Bipolar PALs
- CMOS UV-erasable EPROM cell to allow reprogrammability
- Low power (45mA Max.  $I_{CC}$ ) and standard (70mA Max.  $I_{CC}$ ) versions
- Two speed grades ( $t_{PD} = 25ns$  Max. and  $t_{PD} = 35ns$  Max.)
- >2000V ESD input and output protection
- 100% functional and AC tested
- 100% programming tested
- Programmable security bit to prevent pattern duplication
- Register Preload for register configuration
- Programmable three-state outputs


DESCRIPTION

The CPL20 Series devices are high-speed, UV-erasable, electrically programmable CMOS logic replacements of the Bipolar PAL20 family. They utilize the familiar sum-of-products form (AND array followed by an OR array) allowing the user to customize logic to his/her needs.

Four devices are offered in the CPL20 Series. They are: the CPL16L8, the CPL16R4, the CPL16R6, and the CPL16R8. Each of these devices has 16 array inputs and 8 outputs. All the outputs to the CPL16L8 are combinatorial, while all the outputs to the CPL16R8 are registered. In contrast, the CPL16R4 has 4 registered and 4 combinatorial outputs, and the CPL16R6 has 6 registered and 2 combinatorial outputs. Each combinatorial output in the CPL16R6 and CPL16R4 devices serves as an I/O pin. The CPL16L8 device has 6 I/O pins.

3

LOGIC SYMBOLS AND PINOUTS



---

## DESCRIPTION (Continued)

The CPL devices are manufactured using a 1.2 micron EPROM technology which offers low power dissipation (45/70 mA maximum  $I_{CC}$ ) combined with high performance (25ns maximum propagation delay). Because the CPL devices are erasable, they can be thoroughly tested for programming, functional and AC integrity, resulting in high-reliability and 100% programming yields.

The CPL20 devices are housed in 20-pin plastic DIP, PLCC, SOIC, and windowed CERDIP packages. The windowed CERDIP package allows the user to erase the CPL device using UV light, and later to reprogram it with a different pattern. The plastic DIP, PLCC, and SOIC devices are one-time-programmable (OTP) and may not be erased.

### **Register Preload**

The register preload feature of the CPL20 Series allows output pins to be loaded with arbitrary states, making functional testing easier than ever.

### **Security Bit**

All CPL20 devices feature a security bit. The security bit allows the user to protect his/her design against unauthorized duplication. When the security bit is set, the contents of the programmable-cell array may not be accessed in Read or Verify modes. Since the CPL devices do not have visible fuses, they offer enhanced security over what is available in bipolar PAL devices.

### **Test Array**

Another feature of the devices in the CPL20 Series is the on-chip test array. It is programmed for final functional and AC testing of the devices after they have been packaged (even if the security bits have been programmed). In the normal operation of the device, the test arrays are not accessed. In the test mode of operation, only the input terms in the shaded portion of the functional block diagram are accessed. The test array facilitates high-reliability as well as simple and short testing.

### **ERASURE (windowed-CERDIP only)**

The CPL devices will erase by light at wavelengths of under 4000 Angstroms. The window must be covered by an opaque label to prevent erasure by exposure to sunlight or fluorescent lighting.

Recommended dose of ultraviolet light for erasure:

Wavelength of 2537 Angstroms  
(minimum dose -- 25 Wsec/cm<sup>2</sup>)

If an ultraviolet lamp with a 12mW/cm<sup>2</sup> power rating is used, 30 to 35 minutes of erasure time will suffice. The lamp must be closer than 1 inch from the window to guarantee optimal erasing conditions. Exposure to high intensity UV light for an extended period of time may cause permanent damage to the CPL devices. The maximum dosage recommended is 7250 Wsec/cm<sup>2</sup>.

## CPL20 ABSOLUTE MAXIMUM RATINGS

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Item	Symbol	Rating	Unit
Supply Voltage	$V_{CC}$	-0.5 to +7.0	V
DC Input Voltage	$V_{IN}$ ( $ I_{IN}  \leq 20\text{mA}$ )	-3.0 to +7.0	V
Off-State DC Output Voltage	$V_O$	-0.5 to $V_{CC}+0.5$	V
DC Programming Voltage		14.0	V
Storage Temperature	$T_{STG}$	-65 to +150	°C
Power Dissipation per Package	$P_D$ (Note 2)	500	mW

**Note 1:** Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only, and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

**Note 2:** Power dissipation temperature derating:  
 Plastic Package (N): -12mW/°C from 65°C to 85°C  
 Ceramic Package (J): -12mW/°C from 100°C to 125°C

### RECOMMENDED OPERATING CONDITIONS

Item	Symbol	Rating	Unit
Supply Voltage	$V_{CC}$	4.5 to 5.5	V
DC Input and Output (Off-State) Voltages	$V_{IN}$ , $V_O$ (Note 3)	0 to $V_{CC}$	V
Operating Temperature Range, Commercial	$T_A$	0 to +70	°C
Operating Temperature Range, Military	$T_A$	-55 to +125	°C

**Note 3:** Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND).

### DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Low Level Input Voltage	$V_{IL}$	(Note 4)		0.8	V	
High Level Input Voltage	$V_{IH}$	(Note 4)	2.0		V	
Input Current	$I_{IN}$	$0 < V_{IN} < V_{CC}$	-10	10	$\mu\text{A}$	
Low Level Output Voltage	$V_{OL}$	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or $V_{IL}$		0.5	V	
High Level Output Voltage	$V_{OH}$	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4		V	
Off-State Output Leakage Current	$I_{OZL}$	$V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$		$V_O = 0.4\text{V}$	-100	$\mu\text{A}$
	$I_{OZH}$			$V_O = 2.4\text{V}$	100	
Output Short-Circuit Current	$I_{OS}$	$V_{CC} = \text{Max}$ , $V_O = 0.5\text{V}$ (Note 5)		-300	mA	
Power Supply Current	$I_{CC}$	All inputs = GND $V_{CC} = \text{Max}$ $I_{OUT} = 0\text{mA}$	"L" STD MIL	45 70 70	mA mA mA	

**Note 4:** These are absolute values with respect to device ground. The applied voltage plus overshoots due to system and/or tester noise must not exceed these worst-case values.

**Note 5:** Only one output shorted at a time. Duration of the short circuit should not be more than one second.  $V_O = 0.5\text{V}$  has been chosen to avoid test problems caused by tester ground degradation.




## CPL20 AC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Note 6)

Parameter	Symbol	Commercial				Military				Unit
		-25		-35		-25		-35		
		Min	Max	Min	Max	Min	Max	Min	Max	
Input or Feedback to Non-Registered Output, 16R6, 16R4, 16L8	$t_{PD}$		25		35		30		40	ns
Clock to Registered Output or Feedback, 16R8, 16R6, 16R4	$t_{CO}$		15		25		20		25	ns
Pin 11 to Output Enable, 16R8, 16R6, 16R4	$t_{PZX11}$		20		25		25		25	ns
Pin 11 to Output Disable, 16R8, 16R6, 16R4	$t_{PXZ11}$		20		25		25		25	ns
Input to Output Enable, 16R6, 16R4, 16L8	$t_{PZX}$		25		35		30		40	ns
Input to Output Disable, 16R6, 16R4, 16L8	$t_{PXZ}$		25		35		30		45	ns
Setup Time from Input or Feedback to Clock, 16R8, 16R6, 16R4	$t_{SU}$	20		30		25		35		ns
Hold Time, 16R8, 16R6, 16R4	$t_H$	0		0		0		0		ns
Clock Width (High or Low)	$t_W$	15		20		20		25		ns
Clock Period	$t_P$	35		55		45		60		ns
Maximum Frequency	$f_{MAX}$	28.5		18		22		16.5		MHz

**Note 6:** Input rise and fall times (10% to 90% of  $V_{CC}$ ):  $t_r = t_f \cong 6ns$ .


AC Test Circuit



Resistor Values ( $\Omega$ )

	R1	R2
COM'L	200	390
MIL	390	750

## CPL20 SWITCHING WAVEFORMS




**Note 7:**  $C_L$  includes load and test jig capacitance.

**Note 8:**  $t_{PD}$  is tested with switch  $S_1$  closed and  $C_L = 50\text{pF}$ .

**Note 9:** For 3-State outputs, output enable times are tested with  $C_L = 50\text{pF}$  to the 1.5V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with  $C_L = 5\text{pF}$ . HIGH to high impedance tests are made to an output voltage of  $V_{OH} - 0.5\text{V}$  with  $S_1$  open; LOW to high impedance tests are made to the  $V_{OL} = 0.5\text{V}$  level with  $S_1$  closed.


CPL20 FUNCTIONAL LOGIC DIAGRAMS

CPL16L8  
INPUTS (0-31)



CPL20 FUNCTIONAL LOGIC DIAGRAMS (Continued)


CPL16R4  
INPUTS (0-31)



3


CPL20 FUNCTIONAL LOGIC DIAGRAMS (Continued)

CPL16R6  
INPUTS (0-31)



CPL20 FUNCTIONAL LOGIC DIAGRAMS (Continued)

CPL16R8  
INPUTS (0-31)



3



---

---

## CPL24

---

3

Features/Benefits  
Description  
Logic Symbols and Pinouts  
Absolute Maximum Ratings  
Recommended Operating Conditions  
DC Electrical Characteristics  
AC Electrical Characteristics  
Switching Waveforms





FEATURES/BENEFITS

- High-speed CMOS equivalent to Bipolar PALs
- CMOS UV-erasable EPROM cell to allow reprogrammability
- Low power (45 mA Max.  $I_{CC}$ ) and Standard (70 mA Max.  $I_{CC}$ ) versions
- Two speed grades ( $t_{PD} = 25\text{ns Max.}$  and  $t_{PD} = 35\text{ns Max.}$ )
- >2000V ESD input and output protection
- 100% functional and AC tested
- 100% programming tested
- Programmable security bit to prevent pattern duplication
- Register preload for register initialization
- Programmable three-state outputs


DESCRIPTION

The CPL24 Series devices are high-speed, UV-erasable, electrically programmable CMOS logic replacements of the Bipolar PAL24 family. They utilize the familiar sum-of-products form (AND array followed by an OR array) allowing the user to customize logic to his/her needs.


Five devices are offered in the CPL24 Series. They are: the CPL20L10, the CPL20L8, the CPL20R4, the CPL20R6, and the CPL20R8. Each of these devices has 20 array inputs. The CPL20L10 has 10 outputs and the others have 8 outputs. All the outputs to the CPL16L8 and CPL20L10 are combinatorial, while all outputs to the CPL20R8 are registered. In contrast, the CPL20R4 has 4 registered and 4 combinatorial outputs and the CPL20R6 has 6 registered and 2 combinatorial outputs. Each combinatorial output in the CPL20R6 and CPL20R4 devices serves as an I/O pin. The CPL20L10 device has 8 I/O pins, and the CPL20L8 device has 6 I/O pins.

3

LOGIC SYMBOLS AND PINOUTS



## LOGIC SYMBOLS AND PINOUTS (Continued)



### DESCRIPTION (Continued)

The CPL devices are manufactured using a 1.2 micron EPROM technology which offers low power dissipation (45/70 mA maximum  $I_{CC}$ ) combined with high performance (25ns maximum propagation delay). Because the CPL devices are erasable, they can be thoroughly tested for programming, functional and AC integrity, resulting in high-reliability and 100% programming yields.

The CPL24 devices are housed in 24-pin plastic DIP, SOIC, and windowed Cerdip packages, as well as a 28-pin PLCC package. The windowed Cerdip package allows the user to erase the CPL device using UV light, and later to reprogram it with a different pattern. The plastic DIP, PLCC, and SOIC devices are one-time-programmable (OTP) and may not be erased.

#### Register Preload

The register preload feature of the CPL24 Series allows the register output pins to be loaded with arbitrary states, making functional testing easier than ever.

#### Security Bit

All CPL24 devices feature a security bit. The security bit allows the user to protect his/her design against unauthorized duplication. When the security bit is set, the contents of the programmable-cell array may not be accessed in Read or Verify modes. Since the CPL devices do not have visible fuses, they offer enhanced security over what is available in bipolar PAL devices.

#### Test Array

Another feature of the devices in the CPL24 Series is the on-chip test array. It is programmed for final functional and AC testing of the devices after they have been packaged (even if the security bits have been programmed). In the normal operation of the device, the test arrays are not accessed. In the test mode of operation, only the input terms in the shaded portion of the functional block diagram are accessed. The test array facilitates high-reliability as well as simple and short testing.

### ERASURE (windowed-CERDIP only)

The CPL devices will erase by light at wavelengths of under 4000 Angstroms. The window must be covered by an opaque label to prevent erasure by exposure to sunlight or fluorescent lighting.

Recommended dose of ultraviolet light for erasure:  
Wavelength of 2537 Angstroms  
(minimum dose -- 25 Wsec/cm<sup>2</sup>)

If an ultraviolet lamp with a 12mW/CM<sup>2</sup> power rating is used, 30 to 35 minutes of erasure time will suffice. The lamp must be closer than 1 inch from the window to guarantee optimal erasing conditions. Exposure to high intensity UV light for an extended period of time may cause permanent damage to the CPL devices. The maximum dosage recommended is 7250 Wsec/cm<sup>2</sup>.

### CPL24 ABSOLUTE MAXIMUM RATINGS (Note 1)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
DC Input Voltage	V <sub>IN</sub> ( $ I_{IN}  \leq 20\text{mA}$ )	-3.0 to +7.0	V
Off-State DC Output Voltage	V <sub>O</sub>	-0.5 to V <sub>CC</sub> +0.5	V
DC Programming Voltage	V <sub>PP</sub>	14.0	V
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C
Power Dissipation per Package	P <sub>D</sub> (Note 2)	500	mW

**Note 1:** Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only, and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

**Note 2:** Power dissipation temperature derating:  
Plastic Package (N): -12mW/°C from 65°C to 85°C  
Ceramic Package (J): -12mW/°C from 100°C to 125°C

### RECOMMENDED OPERATING CONDITIONS

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	4.5 to 5.5	V
DC Input and Output (Off-State) Voltages	V <sub>IN</sub> , V <sub>O</sub> (Note 3)	0 to V <sub>CC</sub>	V
Operating Temperature Range, Commercial	T <sub>A</sub>	0 to +70	°C
Operating Temperature Range, Military	T <sub>A</sub>	-55 to +125	°C

**Note 3:** Unused inputs must always be tied to an appropriate logic voltage level (either V<sub>CC</sub> or GND).

## DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions

Parameter	Symbol	Test Conditions		Min	Max	Unit
Low Level Input Voltage	$V_{IL}$	(Note 4)			0.8	V
High Level Input Voltage	$V_{IH}$	(Note 4)		2.0		V
Input Current	$I_{IN}$	$0 < V_{IN} < V_{CC}$		-10	10	$\mu A$
Low Level Output Voltage	$V_{OL}$	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	Military $I_{OL}=12\text{mA}$ Commercial $I_{OL}=24\text{mA}$		0.5	V
High Level Output Voltage	$V_{OH}$	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	Military $I_{OH}=-2\text{mA}$ Commercial $I_{OH}=-3.2\text{mA}$		2.4	V
Off-State Output Leakage Current	$I_{OZL}$	$V_{CC} = \text{Max}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$	$V_O = 0.4\text{V}$		-100	$\mu A$
	$I_{OZH}$		$V_O = 2.4\text{V}$		100	
Output Short-Circuit Current	$I_{OS}$	$V_{CC} = \text{Max}$ , $V_O = 0.5\text{V}$ (Note 5)			-300	mA
Power Supply Current	$I_{CC}$	All inputs = GND $V_{CC} = \text{Max}$ $I_{OUT} = 0\text{mA}$	"L"		45	mA
			STD		70	mA
			MIL		70	mA

**Note 4:** These are absolute values with respect to device ground. The applied voltage plus overshoots due to system and/or tester noise must not exceed these worst-case values.

**Note 5:** Only one output shorted at a time. Duration of the short circuit should not be more than one second.  $V_O = 0.5\text{V}$  has been chosen to avoid test problems caused by tester ground degradation.


## CPL 24 AC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Note 6)

Parameter	Symbol	Commercial				Military				Unit
		-25		-35		-25		-35		
		Min	Max	Min	Max	Min	Max	Min	Max	
Input or Feedback to Non-Registered Output, 20R6, 20R4, 20L8, 20L10	$t_{PD}$		25		35		30		40	ns
Clock to Registered Output or Feedback, 20R8, 20R6, 20R4	$t_{CO}$		15		25		20		25	ns
Pin 13 to Output Enable, 20R8, 20R6, 20R4	$t_{PZX13}$		20		25		25		25	ns
Pin 13 to Output Disable, 20R8, 20R6, 20R4	$t_{PXZ13}$		20		25		25		25	ns
Input to Output Enable, 20R6, 20R4, 20L8, 20L10	$t_{PZX}$		25		35		30		40	ns
Input to Output Disable, 20R6, 20R4, 20L8, 20L10	$t_{PXZ}$		25		35		30		45	ns
Setup Time from Input or Feedback to Clock, 20R8, 20R6, 20R4	$t_{SU}$	20		30		25		35		ns
Hold Time, 20R8, 20R6, 20R4	$t_H$	0		0		0		0		ns
Clock Width (High or Low)	$t_W$	15		20		20		25		ns
Clock Period	$t_P$	35		55		45		60		ns
Maximum Frequency	$f_{MAX}$	28.5		18		22		16.5		MHz

**Note 6:** Input rise and fall times (10% to 90% of  $V_{CC}$ ):  $t_r = t_f \cong 6ns$ .


AC Test Circuit



Resistor Values ( $\Omega$ )

	R1	R2
COM'L	200	390
MIL	390	750

## CPL24 WAVEFORMS




**Note 7:**  $C_L$  includes load and test jig capacitance.

**Note 8:**  $t_{PD}$  is tested with switch  $S_1$  closed and  $C_L = 50\text{pF}$ .

**Note 9:** For 3-State outputs, output enable times are tested with  $C_L = 50\text{pF}$  to the 1.5V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with  $C_L = 5\text{pF}$ . HIGH to high impedance tests are made to an output voltage of  $V_{OH} - 0.5\text{V}$  with  $S_1$  open; LOW to high impedance tests are made to the  $V_{OL} = 0.5\text{V}$  level with  $S_1$  closed.

CPL24 FUNCTIONAL LOGIC DIAGRAMS

CPL20L10  
INPUTS (0-39)




3




CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

CPL20L8  
INPUTS (0-39)



CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

CPL20R4  
INPUTS (0-39)




3

CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)


CPL20R6

INPUTS (0-39)



CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

CPL20R8  
INPUTS (0-39)



3



---

## ADVANCE INFORMATION

---

CPL22V10

CPL16V8



# CPL22V10

## CMOS Programmable Logic Array With Output Macrocells (24-Pin)

### ADVANCE INFORMATION

#### FEATURES/BENEFITS

- High speed CMOS programmable alternative to bipolar 22V10 PLDs
- Two speed grades  
 $t_{PD} = 25\text{ns max.}$ ,  $t_{PD} = 35\text{ns max.}$
- Low power - 90mA max.
- CMOS UV-erasable EPROM cell to allow reprogrammability
- 10 input/output macrocells for maximum flexibility
  - Up to 22 inputs and 10 outputs
  - Programmable output polarity
  - Registered or combinatorial output selection
- Variable product term distribution
  - From 8 to 16 product terms available per output
- Global synchronous preset and asynchronous reset of all registers
- On power-up, registers reset
- Test array and preloadable output registers for testability
- 100% functional, AC, and programming tested
- >2000V ESD input protection
- Security bit to prevent CPL duplication

#### DESCRIPTION


The CPL22V10 is a high-speed CMOS UV-erasable, electrically programmable device with an advanced architecture. The device is manufactured using a 1.2 micron EPROM technology offering low power dissipation combined with high performance. The UV-erasability of the CPL devices allow 100% programming, functional, and AC testing, providing high reliability and 100% programming yields.

The CPL22V10 uses the standard programmable AND/Fixed OR logic array structure, familiar to most programmable logic users, to implement complex logic functions. Each logic function consists of up to sixteen product terms per output and each product term consists of up to 22 inputs. Each output from the array feeds a programmable macro cell enabling it to be programmed as a combinatorial or registered, active high or low output.


The 22V10 device is housed in a 24-pin plastic DIP, 28-pin PLCC, and a windowed 24-pin CERDIP package. The windowed-CERDIP package allows the user to erase the CPL device using UV light, and later to reprogram the device with a different pattern. The devices in plastic packages are OTP (One-Time-Programmable) devices and may not be erased

3

#### PIN CONFIGURATIONS



Plastic Leaded Chip Carrier



DIP Package



# CPL16V8

## CMOS Programmable Logic Array With Output Macrocells (20-pin)

### Advance Information

#### FEATURES/BENEFITS

- Equivalent to industry standard 16V8 architecture
- Two speed grades  
( $t_{PD} = 25\text{ns max.}$ ,  
 $t_{PD} = 35\text{ns max.}$ )
- Low power  
45mA active Max  $I_{CC}$
- CMOS UV-erasable EPROM cell to allow reprogrammability
- 8 input/output macrocells for maximum flexibility
  - Up to 16 inputs and 8 outputs
  - Programmable output polarity
  - Registered or Combinatorial output selection
- Test Array and preloadable output registers for testability
- 100% functional, AC, and programming tested
- >2000V ESD input protection
- Programmable Security bit to prevent pattern duplication


#### DESCRIPTION

The CPL16V8 is a high-speed CMOS UV-erasable, electrically programmable device with an advanced architecture. The device is manufactured using a 1.2 micron EPROM technology offering low power dissipation combined with high performance. The UV-erasability of the CPL devices allow 100% programming, functional, and AC testing, providing high reliability and 100% programming yields.


The CPL16V8 uses the standard programmable AND/Fixed OR logic array structure, familiar to most programmable logic users, to implement complex logic functions. Each logic function consists of up to eight product terms per output, and each product term consists of up to 16 inputs. Each output from the array feeds a programmable macro cell enabling it to be programmed as a combinatorial or registered, active high or low output.

The 16V8 device is housed in a 20-pin plastic DIP, 20-pin PLCC, and a windowed 20-pin CERDIP package. The windowed-CERDIP package allows the user to erase the CPL device using UV light, and later to reprogram the device with a different pattern. The devices in plastic packages are OTP (One-Time-Programmable) devices and may not be erased.

#### PIN CONFIGURATIONS



DIP Package



Plastic Leaded Chip Carrier

---

---

<i>Product Guide</i>	<i>1</i>
<i>Technical Overview</i>	<i>2</i>
<i>Product Specifications</i>	<i>3</i>
<i>CPL Programming Electrical Specifications</i>	<i>4</i>
<i>CPL Programmer and Software Guide</i>	<i>5</i>
<i>Definition of Terms</i>	<i>6</i>
<i>Package Drawings</i>	<i>7</i>
<i>Sales Offices</i>	<i>8</i>



## CPL PROGRAMMING ELECTRICAL SPECIFICATIONS

### Programming Samsung's CMOS PLDs

Samsung's CPL (CMOS programmable logic) devices use an EPROM programming technology which emphasizes complete testability (100% programming, functional, and AC) and high performance. Testability is inherent to the technology because it allows devices to be programmed and reprogrammed many times. High performance is achieved using a two-transistor EPROM cell which optimizes the speed of both read and write transistors. This results in CPL devices being as fast as many of their bipolar counterparts, and since they are fully tested prior to delivery to the customer, they provide higher programming yields.

Samsung's CPL devices are programmed using high voltage pulses, from 100 microseconds to 10 milliseconds in duration, which produce about 50 mA of programming current. At one time, eight to ten EPROM cells are programmed, depending on the device.

CPL EPROM cells are programmed by charging a floating gate with electrons and unprogrammed by irradiating the cells with ultraviolet (UV) light, making complete testing of all circuitry possible before shipping. (Bipolar parts, which use fuse cells, on the other hand, can be programmed only once, making 100% AC testing impossible.) By using special on-chip test arrays, additional functional and AC testing of CPL devices can also be performed without having to program the devices. Also, if the devices are contained in windowed packages, they may be programmed and erased, at the customer site a number of times, allowing the designer to test, develop, and fine-tune his/her logic without having to replace each programmed device.

### CPL 20 Series (CPL16L8, CPL16R4, CPL16R6, CPL16R8)

The critical AC and DC parameters for programming the CPL 20 series devices are listed in Tables 1 and 2. The minimum and maximum parameter values are given for an ambient temperature of 25°C.

The pin configuration for programming the CPL 20 series parts is given in Figure 1. Notice that pin 1 is now called Vpp. It is raised to a programming voltage, Vpp, during programming (see Table 1). In this mode, pins 2 - 9 are used for addressing each location to be programmed and pins 12 - 19 are used for supplying data. Pin 11, the PGM/~OE pin, is the READ/WRITE pin in the programming mode. When it is raised to the programming voltage, Vpp, a write occurs and the data on the output pins is written into the addressed array locations. When it is switched to a logic LOW, a read occurs and the contents of the addressed locations can be checked or verified. When pin 11 is switched to a logic HIGH, the device is inhibited and the outputs go into a high impedance (Z) state.

The CPL devices are programmed one byte at a time for a total of 256 (32 input terms, 8 wide) bytes of memory. This memory can be addressed once the array is programmed. The addresses are selected via pins 2 - 9 (A0 - A7). Pins 2 - 4 select one of eight product terms (or outputs) as shown in Table 3, whereas pins 5 - 9 select one of 32 input terms according to Table 4. The test input terms can be selected, as in Table 5, by raising pin 7 to Vpp and entering the test programming mode of operation. Here, the duplicated memory cells of the test array are addressed at the same locations as the 0, 1, 2, and 3 product terms. (The test arrays, having 32 bytes of memory, are provided for the purpose of post-assembly testing and are disconnected in normal operation.)

Parameter	Description	Min.	Max.	Units
V <sub>PP</sub>	Programming Voltage	13.0	14.0	V
V <sub>CC</sub>	Supply Voltage During Programming	4.75	5.25	V
V <sub>IH</sub>	Programming Input High Voltage	3.0		V
V <sub>IL</sub>	Programming Input Low Voltage		0.4	V
V <sub>OH(1)</sub>	Output High Voltage	2.4		V
V <sub>OL(1)</sub>	Output Low Voltage		0.4	V
I <sub>PP</sub>	Programming Supply Current		50	mA

(1) During verify operation

**Table 1. DC Programming Parameters (at 25°C)**

Parameter	Description	Min.	Max.	Units
$t_{pp}$ (2)	Programming Pulse Width	100	10,000	$\mu s$
$t_{SU}$	Setup Time	1.0		$\mu s$
$t_H$	Hold Time	1.0		$\mu s$
$t_r, t_f$ (2)	V <sub>pp</sub> Rise and Fall Time	1.0		$\mu s$
$t_{VP}$	Delay to Verify	1.0		$\mu s$
$t_{VP}$	Verify Pulse Width	2.0		$\mu s$
$t_{DV}$	Verify to Data Valid	20.0		$\mu s$
$t_{DZ}$	Verify to High Z		1.0	$\mu s$

(2) Measured at 10% and 90% voltage levels


**Table 2. AC Programming Parameter (at 25°C)**

Selecting the address pins 2 - 9, whether in the normal or test modes, leaves one byte of cells available for programming. The data to be programmed is sent via data inputs D0 - D7 to every 8th product term (in groups of 8: 0, 8, 16, 24, 32, 40, 48, and 56). Note that there is a one-to-one correlation between each data input and its respective product term. For example, a "1" on data input D0 programs product term 0, a "1" on data input D1 programs product term 8, etc. After each byte of cells is programmed, the product term decoder (pins 2 - 4) is incremented by one, until all 64 product terms are addressed. As a result, each of the input terms is addressed eight times. After verification, the input term decoder (pins 5 - 9) is incremented by one and the sequence repeated 32 times.

In the unprogrammed state, each input is connected to each product term. When a logic level HIGH on a data line is presented during programming, the memory cell is disconnected from the selected input term and product

term (like a blown fuse using bipolar technology). During the verify operation, which can be used to check if the part is blank or is correctly programmed, an unprogrammed cell causes a logic level HIGH to appear on the output, and a programmed cell causes a logic level LOW to appear on the output. A summary of the programming operating modes with appropriate pin assignments for Samsung's CPL 20 series devices is shown in Table 6. The corresponding programming waveforms for the standard array and for the test array are shown in Figures 2 and 3. The waveforms for securing the logic of the CPL20X parts is illustrated in Figure 4, whereas the waveforms for verifying that the parts are secured (unable to read back programmed information) are shown in Figure 5. Note that the security bit is programmed using a single 10 ms pulse (pin 11).

Finally, the actual sequence that is used to program the standard and test memory cells is described in the form of a flowchart in Figure 6.



**Figure 1. CPL20 Programming Pin Configuration**

Product Term Line Number								Pin Number		
								2	3	4
0	8	16	24	32	40	48	56	L	L	L
1	9	17	25	33	41	49	57	H	L	L
2	10	18	26	34	42	50	58	L	H	L
3	11	19	27	35	43	51	59	H	H	L
4	12	20	28	36	44	52	60	L	L	H
5	13	21	29	37	45	53	61	H	L	H
6	14	22	30	38	46	54	62	L	H	H
7	15	23	31	39	47	55	63	H	H	H
Do D1 D2 D3 D4 D5 D6 D7								Data Inputs, Pins 12 through 19		

L = V<sub>IL</sub> or 0.4V Max.  
H = V<sub>IH</sub> or 3.0V Min.

**Table 3. Product Term Address Decodes for CPL20 Family**




Figure 2. Programming Waveforms Normal Array




Figure 3. Program Waveforms Test Array

Input Term Line Number	Pin Number				
	5	6	7	8	9
0	L	L	L	L	L
1	H	L	L	L	L
2	L	H	L	L	L
3	H	H	L	L	L
4	L	L	H	L	L
5	H	L	H	L	L
6	L	H	H	L	L
7	H	H	H	L	L
8	L	L	L	H	L
9	H	L	L	H	L
10	L	H	L	H	L
11	H	H	L	H	L
12	L	L	H	H	L
13	H	L	H	H	L
14	L	H	H	H	L
15	H	H	H	H	L

Input Term Line Number	Pin Number				
	5	6	7	8	9
16	L	L	L	L	H
17	H	L	L	L	H
18	L	L	L	L	H
19	H	L	L	L	H
20	L	H	H	L	H
21	H	H	H	L	H
22	L	H	H	L	H
23	H	H	H	L	H
24	L	L	L	H	H
25	H	L	L	H	H
26	L	L	L	H	H
27	H	L	L	H	H
28	L	H	H	H	H
29	H	H	H	H	H
30	L	H	H	H	H
31	H	H	H	H	H

L =  $V_{IL}$  or 0.4V Max.  
H =  $V_{IH}$  or 3.0V Min.

Table 4. Input Term Address Decodes for CPL20 Family

Test Term Line Number	Pin Number		
	7	8	9
P0	$V_{PP}$	L	L
P1	$V_{PP}$	H	L
P2	$V_{PP}$	L	H
P3	$V_{PP}$	H	H

L =  $V_{IL}$  or 0.4V Max.  
H =  $V_{IH}$  or 3.0V Min.

Table 5. Test Term Address Decodes for CPL20 Family

Operating Mode	Pin Name	$V_{PP}$	PGM / OE	A0	A1	A2	A3	A4	A5	A6	A7	D9 - D0
	Pin Number	1	11	2	3	4	5	6	7	8	9	12 - 19
Regular PAL Logic (1)		CK/HL	HL	HL	HL	HL	HL	HL	HL	HL	HL	Logic Function Out
Program PAL		$V_{PP}$	$V_{PP}$	A	A	A	A	A	A	A	A	Program Data In
Program Inhibit		$V_{PP}$	$V_{IH}$	X	X	X	X	X	X	X	X	High Z
Program Verify		$V_{PP}$	$V_{IL}$	A	A	A	A	A	A	A	A	Programmed Data Out
Test PAL Logic (1)		CK/X	X	HL	HL	HL	X	$V_{PP}$	X	X	X	Logic Function Out
Program Test PAL (3)		$V_{PP}$	$V_{PP}$	A	A	A	X	X	$V_{PP}$	A	A	Program Data In
Program Test Inhibit (3)		$V_{PP}$	$V_{IH}$	A	A	A	X	X	$V_{PP}$	A	A	High Z
Program Test Verify (3)		$V_{PP}$	$V_{IL}$	A	A	A	X	X	$V_{PP}$	A	A	Programmed Data Out
Program Security Bit		$V_{PP}$	$V_{PP}$	X	$V_{PP}$	X	X	X	X	X	X	High Z
Verify Security Bit		X	X	X	(2)	$V_{PP}$	X	X	X	X	X	High Z
Register Preload		X	X	X	X	X	$V_{PP}$	X	X	X	X	Data Input to Register

- See data sheet for actual I/O configuration
- Pin 3 =  $V_{OL}$  ; Data security is in effect  
Pin 3 =  $V_{OH}$  ; Data is unsecured and may be accessed
- Pin 7 selects the test mode of operation and must be taken to  $V_{PP}$  before selecting test program operation with pin 1 taken to  $V_{PP}$

HL = TTL logic input level  
A = Address input level  
X = Don't care ;  $GND < X < V_{CC}$   
 $V_{IL}$  = 0.4V (Max.)  
 $V_{IH}$  = 3.0V (Min.)  
 $V_{PP}$  = 13.5V (13.0V - 14.0V)

Table 6. CPL20 Programming Operating Modes




Figure 4. Activating Program Security

4




Figure 5. Verify Program Security






Figure 6. CPL20 Programming Flow Chart

### CPL 24 Series

(CPL20L10, CPL20L8, CPL20R4, CPL20R6, CPL20R8)

The critical AC and DC parameters for programming the CPL 24 series devices are listed in Tables 7 and 8. The minimum and maximum parameter values are given for an ambient temperature of 25°C.

The pin configuration for programming the CPL 24 series parts is given in Figure 7. Notice that pin 1 is now called V<sub>pp</sub>. It is raised to a programming voltage, V<sub>pp</sub>, during programming (see Table 7). In this mode, pins 2 - 11 are

used for addressing each location to be programmed and pins 14 - 23 are used for supplying data. Pin 13, the PGM/~OE pin, is the READ/WRITE pin in the programming mode. When it is raised to the programming voltage, V<sub>pp</sub>, a write occurs and the data on the output pins is written into the addressed array locations. When it is switched to a logic LOW, a read occurs and the contents of the addressed locations can be checked or verified. When pin 13 is switched to a logic HIGH, the device is inhibited and the outputs go into a high impedance (Z) state.

Parameter	Description	Min.	Max.	Units
V <sub>pp</sub>	Programming Voltage	13.0	14.0	V
V <sub>CC</sub>	Supply Voltage During Programming	4.75	5.25	V
V <sub>IH</sub>	Programming Input High Voltage	3.0		V
V <sub>IL</sub>	Programming Input Low Voltage		0.4	V
V <sub>OH</sub> (1)	Output High Voltage	2.4		V
V <sub>OL</sub> (1)	Output Low Voltage		0.4	V
I <sub>pp</sub>	Programming Supply Voltage		50	mA

(1) During verify operation

Table 7. DC Programming Parameters (at 25°C)

Parameter	Description	Min.	Max.	Units
$t_{PP}$ (2)	Programming Pulse Width	100	10,000	$\mu s$
$t_{SU}$	Setup Time	1.0		$\mu s$
$t_H$	Hold Time	1.0		$\mu s$
$t_r, t_f$ (2)	Vpp Rise and Fall Time	1.0		$\mu s$
$t_{VD}$	Delay to Verify	1.0		$\mu s$
$t_{VP}$	Verify Pulse Width	2.0		$\mu s$
$t_{DV}$	Verify to Data Valid	20.0		$\mu s$
$t_{DZ}$	Verify to High Z		1.0	$\mu s$

(2) Measured at 10% and 90% voltage levels

Table 8. AC Programming Parameter (at 25°C)




Figure 7. CPL24 Programming Pin Configuration

All of the CPL 24 pin devices, except the CPL20L10, are programmed one byte at a time for a total of 256 bytes of memory. The CPL20L10 is programmed 10 bits at a time for a total of 128 x 10 bits of memory. The memory can be addressed once the array is programmed. The addresses are selected via pins 2 - 11 (A0 - A9). Specifically, pins 2-4 select one of eight product terms (or pins 8 and 9 select one of four product terms for the CPL20L10) for each output as shown in Tables 9A and 9B, whereas pins 5-10 (or pins 2-7 for the CPL20L10) select one of 32 input terms as shown in Table 10. The test input terms can be selected, as in Table 11, by raising pin 7 to Vpp and entering the test programming mode of operation. Here, the duplicated memory cells of the test array are addressed at the same locations as the 0, 1, 2, and 3 product terms. (The test arrays are provided for the purpose of post-assembly testing and are disconnected in normal operation.)

Product Term Line Number								Pin Number		
								2	3	4
8	16	24	32	40	48	56	64	L	L	L
9	17	25	33	41	49	57	65	H	L	L
10	18	26	34	42	50	58	66	L	H	L
11	19	27	35	43	51	59	67	H	H	L
12	20	28	36	44	52	60	68	L	L	H
13	21	29	37	45	53	61	69	H	L	H
14	22	30	38	46	54	62	70	L	H	H
15	23	31	39	47	55	63	71	H	H	H

L = V<sub>IL</sub> or 0.4V Max.  
H = V<sub>H</sub> or 3.0V Min.

Table 9A. Product Term Address Decodes for CPL24 Family, except CPL20L10

Product Term Line Number								Pin Number		
								8	9	
0	8	16	24	32	40	48	56	64	L	L
1	9	17	25	33	41	49	57	65	H	L
2	10	18	26	34	42	50	58	66	L	H
3	11	19	27	35	43	51	59	67	H	H

L = V<sub>IL</sub> or 0.4V Max.  
H = V<sub>H</sub> or 3.0V Min.

Table 9B. Product Term Address Decodes for CPL20L10

Input Term Line Number	Pin Number					
	5/2*	6/3*	7/4*	8/5*	9/6*	10/7*
0	L	L	L	L	L	L
1	H	L	L	L	L	L
2	L	H	L	L	L	L
3	H	H	L	L	L	L
4	L	L	H	L	L	L
5	H	L	H	L	L	L
6	L	H	H	L	L	L
7	H	H	H	L	L	L
8	L	L	L	H	L	L
9	H	L	L	H	L	L
10	L	H	L	H	L	L
11	H	H	L	H	L	L
12	L	L	H	H	L	L
13	H	L	H	H	L	L
14	L	H	H	H	L	L
15	H	H	H	H	L	L
16	L	L	L	L	H	L
17	H	L	L	L	H	L
18	L	H	L	L	H	L
19	H	H	L	L	H	L
20	L	L	H	L	H	L
21	H	L	H	L	H	L
22	L	H	H	L	H	L
23	H	H	H	L	H	L
24	L	L	L	H	H	L
25	H	L	L	H	H	L
26	L	H	L	H	H	L
27	H	H	L	H	H	L
28	L	L	H	H	H	L
29	H	L	H	H	H	L
30	L	H	H	H	H	L
31	H	H	H	H	H	L
32	L	L	L	L	L	H
33	H	L	L	L	L	H
34	L	H	L	L	L	H
35	H	H	L	L	L	H
36	L	L	H	L	L	H
37	H	L	H	L	L	H
38	L	H	H	L	L	H
39	H	H	H	L	L	H

\*CPL20L10 only  
L =  $V_{IL}$  or 0.4V Max.  
H =  $V_{IH}$  or 3.0V Min.

**Table 10. Input Term Address Decodes for CPL24 Family**

Selecting the address pins 2 - 11, whether in the normal or test modes, leaves one byte of cells (or 10 bits for the CPL20L10) available for programming. The data to be programmed is sent via data inputs D0 - D7 to every 8th product term (in groups of 8: 8, 16, 24, 32, 40, 48, 56, and 64 or 0, 8, 16, 24, 32, 40, 48, 56, 64, and 72 for the CPL20L10). Note that there is a one-to-one correlation between each data input and its respective product term. For a CPL20L8, for example, a "1" on data input D0

programs product term 8, a "1" on data input D1 programs product term 16, etc. After each byte of cells is programmed, the product term decoder (pins 8 - 10) is incremented by one until all 64 (40) product terms are addressed. As a result, each of the product terms is addressed eight (four) times. After verification, the input decoder (pins 2 - 7) is incremented by one and the sequence repeated 32 times.

In the unprogrammed state, each input is connected to each product term. When a logic level HIGH on a data line is presented during programming, the memory cell is disconnected from the selected input term and product term (like a blown fuse using bipolar technology). During the verify operation, which can be used to check if the part is blank or correctly programmed, an unprogrammed cell causes a logic level HIGH to appear on the output, and a programmed cell causes a logic level LOW to appear on the output.

A summary of the programming operating modes with appropriate pin assignments for Samsung's CPL24 series devices is shown in Table 12. The corresponding programming waveforms for the standard array and for the test array are shown in Figures 8 and 9. The waveforms for securing the logic of the CPL24 parts are illustrated in Figure 10, whereas the waveforms for verifying that the parts are secured (unable to read back programmed information) are shown in Figure 11. Note that the security bit is programmed using a single 10 milliseconds pulse (pin 13).

Finally, the actual sequence that is used to program the standard and test memory cells is described in the form of a flowchart in Figure 12.

Test Term Line Number	Pin Number		
	8/4*	9/5*	7
P0	L	L	$V_{PP}$
P1	H	L	$V_{PP}$
P2	L	H	$V_{PP}$
P3	H	H	$V_{PP}$

\*CPL20L10 only  
L =  $V_{IL}$  or 0.4V Max.  
H =  $V_{IH}$  or 3.0V Min.

**Table 11. Test Term Address Decodes for CPL24 Family**

Operating Mode	Pin Name	V <sub>PP</sub> 1	PGM/ -OE 13	A0 2	A1 3	A2 4	A3 5	A4 6	A5 7	A6 8	A7 9	A7 10	A7 11	D9 - D0 14-23
	Pin Number													
Regular PAL Logic (1)	CK/HL	HL	HL	HL	HL	HL	HL	HL	HL	HL	HL	HL	HL	Logic Function Out
Program PAL	V <sub>PP</sub>	V <sub>PP</sub>	A	A	A	A	A	A	A	A	A	A/X(5)	x	Program Data In
Program Inhibit	V <sub>PP</sub>	V <sub>IL</sub>	X	X	X	X	X	X	X	X	X	X	X	High Z
Program Verify	V <sub>PP</sub>	V <sub>IH</sub>	A	A	A	A	A	A	A	A	A	A/X(5)	x	Programmed Data Out
Test PAL Logic (1)	CK/X	X	HL	HL/X(5)	HL/X(5)	X	V <sub>PP</sub>	X/HL(5)	X	X	X/HL(5)	X	X	Logic Function Out
Program Test PAL (3)	V <sub>PP</sub>	V <sub>PP</sub>	A/X(5)	A/X(5)	A	X/A(5)	X	X	V <sub>PP</sub>	A	A	X	X	Program Data In
Program Test Inhibit (3)	V <sub>PP</sub>	V <sub>IH</sub>	A/X(5)	A/X(5)	A	X/A(5)	X	V <sub>PP</sub>	A	A	A	X	X	High Z
Program Test Verify (3)	V <sub>PP</sub>	V <sub>IL</sub>	A/X(5)	A/X(5)	A	X/A(5)	X	V <sub>PP</sub>	A	A	A	X	X	Programmed Data Out
Program Security Bit	V <sub>PP</sub>	V <sub>PP</sub>	X	V <sub>PP</sub>	X	X	X	X	X	X	X	X	X	High Z
Verify Security Bit	X	X	X	(2)	V <sub>PP</sub>	X	X	X	X	X	X	X	X	High Z
Program output polarity	V <sub>PP</sub>	V <sub>PP</sub>	X	X	X	X	X	X	X	X	V <sub>PP</sub>	X	X	High Z
Verify output polarity	X	X	X	X	X	X	X	X	X	X	(4)	V <sub>PP</sub>	X	High Z
Register Preload (6)	X	X	X	X	X	V <sub>PP</sub>	X	X	X	X	X	X	X	Data Input to Register

- (1) See data sheet for actual I/O configuration  
(2) Pin 3 = V<sub>OL</sub>; Data security is in effect  
Pin 5 = V<sub>OH</sub>; Data is unsecured and may be accessed  
(3) Pin 7 selects the test mode of operation and must be taken to V<sub>PP</sub> before selecting test program operation with pin 1 taken to V<sub>PP</sub>  
(4) Pin 9 = V<sub>OL</sub>; Erased bit asserted low at output  
(5) For CPL20L10 only  
(6) For registered parts only.

HL = TTL Logic Input level  
A = Address Input level  
X = Don't care; GND < X < VCC  
V<sub>IL</sub> = 0.4V (Max.)  
V<sub>IH</sub> = 3.0V (Min.)  
V<sub>PP</sub> = 13.5V (13.0V - 14.0V)

Table 12. CPL24 Programming Operating Modes




Figure 8. Programming Waveforms Normal Array




Figure 9. Program Waveforms Test Array




Figure 10. Activating Program Security




Figure 11. Verify Program Security




Figure 12. CPL24 Programming Flowchart



---

---

<b><i>Product Guide</i></b>	<b><i>1</i></b>
<b><i>Technical Overview</i></b>	<b><i>2</i></b>
<b><i>Product Specifications</i></b>	<b><i>3</i></b>
<b><i>CPL Programming Electrical Specifications</i></b>	<b><i>4</i></b>
<b><i>CPL Programmer and Software Guide</i></b>	<b><i>5</i></b>
<b><i>Definition of Terms</i></b>	<b><i>6</i></b>
<b><i>Package Drawings</i></b>	<b><i>7</i></b>
<b><i>Sales Offices</i></b>	<b><i>8</i></b>





## PROGRAMMER INFORMATION

The following programmer vendors supply hardware and related software that support Samsung's CPL (CMOS Programmable Logic) devices. The hardware and software revisions listed for each vendor are the earliest revisions which incorporate the CPL product family.

Later software and hardware revisions can also be assumed to support the CPL family. For the latest system/software revisions, please contact the vendor directly. Please note that some vendors also require adapters and modules to be installed before programming the devices.

VENDOR	FAMILY	PART #	DEVICE CODE	SYSTEM/REV.	MODULE	ADAPTER
DATA I/O CORPORATION 10525 Willow Road N.E. P.O. Box 97064 Redmond, WA 98073-9764 Tel: (800) 247-5700 (206) 881-6444	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8	9D17 9D24 9D24 9D24	Unisite 40/Rev. 1.7		
				Model 60/Rev.11		360A-001A
				Models 19,29A,29B	Logic Pak™ Ver. 4	303A-011 Ver.04
	CPL24	TBD				
DIGELEC, Inc. 22736 Vanowen St. Canoga Park, CA 91307 Tel: (818) 887-3755 Toll Free: 1-800-367-8750	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8		Model 860 Rev. 1.0		
DIGITAL MEDIA 11770 Warner Avenue Suite 225 Fountain Valley, CA 92708 Tel: (714) 751-1373	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8		TBD		
KONTRON CORPORATION 630 Clyde Avenue Mountain View, CA 94039-7230 Tel: (415) 965-7020 (800) 227-8834	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8	9D17 9D24 9D24 9D24	MPP-80 or EPP-80	UPM-B/ C Rev.2.2	
KONTRON MESSTECHNIK GMBH Oskar-von-Miller Str. 1 8057 ECHING/W. Germany Tel: (08165) 77-0						
OLIVER ADVANCED ENGINEERING 320 West Arden Street Glendale, CA 91203 Tel: (818) 240-0080	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8		Omni 28 Omni 40 Omni 60 Rev. 1.0		

(Continued on next page)

VENDOR	FAMILY	PART #	DEVICE CODE	SYSTEM/REV.	MODULE	ADAPTER
STAG MICROSYSTEMS, INC. 1600 Wyatt Drive, Suite 3 Santa Clara, CA Tel: (408) 988-1118	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8	6529 6532 6531 6530	ZL30/Rev. 26		
				ZL30A/Rev. 26		
				PPZ/Rev.30	ZM2200	
STAG ELECTRONIC DESIGNS, LTD Stag House, Tewin Court Welwyn Garden City Hertfordshire AL7 1AU United Kingdom Tel: (07073) 32148	CPL24	TBD				
VARIX 1210 E. CAMPBELL ROAD Richardson, TX 75081 Tel: (214) 437-0777	CPL20	CPL16L8 CPL16R4 CPL16R6 CPL16R8		OMNI Programmer/ Rev.5.1		
	CPL24					

---

---

**DEVELOPMENT SYSTEM SUPPORT FOR CPL20 FAMILY**

The development software used for generating a logic file (JEDEC file) for programming CPL devices is listed below. These software programs also provide logic simulation.

---

**ABEL™**

**DATA I/O CORPORATION**  
10525 Willows Road N.E.  
P.O. Box 97046  
Redmond, WA 98073-9746

Tel: (206) 831-6444

**CUPL™**

**PERSONAL CAD SYSTEMS, INC.**  
1290 Parkmoor Avenue  
San Jose, CA 95126

Tel: (800) 523-5207  
(800) 628-8748 (in California)

---

**PLDesigner™**

**MINC, INC.**  
1575 York Road  
Colorado Springs, CO 80918

Tel: (303) 590-1155

**HP PLD Design System**

**HEWLETT-PACKARD CORPORATION**  
3000 Hanover  
Palo Alto, CA 94304

Tel: (800) 752-0900

---

ABEL™ is a trademark of Data I/O Corporation  
PLDesigner™ is a trademark of MINC, Inc.  
CUPL™ is a trademark of Personal CAD Systems, Inc.

---

---



---

---

<i>Product Guide</i>	<i>1</i>
<i>Technical Overview</i>	<i>2</i>
<i>Product Specifications</i>	<i>3</i>
<i>CPL Programming Electrical Specifications</i>	<i>4</i>
<i>CPL Programmer and Software Guide</i>	<i>5</i>
<i>Definition of Terms</i>	<i>6</i>
<i>Package Drawings</i>	<i>7</i>
<i>Sales Offices</i>	<i>8</i>



## DEFINITION OF TERMS

<b>CLOCK FREQUENCY TERMS</b>	
$f_{MAX} =$	<p><i>Maximum clock frequency</i></p> <p>The highest clock input rate of a bistable circuit that can maintain stable logic level transitions at the output and produce correct output logic levels per the specification.</p>
<b>CURRENT TERMS</b>	
$I_{CC} =$	<p><i>Supply current</i></p> <p>The current which occurs at the <math>V_{CC}</math> supply terminal when the circuit is in operation.</p>
$I_{IN} =$	<p><i>Input current</i></p> <p>The current which occurs when voltage is applied to that input.</p>
$I_{OS} =$	<p><i>Short-circuit output current</i></p> <p>The current which occurs when the output is short-circuited to ground or other specified potential with input conditions applied which establish the output logic level farthest from ground or other specified potential.</p>
$I_{OZH} =$	<p><i>High-level off-state output leakage current</i></p> <p>The current which occurs on an output having three-state capability with high-level input voltage conditions applied to establish a high-impedance state at the output.</p>
$I_{OZL} =$	<p><i>Low-level off-state output leakage current</i></p> <p>The current which occurs on an output having three-state capability with low-level input voltage conditions applied to establish a high-impedance state at the output.</p>
$I_{PP} =$	<p><i>Programming supply current</i></p> <p>The current that is supplied when programming the device.</p>
<b>POWER TERMS</b>	
$P_D =$	<p><i>Power dissipation per package</i></p> <p>The amount of power consumed when the device is in operation.</p>
<b>TEMPERATURE TERMS</b>	
$T_{STG} =$	<p><i>Storage temperature</i></p> <p>Temperature at which devices can be stored without damage.</p>
$T_A =$	<p><i>Operating (Ambient) Temperature</i></p> <p>Temperature at which devices can be operated.</p>



**DEFINITION OF TERMS** (Continued)

<b>TIME TERMS</b>	
$t_{CO} =$	<p><i>Clock to registered output or feedback</i></p> <p>The length of time that elapses between when the clock switches and when the data on the registered output or feedback becomes valid.</p>
$t_{DV} =$	<p><i>Verify to data valid</i></p> <p>The length of time it takes for the data to become valid once the PGM/~OE pin goes to a low state during verify programming normal/test mode or address 2 goes to <math>V_{pp}</math> during verify program security mode.</p>
$t_{DZ} =$	<p><i>Verify to high Z</i></p> <p>The length of time it takes for the data to go into a high-impedance state once the PGM/~OE pin goes to a high state during verify programming normal/test mode or address 2 goes low during verify program security mode.</p>
$t_f =$	<p><i><math>V_{pp}</math> fall time</i></p> <p>The length of time it takes for a signal to change from a high to low voltage state as measured between the leading and trailing edge of the pulse waveform.</p>
$t_H =$	<p><i>Hold time</i></p> <p>The length of time a signal must be maintained at one input terminal after an active clock transition occurs at another input terminal.</p>
$t_p =$	<p><i>Clock period</i></p> <p>The length of time it takes for the clock to complete one high and low cycle.</p>
$t_{pp} =$	<p><i>Programming pulse width</i></p> <p>The length of time a signal stays at the programming voltage as measured between the leading and trailing edges of a pulse waveform.</p>
$t_{PD} =$	<p><i>Propagation delay time</i></p> <p>The time interval during which the non-registered output changes from one defined level (high or low) to the other defined level specified on the input and output voltage waveforms.</p>
$t_{PXZ11,13} =$	<p><i>Pin 11,13 to output disable</i></p> <p>The propagation delay time between when pin 11,13 switches from a high to low state and when the three-state output changes from either a high or low state to a high-impedance (off) state.</p>

## DEFINITION OF TERMS (Continued)

TIME TERMS (Continued)	
$t_{PZX11,13} =$	<p><i>Pin 11,13 to output enable</i></p> <p>The propagation delay time between when pin 11,13 switches from a low to high state and when the three-state output changes from a high-impedance (off) state to either a high or low state.</p>
$t_{PXZ} =$	<p><i>Input to output disable</i></p> <p>The propagation delay time between when a specified input switches and when the three-state output changes from a high or low state to a high-impedance (off) state.</p>
$t_{PZX} =$	<p><i>Input to output enable</i></p> <p>The propagation delay time between when a specified input switches and when the three-state output changes from a high-impedance (off) state to a high or low state.</p>
$t_r =$	<p><i><math>V_{pp}</math> rise time</i></p> <p>The length of time it takes for a signal to change from a low to high voltage state as measured between the leading and trailing edge of the pulse waveform.</p>
$t_{SU} =$	<p><i>Set-up time from input or feedback to clock</i></p> <p>The length of time a data signal must be maintained at one input terminal before a consecutive active clock transition at another input terminal can occur. (For R4, R6, and R8 parts only.)</p>
$t_{VD} =$	<p><i>Delay to verify</i></p> <p>The length of time the PGM/~OE pin stays high during program inhibit mode as measured between the leading and trailing edges of a pulse waveform.</p>
$t_{VP} =$	<p><i>Verify pulse width</i></p> <p>The length of time the PGM/~OE pin stays low during verify programming normal/test mode or stays at <math>V_{pp}</math> during verify program security mode as measured between the leading and trailing edges of a pulse wave form.</p>
$t_W =$	<p><i>Clock or pulse width (high or low)</i></p> <p>The length of time the signal stays high or low as measured between the leading and trailing edges of a pulse waveform.</p>

---

---

## DEFINITION OF TERMS (Continued)

VOLTAGE TERMS	
$V_{CC} =$	<i>Supply voltage</i> The voltage needed to operate the circuit with respect to ground.
$V_{IH} =$	<i>High-level input voltage</i> An input voltage that is the lowest voltage still able to "turn-on" or enable logic.
$V_{IL} =$	<i>Low-level input voltage</i> An input voltage that is the lowest voltage still able to "turn-off" or disable logic.
$V_{IN} =$	<i>DC input voltage</i> The applied voltage range allowed on inputs.
$V_{OH} =$	<i>High-level output voltage</i> The output voltage produced when input conditions are applied which establish a high output level.
$V_{OL} =$	<i>Low-level output voltage</i> The output voltage produced when input conditions are applied which establish a low output level.
$V_O =$	<i>Off-State DC output voltage</i> The applied voltage range allowed on outputs in off-state mode.
$V_{PP} =$	<i>DC programming voltage</i> Voltage that must be applied to circuit in order to program it.





---

---

<i>Product Guide</i>	<i>1</i>
<i>Technical Overview</i>	<i>2</i>
<i>Product Specifications</i>	<i>3</i>
<i>CPL Programming Electrical Specifications</i>	<i>4</i>
<i>CPL Programmer and Software Guide</i>	<i>5</i>
<i>Definition of Terms</i>	<i>6</i>
<i>Package Drawings</i>	<i>7</i>
<i>Sales Offices</i>	<i>8</i>







**20 PIN PLASTIC DIP**



**DIMENSIONS IN INCHES  
AND (MILLIMETERS)  
MIN.  
MAX.**


**20 PIN WINDOWED CERDIP**




**DIMENSIONS IN INCHES  
AND (MILLIMETERS)  
MIN.  
MAX.**

7


## 24 PIN PLASTIC DIP



## 24 PIN WINDOWED CERDIP




**20 PIN SOIC**



DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

**24 PIN SOIC**




DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

7




## 20 PIN PLCC



DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

## 28 PIN PLCC



\*BCS = BASIC SPACING BETWEEN CENTERLINES

DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

---

---

<i>Product Guide</i>	<i>1</i>
<i>Technical Overview</i>	<i>2</i>
<i>Product Specifications</i>	<i>3</i>
<i>CPL Programming Electrical Specifications</i>	<i>4</i>
<i>CPL Programmer and Software Guide</i>	<i>5</i>
<i>Definition of Terms</i>	<i>6</i>
<i>Package Drawings</i>	<i>7</i>
<i>Sales Offices</i>	<i>8</i>

---

---

## SAMSUNG SEMICONDUCTOR SALES OFFICES - U.S.A.

### CALIFORNIA

22837 Ventura Blvd.  
Suite 305  
Woodland Hills, CA 91367  
(818) 346-6416

### ILLINOIS

901 Warrenville Road  
Suite 120  
Lisle, IL 60532-1359  
(312) 852-2011

### MASSACHUSETTS

20 Burlington Mall Road  
Suite 205  
Burlington, MA 01803  
(617) 273-9363

### NORTH CAROLINA

2700 Augustine Drive  
Suite 198  
Santa Clara, CA 95054  
(408) 727-7433

3200 Northline Avenue  
Suite 501G, Forum VI  
Greensboro, NC 27408  
(919) 294-5141

### TEXAS

15851 Dallas Parkway  
Suite 745  
Dallas, TX 75248-3307  
(214) 239-0754

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### U.S.A. and CANADA

#### ALABAMA

EMA  
1200 Jordan Lane  
Ste 4  
Jordan Center  
Huntsville, AL 35805

TEL: (205) 536-3044  
FAX: (205) 533-5097

TERRIER ELEC.  
3700 Gilmore Way  
Burnaby, B.C., Canada  
V5G 4M1

TEL: (604) 433-0159  
FAX: (604) 430-0144

#### ARIZONA

HAAS & ASSOC. INC.  
7505 East Main #300  
Scottsdale, AZ 85251

TEL: (602) 990-8562  
FAX: (602) 990-2379

CANDAL INC.  
7500 West Mississippi  
Suite A-2  
Lakewood, CO 80226

TEL: (303) 935-7128  
FAX: (303) 935-7310

#### CALIFORNIA

QUEST REP INC.  
9444 Farnham St.  
#107  
San Diego, CA 92123

TEL: (619) 565-8797  
FAX: (619) 565-8990

#### CONNECTICUT

PHOENIX SALES  
257 Main Street  
Torrington, CT 06790

TEL: (203) 496-7709  
FAX: (203) 496-0912

SYNPAC  
3945 Freedom Circle  
#650  
Santa Clara, CA 95054

TEL: (408) 988-6988  
FAX: (408) 988-5041

#### FLORIDA

MEC  
600 W. Hillsboro Blvd.  
Suite 300  
Deerfield Beach, FL 33441

TEL: (305) 426-8944  
FAX: (305) 427-9911

WESTAR REP COMPANY  
1801 Parkcourt Place  
#103D  
Santa Ana, CA 92701

TEL: (714) 835-4711  
FAX: (714) 835-3043

MEC  
375 S. North Lake Blvd.  
Suite 1030  
Altamonte Springs, FL 32701

TEL: (305) 332-7158

WESTAR REP COMPANY  
25202 Crenshaw Blvd.  
Suite 217  
Torrance, CA 90505

TEL: (213) 539-2156  
FAX: (213) 539-2564

#### GEORGIA

EMA  
6695 Peachtree Ind. Blvd.  
Suite 101  
Atlanta, GA 30360

TEL: (404) 448-1215  
FAX: (404) 446-9363

#### CANADA

TERRIER ELEC.  
145 The West Mall  
Etobicoke, Ontario, Canada  
M9C 1C2

TEL: (416) 622-7558  
FAX: (416) 626-1035

#### ILLINOIS

IRI  
8430 Gross Point Road  
Skokie, IL 60076

TEL: (312) 967-8430  
FAX: (312) 967-5903

---

---

---

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### U.S.A. and CANADA (Continued)

#### INDIANA

**STB & ASSOC. INC.**  
3003 E. 96th St.  
Suite 102  
Indianapolis, IN 46240

TEL: (317) 844-9227  
FAX: (317) 844-1904

#### MARYLAND

**ADVANCED TECH SALES**  
809 Hammonds Ferry Rd.  
Suite D  
Linthicum, MD 21090

TEL: (301) 789-9360  
FAX: (301) 789-9364

#### MICHIGAN

**JENSEN C.B.**  
2145 Crooks Rd.  
Troy, MI 48084

TEL: (313) 643-0506  
FAX: (313) 643-4735

#### MINNESOTA

**COMSTRAND INC.**  
2852 Anthony Lane South  
Minneapolis, MN 55418

TEL: (612) 788-9234  
FAX: (612) 788-7218

#### NEW JERSEY

**NECCO**  
2460 Lemoine Avenue  
Ft. Lee, NJ 07024

TEL: (201) 461-2789  
FAX: (201) 461-3857

#### NEW YORK

**T-SQUARED**  
6443 Ridings Road  
Syracuse, NY 13206

TEL: (315) 463-0355  
FAX: (315) 463-8592

**T-SQUARED**  
7355 Victor Titsford Road  
Victor, NY 14564

TEL: (716) 924-4946  
FAX: (716) 924-9101

#### NORTH CAROLINA

**GODWIN & ASSOC.**  
1100 Logger Ct.  
Suite B 102  
Raleigh, NC 27609

TEL: (919) 878-8000  
FAX: (919) 878-3923

#### OHIO

**BAILEY, J.N. & ASSOC.**  
129 W. Main Street  
New Lebanon, OH 45345

TEL: (513) 687-1325  
FAX: (513) 687-2930

**BAILEY, J.N. & ASSOC.**  
2679 Indianola Avenue  
Columbus, OH 43202

TEL: (614) 262-7274  
FAX: (614) 262-0384

**BAILEY, J.N. & ASSOC.**  
1667 Devonshire Drive  
Brunswick, OH 44212

TEL: (216) 273-3798  
FAX: (216) 225-1461

#### OREGON

**EARL & BROWN CO.**  
9735 S.W. Sunshine Ct.  
Suite 500  
Beaverton, OR 97005

TEL: (503) 643-5500  
FAX: (503) 644-9230

#### PENNSYLVANIA

**RIVCO JANUARY INC.**  
RJI Building  
78 South Trooper Road  
Norristown, PA 19403

TEL: (215) 631-1414  
FAX: (215) 631-1640

#### SOUTH CAROLINA

**GODWIN ASSOCIATES**  
2312 Oak Leigh Drive  
Charlotte, NC 28213

TEL: (704) 549-8500  
FAX: (704) 549-9792

#### TEXAS

**VIELOCK ASSOC.**  
720 E. Park Blvd.  
Suite 102  
Plano, TX 75074

TEL: (214) 881-1940  
FAX: (214) 423-8556

**VIELOCK ASSOC.**  
9600 Great Hills Trail  
Suite 150-W  
Austin, TX 78759

TEL: (512) 345-8498  
FAX: (512) 346-4037

#### UTAH

**ANDERSON & ASSOC.**  
270 South Main, #108  
Bountiful, UT 84010

TEL: (801) 292-8991  
FAX: (801) 298-1503

#### WASHINGTON

**EARL & BROWN CO.**  
2447-A 152nd Ave. N.E.  
Redmond, WA 98052

TEL: (206) 885-5064  
FAX: (206) 885-2262

#### WISCONSIN

**IRI**  
631 Mayfair  
Milwaukee, WI 53226

TEL: (414) 259-0965

# SAMSUNG SEMICONDUCTOR REPRESENTATIVES

## EUROPE

### AUSTRIA

**ABRAHAMCZIK + DEMEL**  
GesmbH & Co. KG  
Eichenstrabe 58-64/1  
A-1120 Vienna

Tel:(0222) 857661  
Tlx: 0134273  
Fax: 833583

### BELGIUM

**NEWTEC INTERNATIONAL**  
Chaussee de Iouvain 186  
1940 Woluwe-St-Etienne  
Leuvensesteenwet 185  
1940-Sint-Stevens-Woluwe

Tel:(02) 7250900  
Tlx: 25820  
Fax:(02) 7250813

### FINLAND

**INSTRUMENTARIUM**  
ELEKTRONIIKKA  
P.O. Box 64, Vitiikka  
SF-02631 Espoo  
Helsinki Finland

Tel:(358)05284320  
Tlx: 124426  
Fax:(358)0524986

### FRANCE

**ASIAMOS**  
Batiment EVOLIC 1  
155 Boulevard de Valmy  
92705 Colombes, France

Tel: (1) 47601255  
Tlx: 613890F  
Fax:(1)47601582

### GERMANY (WEST)

**SILCOM ELEKTRONICS**  
Neusser Str. 336-338  
D-4050 Muchengladbach

Tel: (02161) 60752  
Tlx: 852189

**MICRONETICS VERTRIEBS-  
GESELLSCHAFT  
ELEKTRONISCHER  
BAUELEMENTS and SYSTEME GmbH**  
Weil der Stadter Strabe 45  
7253 Renningen 1

Tel: (07159) 6019  
Tlx: 724708

**ING. THEO HENSKES GmbH**  
Laatzener Str. 19  
Postfach 721226  
30000 Hannover 72

Tel:(0511) 865075  
Tlx: 923509  
Fax: 876004

**ASTRONIC GmbH**  
Winzerer Str. 47d  
8000 Munchen 40

Tel:(089) 309031  
Tlx: 521687  
Fax:(089)3006001

### ITALY

**MOXEL S.P.A.**  
20092 Cinisello Balsamo (MI)  
Via C. Frova. 34

Tel:(02) 61290521  
Tlx: 352045  
Fax: (02) 6172582

**DIS. EL S.R.L.**  
10148 Torino  
Via Ala di Stura 71/18

Tel: (220) 1522345  
Tlx: 215118

### NETHERLANDS

**BV HANDELMIJ. MALCHUS**  
Fokkerstratt 511-513  
Postbus 48  
NL-3100 AA Schiedam

Tel:(010) 373777  
Tlx: 21598

### SPAIN

**SEMICONDUCTORES S.A.**  
Ronda General Mitre, 240  
Barcelona-6

Tel: (93) 2172340  
Tlx: 97787 SMCD E  
Fax: 2175698

**SANTOS DEL VALLE, S.A.**  
Galileo, 54, 56  
28015 Madrid

Tel:(91)4468141/44  
Tlx: 42615 LUSA E.

### SWEDEN

**NORDISK ELEKTRONIK AB**  
Huvudstagatan 1 Box 1409  
S-17127 Solna

Tel:(08)7349770  
Tlx: 10547  
Fax:(08) 272204

### SWITZERLAND

**PANATEL AG**  
Hardstrabe 72  
CH-5430 Wettingen Zurich

Tel:(056)275275  
Tlx: 58068  
Fax: (056) 271924

### UNITED KINGDOM

**KORD DISTRIBUTION LTD.**  
Watchmoor Road, Camberley  
Surrey GU153AQ

Tel: 0276 685741  
Tlx: 859919  
KORDIS G.

**BYTECH LTD.**  
2 The Western Centre  
Western Road  
Bracknell Berkshire RG121RW

Tel: 0344 482211  
Tlx: 848215

**RAPID SILICON**  
Rapid House Denmark Street  
High Wycombe  
Buckinghamshire HP 11 2 ER

Tel: 0494 26271  
Sales hot line: 0494 442266  
Tlx: 837931  
Fax: 0494 21860

### ASIA

#### HONG KONG

**AV. CONCEPT**  
Hunghom Commercial Centre  
Room 708, Tower A. 7/F  
37-39, Ma Tau Wai Road  
Hunghom, Kowloon  
Hong Kong

Tel: 3-629-325  
Tlx:52362  
ADVCC HX  
Fax: 3-764-3108

**TRIATOMIC**  
1004 President Commercial Ctr.  
602-608, Nathan Road,  
Kowloon, Hong Kong

Tel: 0-4121332  
Tlx:36631  
TRIAT HX  
Fax: 0-4120199

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### ASIA (Continued)

#### HONG KONG (Continued)

**MATSUDA**  
6/F CHUNG PAK  
Commercial Bldg.  
2 Cho Yuen St.  
Yau Tong Bay  
Kowloon, Hong Kong

Tel: 3-7276383  
Tlx: 42349  
MAZDA HX  
Fax: 852-3-7989661

**JERS**  
Flat C-1, 13th Floor  
Hol Bun Industrial Bldg.  
6 Wing Yip St., Kwun Tong  
Kowloon, Hong Kong

Tel: 3-418-311  
Tlx: 55450 JERSE HX  
Fax: 852-3-7598599

**SOLARBRITE**  
Rm. 903  
The Kwongtung Provincial Bank Bldg.  
589-591, Nathan Road  
Kowloon, Hong Kong

Tel: 3-7701010  
Tlx: 52543 SECL HX  
Fax: 3-7700559

#### INDIA

**MURUGAPPA ELECT. LTD.**  
Parry House  
3rd Floor 43 Moore Street  
Madras 600 001 India

Tel: 21019/31003  
Tlx: 041-8797 HIL IN

#### JAPAN

**ADO ELECT. INDUST. CO., LTD.**  
7th Fl., Sasage Bldg.  
4-6 Sotokanda  
2-Chome Chiyoda-ku  
Tokyo 101, Japan

Tel: 03-257-1618  
Tlx: 0720222 4754  
ADOJ  
Fax: 03-257-1579

**CIC**  
Mitsuya Toranomom Bldg.  
22-14, Toranomom 1-Chome  
Minato-Ku  
Tokyo 105, Japan

Tel: 03-508-2841  
Tlx: J28840 KEMICON  
Fax: 03-504-0566

**INTERCOMPO INC.**  
ICI Bldg., 6-7, Shibuya 1-Chome  
Shibuya-Ku  
Tokyo 150 Japan

Tel: 03-406-5612  
Tlx: J254881CJ  
Fax: 03-409-4834

**TOMEN ELECTRONICS CORP.**  
1-1, Uchisaiwai-Cho  
2 Chome Chiyoda-Ku  
Tokyo, 100, Japan

Tel: 03-506-3473  
Fax: 03-506-3497

**DIA SEMICON SYSTEMS INC.**  
Wacore 64 1-37-8 Sangenjaya  
Setagaya-KU  
Tokyo 154 Japan

Tel: 03-487-0386  
Fax: 03-487-8088

#### KOREA

**NAEWAI ELECTRIC CO., LTD.**  
353-33 Gaebong Dong  
Kuroku, Seoul Korea

Tel: 684-7241,2  
687-7244,5  
Fax: 687-7246

**SAMSUNG LIGHT-  
ELECTRONICS CO., LTD.**  
149-Jang Sa Dong  
Jongroku, Seoul Korea

Tel: 744-2110  
273-1036

**SEGYUNG ELECTRONICS**  
182-2 Jang Sa Dong  
Jongroku, Seoul Korea

Tel: 272-6811~6

**NEW CASTEL  
SEMICONDUCTOR CO., LTD.**  
123-1, Joo Kyo Dong  
Joongku, Seoul Korea

Tel: 274-3220,  
3458

**HANKOOK SEMICONDUCTOR**  
173-Jangsadong  
Jongrogu, Seoul Korea  
312-12

Tel: 274-4922,3  
868-9277~9

#### SINGAPORE

**G Up TRADING PTE LTD**  
585 North Bridge Road  
#12-12 Bianco Court  
Singapore 0718

Tel: 65-294-1101  
Tlx: RS37154 Goup  
Fax: 65-291-3979

**GEMINI ELECTRONICS**  
100, Upper Cross Street  
#09-08, OG Building  
Singapore 0105

Tel: 65-535-1777  
Tlx: RS 42819  
Fax: 65-535-0348

#### TAIWAN

**YOSUN INDUSTRIAL CORP.**  
Min Sheng Commercial Bldg.  
10F., No.481, Min-Sheng East Rd.  
Taipei, Taiwan, R.O.C.

Tel: 501-0700  
Tlx: 26777  
YOSUNIND  
Fax: (02) 503-1278

**KENTOP ELECT. CO., LTD.**  
8F-7, 21st Centruy Bldg.  
No.207, TUN-HWA N. Rd.  
Taipei, Taiwan, R.O.C

Tel: (02) 716-1754  
Tlx: 21393 KENTOPEL  
Fax: (02) 717-3014

## SAMSUNG SEMICONDUCTOR DISTRIBUTORS

### ALABAMA

HAMMOND (205) 830-4764  
4411-B Evangel Circle, N.W.  
Huntsville, AL 35816

### CALIFORNIA

ADDED VALUE (714) 259-8258  
1582 Parkway Loop  
Unit G  
Tustin, CA 92680

ADDED VALUE (619) 278-1990  
8361 Dickers Street  
Suite 308  
San Diego, CA 92111

ALL AMERICAN (800) 262-1717  
2908 Oregon Court  
Unit G  
Torrance, CA 90503

CYPRESS/RPS (714) 521-5230  
6230 Descanso Avenue  
Buena Park, CA 90620

CYPRESS/RPS (619) 535-0011  
10054 Mesa Ridge Ct  
Suite 118  
San Diego, CA 92121

CYPRESS/RPS (408) 980-2500  
2175 Martin Avenue  
Santa Clara, Ca 95050

JACO/DISTEL (805) 495-9998  
2260 Townsgate Road  
Westlake Village, CA 91361

PACESETTER (714) 779-5855  
5417 E. La Palma  
Anaheim, CA 92807

PACESETTER (408) 734-5470  
543 Weddel Drive  
Sunnyvale, CA 94089

### CANADA

ELECTRONIC WHOLESALERS (514) 769-8861  
1935 Avenue De L'Eglise  
Montreal, Quebec, Canada  
H4E 1H2

PETERSON, C.M. (519) 434-3204  
220 Adelaide Street North  
London, Ontario, Canada  
N6B 3H4

PRELCO (514) 389-8051  
480 Port Royal St. West  
Montreal, Quebec, Canada  
H3L 2B9

WESTBURNE IND. ENT., LTD. (416) 635-2950  
300 Steepprock Drive  
Downsview, Ontario, Canada  
M3J 2W9

### COLORADO

ADDED VALUE (303) 422-1701  
4090 Youngfield  
Wheatridge, CO 80033

CYPRESS/RPS (303) 431-2622  
12441 West 49th Avenue  
Wheat Ridge, CO 80033

### CONNECTICUT

JV (203) 469-2321  
690 Main Street  
East Haven, CT 06512

PILGRIM (203) 792-7274  
60 Beaverbrook Road  
Danbury, CT 06810

UTRONICS (203) 378-4201  
80 Century Drive  
Stratford, CT 06497

### FLORIDA

ALL AMERICAN (305) 621-8282  
16251 N.W. 54th Avenue  
Miami, FL 33014

HAMMOND (305) 973-7103  
6600 N.W. 21st. Avenue  
Fort Lauderdale, FL 33309

HAMMOND (305) 849-6060  
1230 W. Central Blvd  
Orlando, FL 32802

### GEORGIA

HAMMOND (404) 449-1996  
5680 Oakbrook Parkway  
#160  
Norcross, GA 30093

### ILLINOIS

GBL/GOOLD (312) 593-3220  
610 Bonnie Lane  
Eik Grove Village, IL 60007

OHM (312) 359-5500  
746 Vermont Avenue  
Palatine, IL 60067

QPS (312) 884-6620  
101 Commerce Dr. #A  
Schaumburg, IL 60173

---

---

## SAMSUNG SEMICONDUCTOR DISTRIBUTORS

(Continued)

### INDIANA

ALTEX (317) 848-1323  
12744 N. Meridian  
Carmel, IN 46032

### MARYLAND

ALL AMERICAN (301) 251-1205  
1136 Taft Street  
Rockville, MD 20853

AXIS (301) 840-9640  
22 Cessna Court  
Gaithersburg, MD 20879

VANTAGE (301) 995-0444  
6925 Oakland Mills Road  
Columbia, MD 21045

### MASSACHUSETTS

AVED (617) 688-3800  
200 Andover Business Park Dr.  
Andover, MA 01810

GERBER (617) 329-2400  
128 Carnegie Row  
Norwood, MA 02062

JACO (617) 933-7760  
222 Andover Street  
Wilmington, MA 01887

MAYER, A.W. (617) 229-2255  
34 Linnel Circle  
Billerica, MA 01821

SELECT SALES (617) 821-4770  
427 Turnpike Street  
Canton, MA 02021

### MICHIGAN

CALDER (616) 698-7400  
4245 Brockton Drive  
Grand Rapids, MI 49508

RS ELECTRONICS (313) 525-1155  
34443 Schoolcraft  
Livonia, MI 48150

### MINNESOTA

ALL AMERICAN (612) 884-2220  
8053 E. Bloomington Fwy  
Suite 102  
Minneapolis, MN 55421

VOYAGER (612) 571-7766  
5201 East River Road  
Fridley, MN 55421

### NEW JERSEY

VANTAGE (201) 777-4100  
23 Sebago Street  
Clifton, NJ 07013

### NEW MEXICO

INTERNATIONAL (505) 293-3497  
11030 Cochiti, S.E.  
Albuquerque, NM 87123

### NEW YORK

ALL AMERICAN (516) 981-3935  
33 Commack Loop  
Ronkonkoma, NY 11779

CAM/RPC (716) 427-9999  
2975 Brighton Henrietta TL Road  
Rochester, NY 14623

JACO (516)-273-5500  
145 Oser Avenue  
Hauppauge, NY 11788

JANESWAY (914) 699-6710  
404 North Terrace Avenue  
Mount Vernon, NY 10552

JANESWAY (516) 935-1827  
85 Bethpage Road  
Hicksville, NY 11801

VANTAGE (516) 543-2000  
356 Veterans Memorial Hwy.  
Commack, NY 11725

### NORTH CAROLINA

DIXIE (704) 377-5413  
2220 South Tryon Street  
Charlotte, NC 28234

HAMMOND (919) 275-6391  
2923 Pacific Avenue  
Greensboro, NC 27420

RESCO/RALEIGH (919) 781-5700  
Hwy. 70 West & Resco Court  
Raleigh, NC 27612

### OHIO

CAM/RPC (216) 461-4700  
749 Miner Road  
Cleveland, OH 44143

SCHUSTER (513) 489-1400  
11320 Grooms Road  
Cincinnati, OH 45242

SCHUSTER (216) 425-8134  
2057D East Aurora Road  
Twinsburg, OH 44087

### OREGON

CYPRESS/RPS (503) 641-2233  
15075 S. Koll Parkway  
Suite D  
Beaverton, OR 97006



---

---

**SAMSUNG SEMICONDUCTOR DISTRIBUTORS**

(Continued)

**OREGON (Continued)**

RADAR (503) 232-3404  
704 S.E. Washington  
Portland, OR 97214

**PENNSYLVANIA**

CAM/RPC (412) 782-3770  
620 Alpha Drive  
Pittsburgh, PA 15238

**SOUTH CAROLINA**

DIXIE (803) 297-1435  
4909 Pelham Road  
Greenville, SC 29606

DIXIE (803) 779-5332  
1900 Barnwell Street  
Columbia, SC 29201

HAMMOND (803) 233-4121  
1035 Lowndes Hill Rd.  
Greenville, SC 29607

**TEXAS**

CYPRESS/RPS (214) 869-1435  
2156 W. Northwest Highway  
Dallas, TX 75220

HARRISON EQUIP. (713) 879-2727  
11100 West Airport Blvd.  
Stafford, TX 77477

HARRISON EQUIP. (214) 239-2750  
14282 Gillis Road  
Dallas, TX 75244

INTERNATIONAL (915) 598-3406  
10937 Pellicano Drive  
El Paso, TX 79935

JACO (214) 235-9575  
1209 Glenville Drive  
Richardson, TX 75080

JANESWAY (214) 437-5125  
1701 N. Greenville Avenue #823  
Richardson, TX 75081

OMNIPRO (214) 233-0500  
4141 Billy Mitchell  
Dallas, TX 75244

**UTAH**

ADDED VALUE (801) 975-9500  
1836 Parkway Blvd.  
West Valley City, UT 84119

STANDARD SUPPLY (801) 486-3371  
3424 South Main Street  
Salt Lake City, UT 84115

**VIRGINIA**

VIRGINIA ELEC. (804) 296-4184  
715 Henry Avenue  
Charlottesville, NC 22901

**WASHINGTON**

CYPRESS/RPS (206) 483-1144  
22125 17th Avenue  
Suite 114  
Bothell, WA 98021

PRIEBE (206) 881-2363  
14807 N.E. 40th  
Redmond, WA 98052

RADAR (509) 943-8336  
292 Torbett #E  
Richland, WA 99352

RADAR (206) 282-2511  
168 Western Avenue West  
Seattle, WA 98119

**WISCONSIN**

MARSH (414) 475-6000  
1563 S. 101st. Street  
Milwaukee, WI 53214



# SAMSUNG

Semiconductor & Telecommunications

**SAMSUNG SEMICONDUCTOR, INC.**

3725 NORTH FIRST STREET  
SAN JOSE, CA 95134-1708

TELEX: (408) 434-5655  
TEL.: (800) 423-8624, (408) 434-5400  
FAX: (408) 434-5650/51

**SEOUL OFFICE:**

9 FL. SAMSUNG MAIN BLDG.  
250, 2-KA, TAEPYUNG-RO,  
CHUNG-KU, SEOUL, KOREA  
C.P.O. BOX 8233

TELEX: KORSST K27970  
TEL.: (SEOUL) 751-2114  
FAX: 753-0967

**HONG KONG OFFICE:**

13 FL. BANK OF AMERICA TOWER  
12 HAR COURT RD, HONG KONG

TELEX: 80303 SSTC HX  
TEL.: 5-210307/9  
FAX: 123-40625

**SAMSUNG JAPAN CO.:**

RM 3108 KASUMIGASEKI BLDG.  
2-5, 3-CHOME KASUMIGASEKI  
CHIYODA-KU, TOKYO, 100 JAPAN

TELEX: J24244  
TEL.: (03) 581-7585/6

**FRANKFURT OFFICE:**

FRIEDRICH-EBERT-ANLAGE 2-14  
6000 FRANKFURT/M, WEST GERMANY

TELEX: 0416479 SAMFT D  
TEL.: (069) 756-0060

**UNITED KINGDOM OFFICE**

6 FL. VICTORIA HOUSE SOUTHAMPTON  
ROW W.C. 1 LONDON, ENGLAND

TELEX: 297987 STARS LG  
TEL.: 831-6951/5  
FAX: (01) 430-0096

**TAIWAN OFFICE**

MIN SHENG COMMERCIAL BUILDING  
10TH FL. NO. 481  
MIN SHENG EAST ROAD  
TAIPEI, TAIWAN R.O.C.

TELEX: YOSUNIND 26777  
TEL.: 501-0700 (10 LINE)  
FAX: 503-1278