

**PROGRAMMER'S
REFERENCE MANUAL
MODEL 980 COMPUTER**

PART NO. 214853-9701
REVISED 1 MAY 1970



**TEXAS INSTRUMENTS
INCORPORATED**

P.O. BOX 66027 HOUSTON, TEXAS 77006

CABLE: TEXINS

Copyright 1970

By

Texas Instruments Incorporated

All Rights Reserved

PRINTED
IN
U S A

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein are the exclusive property of Texas Instruments Incorporated.

No disclosure of the information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments Incorporated.

TABLE OF CONTENTS

Section	Page	Section	Page
I		GENERAL INFORMATION	
	1-1	1-1 Scope of Manual	1-1
	1-1	1-2 Equipment Description	1-1
	1-1	1-3 Computer Characteristics	1-1
	1-1	1-4 Computer Organization	1-1
II		SYSTEM ORGANIZATION	
	2-1	2-1 Scope	2-1
	2-1	2-2 Core Memory	2-1
	2-1	2-3 Register Organization	2-1
	2-2	2-4 Input/Output Organization	2-2
	2-2	2-5 Instruction Formats	2-2
	2-2	2-5.1 Register-Memory (RM)	
	2-2	Instruction Format	2-2
	2-3	2-5.2 Register-Register (RR)	
	2-3	Instruction Format	2-3
	2-3	2-5.3 Shift (S) Instruction	
	2-3	Format	2-3
	2-3	2-5.4 Register Skip (RS) Instruction	
	2-3	Format	2-3
	2-5	2-5.5 Status Indicator Skip (SS)	
	2-5	Instruction Format	2-5
	2-5	2-5.6 Sense Switch Skip (SX)	
	2-5	Instruction Format	2-5
	2-5	2-5.7 Direct Memory Access Channel	
	2-5	(DM) Instruction Format	2-5
	2-5	2-5.8 Data Bus Input/Output (DB)	
	2-5	Instruction Format	2-5
	2-6	2-5.9 Fixed (F) Instruction	
	2-6	Format	2-6
III		INSTRUCTION SET	
	3-1	LDA—Load Register A	3-1
	3-1	LDX—Load Register X	3-1
	3-1	LDE—Load Register E	3-1
	3-1	LDM—Load Register M	3-1
	3-1	STA—Store Register A	3-1
	3-1	STE—Store Register E	3-1
	3-1	STX—Store Register X	3-1
	3-1	IOR—Inclusive OR to Register A	3-1
	3-1	AND—AND to Register A	3-1
	3-2	ADD—Add to Register A	3-1
	3-2	SUB—Subtract From Register A	3-2
	3-2	MPY—Multiply	3-2
	3-2	DIV—Divide	3-2
	3-2	DMT—Decrement Memory and	
	3-2	Test	3-2
	3-2	IMO—Increment Memory by	
	3-2	One	3-2
	3-2	CPL—Compare Logical	3-2
	3-2	CPA—Compare Algebraic	3-2
	3-3	BIX—Branch on Incremented	
	3-3	Index	3-3
	3-3	BRL—Branch and Link	3-3
	3-3	BRU—Branch Unconditional	3-3
	3-3	DLD—Double Load Registers A, E	3-3
	3-3	DST—Double Store Registers A, E	3-3
	3-3	DAD—Double Add	3-3
	3-3	DSB—Double Subtract	3-3
	3-4	RSU—Register Subtract	3-4
	3-4	RAD—Register Add	3-4
	3-4	RCO—Register Complement	3-4
	3-4	RIV—Register Invert	3-4
	3-4	REO—Register Exclusive OR	3-4
	3-4	RIN—Register Increment	3-4
	3-4	RCA—Register Compare Algebraic	3-4
	3-4	ROR—Register OR	3-4
	3-5	RMO—Register Move	3-5
	3-5	RCL—Register Compare Logical	3-5
	3-5	RAN—Register AND	3-5
	3-5	RDE—Register Decrement	3-5
	3-5	REX—Register Exchange	3-5
	3-5	SZE—Skip on Zero	3-5
	3-5	SOO—Skip on Ones	3-5
	3-5	SOD—Skip on Odd	3-5
	3-5	SMI—Skip on Minus	3-5
	3-5	SNZ—Skip on Not-Zero	3-5
	3-5	SNO—Skip on Not Ones	3-5
	3-5	SEV—Skip on Even	3-5
	3-6	SPL—Skip on Plus	3-6
	3-6	SLT—Skip on Less Than	3-6
	3-6	SEQ—Skip on Equal	3-6
	3-6	SGT—Skip on Greater Than	3-6
	3-6	SOV—Skip on Overflow	3-6
	3-6	SGE—Skip on Greater Than or	
	3-6	Equal	3-6
	3-6	SNE—Skip on Not Equal	3-6
	3-6	SLE—Skip on Less Than or	
	3-6	Equal	3-6
	3-6	SNV—Skip on No Overflow	3-6
	3-6	SOC—Skip on Carry	3-6
	3-6	SNC—Skip on No Carry	3-6
	3-6	SSE—Skip on Sense Switches	
	3-6	Equal	3-6
	3-7	SSN—Skip on Sense Switches	
	3-7	Not Equal	3-7
	3-7	ARA—Arithmetic Right Shift A	3-7
	3-7	ARD—Arithmetic Right Shift	
	3-7	Double	3-7
	3-7	LRA—Logical Right Shift	
	3-7	Register A	3-7

TABLE OF CONTENTS (Continued)

Section	Page	Section	Page
LRD—Logical Right Shift			
Double	3-7		
ALA—Arithmetic Left Shift			
Register A	3-7	IV	INPUT/OUTPUT SYSTEM
ALD—Arithmetic Left Shift			4-1 Basic Structure 4-1
Double	3-7		4-2 Reserved Memory Locations . . 4-1
LLA—Logical Left Shift			4-3 Power Restore Start-Up 4-1
Register A	3-7		4-4 Internal Interrupt 4-2
LLD—Logical Left Shift Double . .	3-7		4-5 Data Bus Input/Output 4-2
RTO—Right Test For Ones in			4-6 Direct Memory Access
Register A	3-7		Channel 4-4
RTZ—Right Test For Zeros in		V	SOFTWARE SUPPORT
Register A	3-8		5-1 Scope 5-1
LTO—Left Test For Ones in			5-2 Software Components 5-1
Register A	3-8		5-3 Real Time Monitor 5-1
LTZ—Left Test For Zeros in			5-4 Symbolic Assembly Program . . 5-1
Register A	3-8		5-5 Standard FORTRAN Compiler . 5-1
CRA—Circular Right Shift			5-6 Linking Editor 5-1
Register A	3-8		5-7 Basic Loader 5-1
CRE—Circular Right Shift			5-8 Performance Assurance Tests . 5-1
Register E	3-8		5-9 Library of Common
CRX—Circular Right Shift			Subroutines 5-1
Register X	3-8		5-10 Debugging Aid 5-1
CRL—Circular Right Shift			5-11 Utility Programs 5-1
Register L	3-8		5-12 Other Software 5-1
CLD—Circular Left Shift		VI	CONSOLE
Double	3-8		6-1 Model 980 Control Panel 6-1
CRD—Circular Right Shift			
Double	3-8	APPENDIX A	MATHEMATICAL TABLES
CRM—Circular Right Shift			
Register M	3-8	APPENDIX B	INSTRUCTION EXECUTION TIMES
CRB—Circular Right Shift			
Register B	3-8	APPENDIX C	OPERATION CODES – NUMERIC ORDER
CRS—Circular Right Shift			
Register S	3-9	APPENDIX D	OPERATION CODES – ALPHABETIC ORDER
IDL—Idle	3-9		
LSB—Load Status Block and		APPENDIX E	UNDEFINED OPERATION CODES WHICH GENERATE AN INTERNAL INTERRUPT
Branch	3-9		
SSB—Store Status Block and			
Branch	3-9		
NRM—Normalize	3-9		
WDS—Write Direct Single	3-9		

LIST OF ILLUSTRATIONS

Figure No.	Page	Figure No.	Page
1-1	Model 980 Computer Block Diagram	4-1	Interrupt Expander
	1-2	6-1	Control Panel
			4-3
			6-2

LIST OF TABLES

Table No.	Page	Table No.	Page
2-1	IXB Usage	4-1	Reserved Memory
2-2	RM Format Symbolic Interpretation		4-1
	2-4		

SECTION I

GENERAL INFORMATION

1-1 SCOPE OF MANUAL

This manual contains programmer reference data for the Texas Instruments Model 980 General Purpose Computer. Functional descriptions of the system, basic software, machine instructions, and related reference material are provided.

1-2 EQUIPMENT DESCRIPTION.

The Texas Instruments Model 980 General Purpose Computer is used for data processing and system control applications. The computer is compact and lightweight. Peripherals and modular cabinets present a functional and pleasing appearance. The design features easy access for maintenance and expansion. The central processing unit (CPU) is implemented with Texas Instruments TTL integrated circuits.

The computer uses 16-bit data words and has incremental memory capacities from 4096 to 65,536 words. A versatile instruction set and a FORTRAN compiler make programming simple.

1-3 COMPUTER CHARACTERISTICS.

The computer has an array of basic features which are added cost options on many other computers and includes a repertoire of 85 basic instructions and versatile input/output (I/O) capabilities.

- a. Organization
 - Parallel operation
 - Single address logic
 - Two's complement arithmetic
 - Eight 16-bit registers
 - 16-bit instruction code
 - 16-bit data word

- b. Execution Times for Direct Operands
 - Add 2.0 microseconds
 - Subtract 2.0 microseconds
 - Multiply 6.5 microseconds
 - Divide 8.0 microseconds

- c. Memory
 - 1 microsecond cycle time
 - 16 bit word plus parity
 - Capacity (in 4096-word increments)
 - 4096 words, minimum
 - 65,536 words, maximum
 - All of memory can be directly addressed
 - Power failure protection

- d. Input/Output
 - One Direct Memory Access Channel (DMAC) (expandable to eight)
 - 17-bit Parallel Transfer including parity comparison
 - Burst Rate, 1,000,000 Words per Second

One Processor-Controlled I/O Bus, 16-bit Parallel Transfer

One or more Teletype I/O Channels

Three Priority Interrupts

- e. Instruction Set - 85 basic instructions

1-4 COMPUTER ORGANIZATION.

The computer is functionally organized into a central processing unit (CPU), a memory, an input/output (I/O) unit, and a power supply. Figure 1-1 shows a block diagram of the system.




Figure 1-1. Model 980 Computer Block Diagram

SECTION II

SYSTEM ORGANIZATION


2-1 SCOPE.

This section contains a description of the system from the programmer's viewpoint. It is prerequisite to comprehension of the instruction set in Section III.

2-2 CORE MEMORY.


The core memory uses a 16-bit word plus parity bit as the basic information unit. The core memory is built in 4096-word modules. All core memory is addressable by the central processing unit (CPU). The computer addressing capability accommodates a maximum core capacity of 65,536 words.

Both data words and instruction words are 16 bits long. Bit positions are numbered 0 through 15 as shown below.



Data is represented in binary two's complement form. Bit 0 indicates the algebraic sign. A zero in the first bit indicates a positive sign. The range of integers representable in one word of core is from -2^{15} to $+2^{15}-1$.

Double length operands such as products from multiplication, dividends for divides, and quantities for double-length arithmetic shifts have the following format:



Input or output and Status Register related instructions are 32 bits long and occupy two consecutive 16-bit words. The remaining instructions are all 16 bits long.

2-3 REGISTER ORGANIZATION.

Eight 16-bit registers are directly programmable. They are:

Register 0 Designated A

PRIMARY ARITHMETIC REGISTER. Used for add, subtract, and, or, and other functions.

Register 1 Designated E

SECONDARY ARITHMETIC REGISTER. Used to extend the A Register for multiply, divide, and other functions.

Register 2 Designated X

INDEX REGISTER. Used to modify the effective operand address.

Register 3 Designated M

MAINTENANCE REGISTER. Used as a temporary storage register.

Register 4 Designated S

STORAGE REGISTER. Used as a temporary storage register.

Register 5 Designated L

LINK REGISTER. Used to hold a return address for subroutine linkage.

Register 6 Designated B

BASE REGISTER. Used to hold a base address for operands.

Register 7 Designated P

PROGRAM COUNTER. Used to hold the address of the next instruction.

The status register, used to hold the condition of the computer at any time and to enable or disable interrupts, is also implemented as a register. Shown below are the bits of the status register.

Bit	Status Register Function
0-1	Compare Indicator—Indicates the result of the last compare operation. 00—Less than 01—Equal to 10—Greater than 11—Not allowed
2	Overflow Indicator—Turned on or off by any instruction which can cause overflow.
3	Carry Indicator—Turned on by any add, subtract, or complement instruction which results in a carry into the sign bit (bit 0) of a register. If these instructions do not result in a carry into the sign bit, the carry indicator is turned off.


- 4-6 Not used.
- 7 Data Bus Interrupt Control
 - 0—Disabled
 - 1—Enabled
- 8-9 Not used.
- 10 Index Control
 - 0—Post-indexing
 - 1—Pre-indexing
- 11 Halt on Memory Parity Error
 - 0—Halt on Parity Error
 - 1—Do Not Halt on Parity Error
- 12 DMAC Interrupt Control
 - 0—Disabled
 - 1—Enabled
- 13-14 Not used.
- 15 Power Fail Indicator
 - 0—No Power Fail
 - 1—Power Fail

2.4 INPUT/OUTPUT ORGANIZATION.

The computer offers two basic input and output paths. A data bus provides simple transfers between registers and external devices. A direct memory access port is provided for block transfers of data between memory and high speed devices.

2.5 INSTRUCTION FORMATS.

2.5.1 REGISTER-MEMORY (RM) INSTRUCTION FORMAT. The Register-Memory (RM) instructions modify register contents based upon the effective operand and the function called for by the operation code. The instruction format is:



Field Designation

Function

- OP Operation Code
- I Indirect addressing
- X Index usage
- B Base Register usage
- D Displacement

Addressing can be either program counter or base register relative. The normal mode is program counter relative. However, the programmer can specify base relative addressing by setting bit 7 in the instruction. The assembler

can also perform this function if it has been informed of the value residing in the base register by a Base Register Set assembler directive.

The addressing mode is determined by the I, X, B, and D fields as shown in Table 2-1. SD indicates that the displacement field is used as a signed two's complement number. D indicates an unsigned positive displacement quantity. Thus, $-128 \leq SD \leq 127, 0 \leq D \leq 255$.

P is the address of the next sequential instruction. The symbol X denotes the number contained in the Index Register, while B denotes the number contained in the Base Register. If immediate addressing is specified on a load, add, subtract, or algebraic compare instruction, D is treated as an eight-bit signed quantity and bit eight will be extended through bits 0 through 7 to give a 16-bit operand. If immediate addressing is specified on a store instruction, D is treated as the effective operand address.

The notation (m) means "the contents of core location m."

TABLE 2-1

IXB USAGE

IXB	Effective Operand	Description
000	(P+SD)	Program Counter Relative
001	(B+D)	Base Register Relative
010	(P+SD+X)	Program Counter Relative, Indexed
011	(B+X+D)	Base Register Relative, Indexed
100	((P+SD))	Indirect, Program Counter Relative
101	((B+D))	Indirect, Base Register Relative
110	((P+SD+X))	Indirect, Program Counter Relative, Post-indexed
110	(P+SD+X)	Indirect, Program Counter Relative, Pre-indexed
111	D or SD	Immediate Addressing. D or SD is the operand.

The index control bit in the Status Register permits optional Pre- or Post-indexing. This controls the relation of indexing to indirect addressing. If the index control bit is on, indexing precedes indirect addressing. If the index control bit is off, indexing follows indirect addressing. If indirect addressing is not involved, the two modes are equivalent.

If the B bit in the IXB field is zero and the displacement field contains zeros, the program counter will be incremented again during instruction execution. In this event, the next location in memory is referenced as either data or as an indirect address, but is skipped over in the instruction sequence. Thus, data or indirect addresses and instructions may be interspersed. When this feature is used, the instruction is referred to as an extended format instruction.

The general symbolic format of a RM instruction is:


LABEL @OP = *DISP, MODE

The label field, the asterisk which denotes indirect addressing, the @ which denotes extended format, and the = which denotes immediate operand, are optional. The = and * may not both be present. The mode field indicates the addressing mode and may have a value of 0 through 7. It consists of the IXB bits of the object instruction. DISP and MODE are symbolic expressions. Typical symbolic statements are:

PT1	LDA	BUFFER+2
	STA	*ADDR
PT2	LDX	==5
	@STA	ANS,X
	BIX	\$-2

Table 2-2 defines the transliteration process performed by the assembler for RM instructions. Table 2-2 shows symbolic indicators for the mode expressions. The user must actually write equivalence statements himself for the assembler to interpret any such symbolism.

2-5.2 REGISTER-REGISTER (RR) INSTRUCTION FORMAT. The format of the register-register instruction is:



OP—Operation Code
 SR—Source Register
 DR—Destination Register


Register-register instructions modify the contents of the destination register according to the operation code and using the source register.

The symbolic format of the RR instruction is:

LABEL OP S,D

The label field is optional. S and D are expressions which, when evaluated, denote the source and destination registers, respectively.

2-5.3 SHIFT (S) INSTRUCTION FORMAT. Shift instructions have the format:



OP—Operation Code
 C—Shift Count $0 \leq C \leq 31$


Shift instructions move data laterally within the registers.

Shift instructions have the symbolic format:

LABEL OP COUNT

The label field is optional. COUNT is a variable field which is evaluated and used for the shift count.

2-5.4 REGISTER SKIP (RS) INSTRUCTION FORMAT. The format of register skip instructions is:



OP—Operation Code
 R—Register Number

Register skip instructions cause the next instruction in sequence to be omitted if a specific condition exists in the referenced register.

The symbolic format of RS instructions is:

LABEL OP REG

The label field is optional. REG is the number of the register involved.

TABLE 2-2


RM FORMAT SYMBOLIC INTERPRETATION

@	=	*	Mode Expression	In Range P-Relative	In Range B-Relative	Base Register Assumed Value Given by Pseudo-Op	Assembler Action
NO	NO	NO	NONE	YES	N/A	N/A	IXB=0, D=P relative
NO	NO	NO	X	YES	N/A	N/A	IXB=2, D=P relative
NO	NO	NO	I	YES	N/A	N/A	IXB=4, D=P relative
NO	NO	YES	NONE or I	YES	N/A	N/A	IXB=4, D=P relative
NO	NO	NO	NONE	NO	YES	YES	IXB=1, D=B relative
NO	NO	NO	X	NO	YES	YES	IXB=3, D=B relative
NO	NO	NO	I	NO	YES	YES	IXB=5, D=B relative
NO	NO	YES	NONE or I	NO	YES	YES	IXB=5, D=B relative
NO	NO	NO	B	N/A	N/A	NO	IXB=1, D = absolute
NO	NO	NO	XB	N/A	N/A	NO	IXB=3, D = absolute
NO	NO	NO	IB	N/A	N/A	NO	IXB=5, D = absolute
NO	NO	YES	B or IB	N/A	N/A	NO	IXB=5, D = absolute
NO	NO	NO	B	N/A	YES	YES	IXB=1, D=B relative
NO	NO	NO	XB	N/A	YES	YES	IXB=3, D=B relative
NO	NO	NO	IB	N/A	YES	YES	IXB=5, D=B relative
NO	NO	YES	B or IB	N/A	YES	YES	IXB=5, D=B relative
NO	NO	NO	IX	YES	N/A	N/A	IXB=6, D=P relative
NO	NO	YES	X or IX	YES	N/A	N/A	IXB=6, D=P relative
NO	NO	NO	M	N/A	N/A	N/A	IXB=7, D = absolute
NO	NO	YES	XB or M	N/A	N/A	N/A	IXB=7, D = absolute
NO	YES	N/A	N/A	N/A	N/A	N/A	IXB=7, D = absolute
YES	YES	N/A	NONE	N/A	N/A	N/A	IXB=0, D=0, 2nd word = immediate value
YES	NO	N/A	NONE	N/A	N/A	N/A	IXB=4, D=0, 2nd word = indirect address
YES	NO	N/A	X	N/A	N/A	N/A	IXB=6, D=0, 2nd word = indirect address

Values given symbolically in the MODE expression column have the following values:

NONE = 0
 B = 1
 X = 2
 XB = 3
 I = 4
 IB = 5
 IX = 6
 M = 7

2-5.5 STATUS INDICATOR SKIP (SS) INSTRUCTION FORMAT. These instructions do not require a variable field and are formatted as:



OP—Operation Code


Indicator skips omit the next instruction in sequence if a specific condition exists in the status register.

The symbolic format of SS instructions is:

LABEL OP

where the label field is optional.

2-5.6 SENSE SWITCH SKIP (SX) INSTRUCTION FORMAT.



S = Switch Indicators



These instructions omit the next instruction in sequence depending upon the setting of the indicated sense switches.

The symbolic format of the SX instructions is:

LABEL OP S

where the label field is optional.

2-5.7 DIRECT MEMORY ACCESS CHANNEL (DM) INSTRUCTION FORMAT. Instructions for the direct memory access channel have the format:



OP—Operation Code
 *—Device Dependent
 DEV—Device Address
 CW—Control Word
 MA—Memory Address



These double length instructions initiate direct memory access channel input and output.

DM instructions have the symbolic format:

LABEL ATI DEV/CA
 LABEL DATA CW or MA

The label fields are optional. Any time the ATI symbolic operator is used it must be followed by a word containing CW or MA.

2-5.8 DATA BUS INPUT/OUTPUT (DB) INSTRUCTION FORMAT. The format of Data Bus I/O instructions is:



B—Sense Busy Designator
 I—Increment Designator
 D—Decrement Designator
 A—Address Mode Designator
 R—Register Number
 G—External Device Group
 E—External Register

These instructions transfer data between registers and external devices.


The symbolic format of DB instructions is:

LABEL OP DEV
 LABEL DATA BIDAR

where the label fields are optional. DEV is an expression whose value specifies register and group. The value is treated as a 16 bit number. It is tested for ones in bits 0-4, 7, 8 and 10. If there are none it is logically ored with the OP code.

BIDAR is an expression whose value will define the B, I, D, A, and R bits.

2-5.9 FIXED (F) INSTRUCTION FORMAT. Certain single length or double word instructions have a full 16-bit (fixed) operation code.



The second word is not applicable to single word instructions.

The symbolic format for F instruction is:

LABEL @OP DISP

All fields are optional except the OP field. The @ preceding the OP and DISP field are always used together and cause a double word F format instruction to be generated.

SECTION III

INSTRUCTION SET

LDA—LOAD REGISTER A

OP Code 0000 0
Format RM

Replace the contents of the A register with the effective operand. If the IXB field is 7, replace the contents of A with the D field (sign extended). No indicators are affected.

LDX—LOAD REGISTER X

OP Code 0001 0
Format RM

Replace the contents of the X register with the effective operand. If the IXB field is 7, replace the contents of X with the D field (sign extended). No indicators are affected.

LDE—LOAD REGISTER E

OP Code 0000 1
Format RM

Replace the contents of the E register with the effective operand. If the IXB field is 7, replace the contents of E with the D field (sign extended). No indicators are affected.

LDM—LOAD REGISTER M

OP Code 0001 1
Format RM

Replace the contents of the M register with the effective operand. If the IXB field is 7, replace the contents of M with the D field (sign extended). No indicators are affected.

STA—STORE REGISTER A

OP Code 1000 0
Format RM

Replace the contents of the effective address with the contents of the A register. If the IXB field is 7, the effective address is ≤ 255 and is given by the D field. No indicators are affected.

STE—STORE REGISTER E

OP Code 1000 1
Format RM

Replace the contents of the effective address with the contents of the E register. If the IXB field is 7, the effective address is ≤ 255 and is given by the D field. No indicators are affected.

STX—STORE REGISTER X

OP Code 1001 0
Format RM

Replace the contents of the effective address with the contents of the X register. If the IXB field is 7, the effective address is ≤ 255 and is given by the D field. No indicators are affected.

IOR—INCLUSIVE OR TO REGISTER A

OP Code 0011 0
Format RM

Perform a bit-by-bit logical inclusive OR between the effective operand and the contents of the A register. Place the result in the A register. If the IXB field is 7, the D field (without sign extension) is used as an operand. The operand then consists of zeros in bits 0-7 and the D field in bits 8-15. No indicators are affected.

AND—AND TO REGISTER A

OP Code 0011 1
Format RM

Perform a bit logical AND between the effective operand and the contents of the A register. Place the result in the A register. If the IXB field is 7, the D field (without sign extension) is used as an operand. The operand then consists of zeros in positions 0-7 and the D field in bits 8-15. No indicators are affected.

ADD—ADD TO REGISTER A

OP Code 0010 0
Format RM

Add the effective operand to the contents of the A register and place the sum in the A register. If the IXB field is 7, the D field with sign extended is added to the contents of the A register and the sum placed in the A.

If the resulting sum is outside the range $-2^{15} \leq x \leq 2^{15} - 1$,

the overflow indicator will be turned on. If not, the overflow indicator will be turned off. If there is a carry into the sign position (bit 0), the carry indicator will be set. If not, it will be reset.

SUB—SUBTRACT FROM REGISTER A

OP Code 0010 1
Format RM

Add the two's complement of the effective operand to the contents of the A register and place the result in the A register. If the IXB field is 7, the D field, with sign extended, is used as the operand.

If the result is outside the range $-2^{15} \leq x \leq 2^{15}-1$, the overflow indicator will be set. Otherwise the overflow indicator will be turned off. If a carry into the sign position (bit 0) occurs, the carry indicator will be turned on. If not, it will be turned off.

MPY—MULTIPLY

OP Code 1001 1
Format RM

Multiply the effective operand by the contents of the A register and place the double length result in the A and E registers, the most significant part being in the A register. If the IXB field is 7, the D field, with sign extended, is used as the operand. Bit 0 of the E register will be forced to agree with bit 0 of the A register. If both operands are equal to the maximum negative number (-2^{15} integer) the overflow indicator will be turned on and the double length result in the A and E will be equal to the maximum negative double length result (-2^{30} integer). If not, the overflow indicator will be turned off.

DIV—DIVIDE

OP Code 0101 1
Format RM

Divide the contents of the concatenation of the A and E registers (with the most significant part in the A register) by the effective operand and place the quotient in the A register and the remainder in the E register. The sign of the remainder will always be the same as the sign of the original dividend. If the IXB field is 7, the D field, with sign extended, is used as the divisor. If the most significant half of the magnitude of the dividend is larger than or equal to the magnitude of the divisor, the overflow indicator is turned on and the contents of the A and E registers remain unchanged. If not, the overflow indicator is turned off.

DMT—DECREMENT MEMORY AND TEST

OP Code 0100 1
Format RM

Subtract one from the effective operand and replace the contents of the effective address by the result. If the result is zero, skip the next sequential instruction. If the IXB field is 7, the content of the D field is taken as the effective address (where $D \leq 255$). The overflow indicator may be set.

Programming Note: This instruction may be used for loop control where the contents of some memory address is used as a counter.

IMO—INCREMENT MEMORY BY ONE

OP Code 0101 0
Format RM

Add one to the effective operand and replace the contents of the effective address by the result. If the IXB field is 7, the content of the D field is taken as the effective address (where $D \leq 255$). The overflow indicator may be set.

CPL—COMPARE LOGICAL

OP Code 0110 0
Format RM

The effective operand is compared logically to the contents of the A register. The compare indicators are set to reflect the result of the compare operation (see CPA). If the IXB field is not 7, the operands are treated as 16-bit unsigned numbers. If the IXB field is 7, the 8 bits of the D field are compared with the low order 8 bits of the A register. The contents of the A register are not affected.

CPA—COMPARE ALGEBRAIC

OP Code 0110 1
Format RM

The effective operand (EO) is compared algebraically to the contents of the A register. The compare-indicator bits of the status register are set to reflect the result of the compare operation as follows:

Status Register		
Bit 0	Bit 1	
0	0	EO < (A)
0	1	EO = (A)
1	0	EO > (A)
1	1	Not used

If the IXB field is 7, the D field is used as the effective operand (sign extended). The contents of the A register are not affected.

BIX—BRANCH ON INCREMENTED INDEX

OP Code 0100 0
Format RM

Add one to the contents of the X register and place the result in the X register. If the result is zero, continue execution with the next sequential instruction. If the result is non-zero, place the effective address in the program counter and continue execution from that point. If the IXB field is 7, the content of the D field is taken as the effective address.

Programming Note: The extended instruction @BIX is allowed since an extra program counter increment occurs on the fall through condition. The BIX instruction is commonly used in loop control where register X contains a negative count.

BRL—BRANCH AND LINK

OP Code 0111 0
Format RM

Replace the contents of the Link Register with the contents of the Program Counter. Place the effective address in the Program Counter and continue execution. If the IXB field is 7, the content of the D field is used as the effective address.

Programming Note: The extended instruction @BRL places the address of the first word beyond the second half of the @BRL instruction in the link register.

The BRL instruction is commonly used for subroutine linkage. To return, the subroutine uses either RMO L,P or RIN L,P.

BRU—BRANCH UNCONDITIONAL

OP Code 0111 1
Format RM

Place the effective address in the program counter and continue execution from that point. If the IXB field is 7, the content of the D field is taken as the effective address.

Programming Note: When the extended instruction, @BRU, is used the program counter is altered during branch execution. Therefore, regardless of whether single or extended length, the effective address determines the branch result.

DLD—DOUBLE LOAD REGISTERS A,E

OP Code 1011 0
Format RM

Replace the contents of the A register with the contents of the effective address and replace the contents of the E register with the contents of the effective address plus one. Bit 0 of the E register will be forced to agree with bit 0 of the A register. If the IXB field is 7, replace the contents of E with the D field (sign extended) and replace the contents of A with the extended sign of D (A will be either all zeros or all ones). No indicators are affected.

DST—DOUBLE STORE REGISTERS A,E

OP Code 1010 0
Format RM

Replace the contents of the effective address with the contents of the A register and replace the contents of the effective address plus one with the contents of the E register. If the IXB field is 7, the effective address is the D field. No indicators are affected.

DAD—DOUBLE ADD

OP Code 1011 1
Format RM

Add the concatenation of the contents of the effective address and the effective address plus one to the concatenation of the A and E registers. At the completion, bit 0 of the E register will be forced to agree with bit 0 of the A register. The carry out of bit 1 of the least significant half of the add will be injected into bit 15 of the most significant half of the add. If the IXB field is 7, the D field, with sign extended to fill the upper 24 bits of the double length word, is used as the operand. If the resulting sum is outside the range $-2^{30} \leq X \leq 2^{30} - 1$, the overflow indicator will be turned on. If not, the overflow indicator will be turned off. If there is a carry into the sign position (bit 0) during the most significant half of the add, the carry indicator will be turned on. If not, it will be turned off.

DSB—DOUBLE SUBTRACT

OP Code 1010 1
Format RM

Add the two's complement of the concatenation of the contents of the effective address and the effective address plus one to the concatenation of the A and E registers and place the sum in the A and E registers. At the completion, bit 0 of the E register will be forced to agree with bit 0 of the A register. The carry out of bit 1 of the least significant half of the add will be injected into bit 15 of the most significant half of the add. If the IXB field is 7, the D field with sign extended to fill the upper 24 bits of the double length word, is used as the operand. If the result is outside the range $-2^{30} \leq X \leq 2^{30} - 1$, the overflow indicator will be turned on. Otherwise the overflow indicator will be turned off. If there is a carry into the sign position (bit 0) during the most significant half of the subtract, the carry indicator will be turned on. If not, it will be turned off.

RSU—REGISTER SUBTRACT

OP Code 1100 0000 0
Format RR

Subtract the contents of the register specified by the SR field from the contents of the register specified by the DR field. Replace the contents of the DR register by the result. If the difference is outside the range $-2^{15} \leq X \leq 2^{15}-1$, the overflow indicator will be turned on. If not, the overflow indicator will be turned off. If a carry into the sign position occurs, the carry indicator will be turned on. If not, it will be turned off.

RAD—REGISTER ADD

OP Code 1100 0000 1
Format RR

Add the contents of the registers specified by the SR and DR fields. Replace the contents of the DR register by the sum. If the sum is outside the range $-2^{15} \leq X \leq 2^{15}-1$, the overflow indicator will be turned on. If not, the overflow indicator will be turned off. If a carry into the sign position occurs, the carry indicator will be turned on. If not, it will be turned off.

RCO—REGISTER COMPLEMENT

OP Code 1100 0001 0
Format RR

Replace the contents of the register specified by the DR field by the two's complement of the contents of the register specified by the SR field. If the SR register contains -2^{15} , overflow will be turned on and the DR register will be set to -1.

RIV—REGISTER INVERT

OP Code 1100 0010 0
Format RR

Replace the contents of the register specified by the DR field by the ones complement of the contents of register specified by the SR field.

REO—REGISTER EXCLUSIVE OR

OP Code 1100 0010 1
Format RR

Perform a bit by bit logical exclusive OR between the contents of the registers specified by the SR and DR fields. Replace the contents of the DR by the result.

Programming Note: An exclusive OR is defined by the following truth table:

		SR Bit	
		0	1
Initial DR Bit	0	0	1
	1	1	0

RIN—REGISTER INCREMENT

OP Code 1100 0011 0
Format RR

Add one to the contents of the register specified by the SR field and place the result in the register specified by the DR field.

RCA—REGISTER COMPARE ALGEBRAIC

OP Code 1100 0100 0
Format RR

Compare the contents of the register specified by the SR field with the contents of the register specified by the DR field. The register contents are considered to be algebraic (signed) quantities. Set the compare indicators to reflect the result as follows.

Status Register		
Bit 0	Bit 1	
0	0	(SR) < (DR)
0	1	(SR) = (DR)
1	0	(SR) > (DR)
1	1	Unused

Programming Note: The results of the compare may be tested by the Status Indicator Skip (SS) instructions.

ROR—REGISTER OR

OP Code 1100 0100 1
Format RR

Perform bit by bit logical OR between the contents of the registers specified by the SR and DR fields. Replace the contents of the DR register by the result.

Programming Note: A register OR is defined by the following table:

		SR Bit	
		0	1
Initial DR Bit	0	0	1
	1	1	1

RMO—REGISTER MOVE

OP Code 1100 0101 0
Format RR

Replace the contents of the register specified by the DR field by the contents of the register specified by the SR field.

RCL—REGISTER COMPARE LOGICAL

OP Code 1100 0110 0
Format RR

Compare the contents of the register specified by the SR field with the contents of the register specified by the DR field. Consider the register contents to be unsigned 16-bit numbers. Set the compare indicators to reflect the result of the compare (see RCA).

RAN—REGISTER AND

OP Code 1100 0110 1
Format RR

Perform a bit by bit logical AND between the contents of the registers specified by the SR and DR fields. Replace the contents of the DR register by the result.

Programming Note: A register AND is defined by the following table.

		SR Bit	
		0	1
Initial DR Bit	0	0	0
	1	0	1

RDE—REGISTER DECREMENT

OP Code 1100 0111 0
Format RR

Subtract one from the contents of the register specified by the SR field and place the result in the register specified by the DR field.

REX—REGISTER EXCHANGE

OP Code 1100 0111 1
Format RR

Interchange the contents of the registers specified by the SR and DR fields.

SZE—SKIP ON ZERO

OP Code 1100 1100 0000 0
Format RS

If the content of the register specified by the R field is zero, skip the next sequential instruction. If not, execute the next instruction.

SOO—SKIP ON ONES

OP Code 1100 1100 0010 0
Format RS

If all bit positions of the register specified by the R field are one, skip the next sequential instruction. If not, execute the next instruction.

SOD—SKIP ON ODD

OP Code 1100 1100 0100 0
Format RS

If bit position 15 of the register specified by the R field is one, skip the next sequential instruction. If not, execute the next sequential instruction.

SMI—SKIP ON MINUS

OP Code 1100 1100 0110 0
Format RS

If bit position 0 of the register specified by the R field is one, skip the next sequential instruction. If not, execute the next instruction.

SNZ—SKIP ON NOT ZERO

OP Code 1100 1100 1000 0
Format RS

If the content of the register specified by the R field is not zero, skip the next sequential instruction. If not, execute the next instruction.

SNO—SKIP ON NOT ONES

OP Code 1100 1100 1010 0
Format RS

If all bit positions of the register specified by the R field are not ones, skip the next sequential instruction. Otherwise, execute the next instruction.

SEV—SKIP ON EVEN

OP Code 1100 1100 1100 0
Format RS

If bit position 15 of the register specified by the R field is zero, skip the next sequential instruction. If not, execute the next instruction.

SPL—SKIP ON PLUS

OP Code 1100 1100 1110 0
Format RS

If bit position 0 of the register specified by the R field is zero, skip the next sequential instruction. If not, execute the next instruction.

SLT—SKIP ON LESS THAN

OP Code 1100 1101 0000
Format SS

If the result of the last compare operation was “less than” ($SR_{0-1}=00$), skip the next sequential instruction. If not, execute the next instruction.

SEQ—SKIP ON EQUAL

OP Code 1100 1101 0010
Format SS

If the result of the last compare operation was “equal” ($SR_{0-1}=01$), skip the next sequential instruction. If not, execute the next instruction.

SGT—SKIP ON GREATER THAN

OP Code 1100 1101 0100
Format SS

If the result of the last compare operation was “greater than” ($SR_{0-1}=10$), skip the next sequential instruction. If not, execute the next instruction.

SOV—SKIP ON OVERFLOW

OP Code 1100 1101 0110
Format SS

If the overflow indicator SR_2 is on, skip the next sequential instruction. If not, execute the next instruction.

SGE—SKIP ON GREATER THAN OR EQUAL

OP Code 1100 1101 1000
Format SS

If the result of the last compare instruction was “greater than” or “equal” ($SR_{0-1}\neq 00$), skip the next sequential instruction. If not, execute the next instruction.

SNE—SKIP ON NOT EQUAL

OP Code 1100 1101 1010
Format SS

If the result of the last compare operation was “less than” or “greater than” ($SR_{0-1}\neq 01$), skip the next sequential

instruction. If not, execute the next instruction.

SLE—SKIP ON LESS THAN OR EQUAL

OP Code 1100 1101 1100
Format SS

If the result of the last compare operation was “less than” or “equal to” ($SR_{0-1}\neq 10$), skip the next sequential instruction. If not, execute the next instruction.

SNV—SKIP ON NO OVERFLOW

OP Code 1100 1101 1110
Format SS

If the overflow indicator SR_2 is off, skip the next sequential instruction. If not, execute the next instruction.

SOC—SKIP ON CARRY

OP Code 1100 1111 0110
Format SS

If the carry indicator SR_3 is on, skip the next sequential instruction. Otherwise, execute the next instruction. In other words, if there is a carry into the sign bit, skip the next sequential instruction.

Programming Note: This instruction is useful in performing double precision arithmetic.

SNC—SKIP ON NO CARRY

OP Code 1100 1111 1110
Format SS

If the carry indicator SR_3 is not on, skip the next sequential instruction. Otherwise, execute the next instruction.

SSE—SKIP ON SENSE SWITCHES EQUAL

OP Code 1100 1100 0001
Format SX

Test the sense switches whose corresponding S field bits are one. If all of these switches are on, skip the next sequential instruction. If not, execute the next instruction.

Programming Note: The switch to bit correspondence is as follows:

Bit	Switch
12	1
13	2
14	3
15	4

SSN—SKIP ON SENSE SWITCHES NOT EQUAL

OP Code 1100 1100 1001
Format SX

Test the sense switches whose corresponding S field bits are one. If any of these switches are off, skip the next sequential instruction. If not, execute the next instruction.

Programming Note: See SSE.

ARA—ARITHMETIC RIGHT SHIFT A

OP Code 1100 1000 000
Format S

Shift the contents of the A register right the number of bit positions indicated by the C field. The original sign bit (bit 0) is extended to fill the vacated positions. Bits shifted off the right end are lost.

ARD—ARITHMETIC RIGHT SHIFT DOUBLE

OP Code 1100 1000 001
Format S

Shift the double length word in the A and E registers right the number of bit positions specified by the C field. The original sign bit (bit 0 of the A register) is extended to fill the vacated positions. Bits shifted off the right end of the E register are lost. Bits shifted out of bit 15 of the A register are shifted into bit 1 of the E register. Bit 0 of the E register will be forced to agree with bit 0 of the A register.

LRA—LOGICAL RIGHT SHIFT REGISTER A

OP Code 1100 1000 010
Format S

Shift the contents of the A register to the right the number of bit positions indicated by the C field. Vacated positions are filled with zeros and bits shifted off the right are lost.

LRD—LOGICAL RIGHT SHIFT DOUBLE

OP Code 1100 1000 0110
Format S

Shift the double length word in the A and E registers right the number of bit positions specified by the C field. Vacated bit positions are filled with zeros and bits shifted out of bit 15 of the A register are shifted into bit 0 of the E register.

ALA—ARITHMETIC LEFT SHIFT REGISTER

OP Code 1100 1000 1000
Format S

Shift the contents of the A register left the number of bit

positions indicated by the C field. Bit positions vacated are filled by zeros. Bits shifted off the left end are lost. If an attempt is made to change the sign position (bit 0) during the shift operation, it will not be affected, however, the overflow indicator will be turned on. If not, it is turned off.

ALD—ARITHMETIC LEFT SHIFT DOUBLE

OP Code 1100 1001 010
Format S

Shift the double length word in the A and E registers left the number of bit positions specified by the C field. Vacated bit positions are filled by zeros. Bits shifted off the left end are lost. Bits shifted out of bit 1 of the E register are shifted into bit 15 of the A register. If an attempt is made to change the sign position (bit 0 of the A register) during the shift operation, it will not be affected, however, the overflow indicator will be turned on. If not, it is turned off. Bit 0 of the E register will be forced to agree with bit 0 of the A register.

LLA—LOGICAL LEFT SHIFT REGISTER A

OP Code 1100 1000 1100
Format S

Shift the contents of the A register to the left the number of bit positions specified by the C field. Vacated positions are filled with zeros and bits shifted past the sign position (bit 0) are lost.

LLD—LOGICAL LEFT SHIFT DOUBLE

OP Code 1100 1000 1110
Format S

Shift the double length word in the A and E registers left the number of bit positions specified by the C field. Vacated bit positions are filled by zeros and bits shifted out of bit 0 of the A register are lost. Bits shifted out of bit 0 of the E register are shifted into bit 15 of the A register.

RTO—RIGHT TEST FOR ONES IN REGISTER A

OP Code 1100 1001 0000
Format S

Shift the contents of the A register right (logical) the number of bit positions specified by the C field or until a one appears in bit 15. If a one bit appears in bit 15, set it to zero and enter into the X register the number of zeros shifted out of bit position 15. If a one bit is not found when the specified number of places has been shifted, set the X register to the value of the C field. If the C field is zero, unconditionally complement bit position 15 and leave the X register unchanged.

Programming Note: Commonly used for status word interrogation or internal bit testing.

RTZ—RIGHT TEST FOR ZEROS IN REGISTER A

OP Code 1100 1001 0100
Format S

Shift the contents of the A register right (logically) the number of bit positions specified by the C field or until a zero appears in bit 15. If a zero appears in bit 15, set it to one and enter into the X register the number of ones shifted out of bit 15. If a zero bit is not found when the specified number of places has been shifted, set the X register to the value of the C field. If the C field is zero, complement bit position 15 and leave the X register unchanged.

LTO—LEFT TEST FOR ONES IN REGISTER A

OP Code 1100 1001 1000
Format S

Shift the contents of the A register left (logically) the number of bit positions specified by the C field or until a one appears in bit 0. If a one appears in bit 0, set it to zero and enter into the X register the number of zeros shifted out of position 0. If a one bit is not found when the specified number of places has been shifted, set the X register to the value of the C field. If the C field is zero unconditionally complement bit 0 and leave the X register unchanged.

Programming Note: This instruction is valuable for determining which bits are set in a status word, such as that read from the Data Bus Interrupt Expander.

L TZ—LEFT TEST FOR ZEROS IN REGISTER A

OP Code 1100 1001 1100
Format S

Shift the contents of the A register left (logically) the number of bit positions specified by the C field or until a zero appears in bit 0. If a zero appears in bit 0, set it to one and enter into the X register the number of ones shifted out of position 0. If a zero bit is not found when the specified number of places has been shifted, set the X register to the value of the C field. If the C field is zero, unconditionally complement bit position 0 and leave the X register unchanged.

CRA—CIRCULAR RIGHT SHIFT REGISTER A

OP Code 1100 1010 0000
Format S

Shift the contents of the A register to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0.

CRE—CIRCULAR RIGHT SHIFT REGISTER E

OP Code 1100 1010 0010
Format S

Shift the contents of the E register to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0.

CRX—CIRCULAR RIGHT SHIFT REGISTER X

OP Code 1100 1010 0100
Format S

Shift the contents of the X register to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0.

CRL—CIRCULAR RIGHT SHIFT REGISTER L

OP Code 1100 1011 0100
Format S

Shift the contents of the L register to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0.

CLD—CIRCULAR LEFT SHIFT DOUBLE

OP Code 1100 1011 1000
Format S

Shift the double length word in the A and E registers left the number of bit positions specified by the C field. Bits shifted out of bit 0 of the A register are shifted into bit 15 of the E register. Bits shifted out of bit 0 of the E register are shifted into bit 15 of the A register.

CRD—CIRCULAR RIGHT SHIFT DOUBLE

OP Code 1100 1011 1100
Format S

Shift the double length word in the A and E registers right the number of bit positions specified by the C field. Bits shifted out of bit 15 of the E register are shifted into bit 0 of the A register and bits shifted out of bit 15 of the A register are shifted into bit 0 of the E register.

CRM—CIRCULAR RIGHT SHIFT REGISTER M

OP Code 1100 1010 0110
Format S

Shift the contents of the M register to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0.

CRB—CIRCULAR RIGHT SHIFT REGISTER B

OP Code 1100 1011 0110
Format S

Shift the contents of the B register to the right the number

of bit positions specified by the C field. Bits shifted out of position 15 are shifted into bit position 0.

CRS—CIRCULAR RIGHT SHIFT REGISTER S

OP Code 1100 1011 0010

Format S

Shift the contents of the S register to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into bit position 0.

IDL—IDLE

OP Code 1100 1110 0000 0000

Format F

The Idle instruction will cause the computer to go into a “hold” condition until either a “run” signal, a “single instruction execution” signal, or an interrupt is received. If either a “run” signal or an interrupt is received, the computer will begin processing instructions again. If a “single instruction execution” signal is received while the computer is in the “hold” state, the computer will leave the “hold” state and go to the normal “halt” state.

Programming Note: This instruction is commonly used in catastrophic sequences such as a power failure condition. All conditions and registers are preserved in memory, specific interrupt mask conditions are established, and the IDL is given. Subsequently when power is restored, or an interrupt is issued which indicates a clearing of the catastrophic situation, the program will resume from the appropriate interrupt entrance.

LSB—LOAD STATUS BLOCK AND BRANCH

OP Code WD1 - 1101 1000 1000 0000

WD2 - Y = Memory Address

Format F

Y is the 16-bit address following a single length LSB, or the second half of an @LSB. The contents of Y replaces the contents of the Program Counter and the contents of Y+1 replaces the contents of the Status Register. The next instruction will be executed from the location specified by the new contents of the Program Counter.

Programming Note: This instruction is commonly used for an exit from interrupt processing. It can be used for returns from subroutines. The address Y points to the location where P and SR were preserved by the SSB upon entrance.

SSB—STORE STATUS BLOCK AND BRANCH

OP Code WD1 - 1101 1000 1100 0000

WD2 - Y = Memory Address

Format F

Y is the 16-bit address following a single length SSB, or the second half of an @SSB. The contents of the Program Counter and of the Status Register replaces the contents of memory locations Y and Y+1, respectively. The next instruction will be executed from Y+2.

Programming Note: This instruction is most commonly used for entrance to interrupt processing. It can also be used for subroutine linkage. The address Y points to the double-word storage area for P and SR. The interrupt process or subroutine immediately follows the SR storage location. Return is accomplished by an LSB instruction.

NRM—NORMALIZE

OP Code 1100 1010 1001 1111

Format F

The double length word in the A and E registers is shifted left until bit 0 of the A register is different than bit 1 of the A register. Vacated bits are filled by zeros. Bits shifted out of bit 1 of the E register are shifted into bit 15 of the A register. Bit 0 of the E register is forced to be the same as bit 0 of the A register. The number of places shifted is stored in the X register. If the contents of A and E are both zero before the instruction is executed then a count of 31_{10} will be stored in the X register and the contents of A and E will remain at zero. If A and E are not zero then the count in the X register will be something less than 31_{10} .

WDS—WRITE DIRECT SINGLE

OP Code 1101 1XX0 0X1X XXXX

Format DB

The WDS instruction transfers the effective operand to an external register on the Data Bus. The external register address may be any one within four groups of 0 through 63. Thus, effectively 256 different external registers may be addressed.

The effective operand is either contained in the specified register itself (A=0), or is contained in the memory address given by the contents of the specified register (A=1). If the register contains the address of the data (A=1), then the register will either be incremented or decremented following the data transfer. Increment or decrement is controlled by the I and D bits, and if A=1 then either I or D must be a one, but not both. An additional option is available to interrogate the preparedness of the external device to receive data. If the B-bit = 1, and the device is not ready, no data transfer occurs, the register is not altered, and program execution continues from the next sequential instruction. However, if the B-bit = 1, and the device is ready, the data transfer occurs, and all aspects of the WDS execution are normal except that the next sequential instruction is skipped.

Programming Note: A further explanation of the usage of

this instruction is given in Subsection 2-5.8.

RDS—READ DIRECT SINGLE

OP Code 1101 1XX0 0X0X XXXX

Format DB

The RDS instruction receives data from an external device and places it in the effective operand location. The external device address may be any one within four groups of 0 through 63. Thus, effectively 256 different external registers may be addressed.

The effective operand location is either the specified register itself (A=0), or is the memory address given by the contents of the specified register (A=1). If the register contains the address for the data (A=1), then the register will either be incremented or decremented following the data transfer. Increment or decrement is controlled by the I and D bits, and if A = 1, then either I or D must be a one,

but not both. An additional option is available to interrogate the external device for data ready. If the B-bit = 1, and the device is not ready, no data transfer occurs, the register is not altered, and program execution continues from the next sequential instruction. However if the B-bit = 1, and the device is ready, the data transfer occurs, and all aspects of the RDS execution are normal except that the next sequential instruction is skipped.

Programming Note: A further explanation of the usage of this instruction is given in Subsection 2-5.8.

ATI—AUTOMATIC TRANSFER

OP Code 1101 1001

Format DM

The ATI instruction commands the DMAC device controllers to decode the first ATI word and, if addressed, to accept the second ATI word for instruction or information. (See Subsection 2-5.7.)

SECTION IV

INPUT/OUTPUT SYSTEM

4-1 BASIC STRUCTURE.

The computer Input/Output System consists of one (expandable to eight) direct memory access channel (DMAC) Port, a processor-controlled input/output bus, and an interrupt subsystem.

4-2 RESERVED MEMORY LOCATIONS.

Certain fixed memory addresses are reserved in the computer for preassigned functions. The various reserved hexadecimal locations and their functions are described in Table 4-1.

4-3 POWER RESTORE START-UP.

The 980 is protected against loss of data due to power failure. An input power detector allows 1 millisecond of operation when power failure is imminent and then disables the CPU and the memory initiate circuit.

The operating program is warned of the power failure condition via an internal interrupt. This interrupt is discussed further in paragraph 4-4. Subsequently, when power is restored, the operating program is automatically started at location zero.

TABLE 4-1

RESERVED MEMORY

Location	Function
0-1	Power Restore Start-up
2-3	Internal Interrupt
4-5	DMAC Interrupt
6-7	Data Bus Interrupt
96	DMAC Interrupt Status
98-99	Status from Device on DMAC Port 0
9A-9B	Status from Device on DMAC Port 1
9C-9D	Status from Device on DMAC Port 2
9E-9F	Status from Device on DMAC Port 3
A0-A1	Status from Device on DMAC Port 4
A2-A3	Status from Device on DMAC Port 5
A4-A5	Status from Device on DMAC Port 6
A6-A7	Status from Device on DMAC Port 7

When power is initially applied to the computer, the situation is internally analogous to a power restored condition. This means that program execution will automatically start at location zero (unless the SIE switch is concurrently depressed).

It is a common programming technique to put a Load Status Block (LSB) instruction in locations 0000 and 0001. This instruction will, together with the sequence of instructions which it initiates, restore the machine environment which existed prior to power loss.

The computer Real Time Monitor Program, if used, will incorporate routines to handle the power restore start-up condition (refer to the Model 980 Software User's Guide).

4-4 INTERNAL INTERRUPT.

An internal interrupt will occur as a result of detection of imminent power failure or detection of an undefined instruction operation code. In either case, when an internal interrupt is honored, program execution begins at location 0002. This interrupt condition is of higher priority than both Data Bus and DMAC interrupts. Furthermore, there is no bit in the Status Register to inhibit internal interrupts. Therefore, there is no point in program execution at which an internal interrupt cannot occur.

It is common programming practice to put a Store Status Block (SSB) instruction in location 0002 and 0003. When an internal interrupt occurs, this instruction will link to a program sequence which will:

- a. Load the Status Register to inhibit Data Bus and DMAC interrupts.
- b. Interrogate bit 15 of the saved content of the Status Register. If it is a one, power failure is imminent and register contents must be preserved in memory. If it is a zero, an undefined operation code has been detected and appropriate processing must be initiated.
- c. After all processing of an undefined operation code is complete execute a Load Status Block instruction which will return the machine to the interrupted program sequence.

If some instruction is placed in location 0002 which is neither an SSB nor some instruction affecting the P register (such as a branch or skip), then only the single instruction will be executed. Since P is held fixed for execution of the one instruction only, program control is immediately returned to the interrupted program.

Further interrupts are prohibited until after execution of one instruction subsequent to that instruction in location 0002. In other words, the SSB instruction and the first instruction to which it branches will both be performed before another interrupt of any kind can be honored.

If location 0002, 0004, or 0006 contains an undefined operation code, and an interrupt leads to an attempt to execute such a code, a computer halt will occur.

4-5 DATA BUS INPUT/OUTPUT.

The Data Bus provides a path for single word parallel transfers between the computer and external devices.

External devices are addressable in four groups of 64 sequential addresses (see WDS and RDS instruction description). The device addresses are arbitrarily assignable. The computer may perform a 16-bit parallel write (WDS) to any external address, and a 16-bit parallel read (RDS) from any external address.

For each external address used, the external devices must furnish the computer with an acknowledge signal and may have an associated interrupt signal. The computer program initiates each parallel transfer by execution of a WDS or RDS instruction. The device, recognizing its address, will receive or transmit data and indicate an acknowledge condition. If the device is not in a condition to transmit or receive, it will not issue an acknowledge signal within the execution time of the WDS or RDS instruction. The program may detect the lack of acknowledgement by means of the B (busy) bit in the input/output instruction. A common technique for programming a read sequence using the busy test would be to follow the RDS with a branch to a re-try sequence.

The computer will accept a Data Bus interrupt signal from an external device, and cause a program trap to memory location 0006. If more than one device is attached to the Data Bus, an Interrupt Expander is used. The Interrupt Expander occupies one of the 64 external addresses. When read by the program with an RDS instruction it will yield the true-false status of up to 16 interrupt signals which have been input to the Interrupt Expander from other devices.

The Interrupt Expander (Figure 4-1) will generate a Data Bus Interrupt if it receives an interrupt signal from any one or more of its input devices.

Data Bus interrupts are lower in priority than DMAC or internal interrupts. Therefore, if the programmer wishes to inhibit a DMAC interrupt while processing a Data Bus




Figure 4-1. Interrupt Expander

interrupt he must do so by adjusting the DMAC interrupt mask bit in the Status Register. He may not prevent internal interrupt occurrence.

It is a common programming technique to put an SSB instruction in location 0006. If some instruction is placed in location 0006 which is neither an SSB nor some instruction affecting the P register (such as a branch or skip), then only the single instruction will be executed. Since P is held fixed for execution of the one instruction, program control is immediately returned to the interrupted program.

Further interrupts are prohibited until after execution of one instruction subsequent to that instruction in location 0006. In other words, the SSB instruction and the first instruction to which it branches, will both be performed before another interrupt of any kind can be honored by the machine.

The Data Bus interrupt sequence is as follows:

- a. The instruction in location 0006 is performed. Normally, this instruction should be an SSB.

The values stored for SR and P are those which existed prior to the interrupt response.

Immediately upon completion of the SSB instruction in location 0006, and prior to the instruction to which it branches, the content of the SR is automatically modified to inhibit Data Bus interrupts.

- b. The program referenced by the SSB reads the interrupt expander, if any, and determines which devices require attention.
- c. For each device requiring service, a sequence of instructions is executed which is peculiar to the specific device interface. Many devices require that the program read a 16-bit status word with an RDS instruction. The act of reading the status serves as an acknowledgement to the device that the program has seen the interrupt. The device will then remove the interrupt request. The status normally indicates items such as: ready for data transfer, completion of some function, or the presence of some physical condition in the device such as end of tape.

- d. When all interrupt processing is complete, the interrupted program is reentered with an LSB instruction.

Data Bus interrupts are processed by the Real Time Monitor. For further detail, see the Software User's Guide.

4-6 DIRECT MEMORY ACCESS CHANNEL.

The computer performs high speed Input/Output through use of the Direct Memory Access Channel (DMAC). A single Direct Memory Access Port is included in the basic computer and is capable of I/O through one peripheral controller. A Direct Memory Access Port Expander may be added to the DMAC allowing up to eight high speed peripheral controllers.

The DMAC is capable of I/O through the following standard device controllers.

- a. Magnetic Tape Transports (3 per controller)
- b. Magnetic Disc
- c. Line Printer

All DMAC I/O is accomplished through the single command Automatic Transfer Instruction (ATI) which is described in Section II.

The maximum transfer rate is 10^6 words per second for a single device.

When memory access must be granted to more than one device, the effective maximum data transfer rate is 8×10^5 words per second. This rate may be slightly reduced as a function of connecting cable length.

The DMAC will service access requests from multiple devices on a priority basis. Priority for data transfers from the devices will be selectable by the user. However, an interrupt from any device will have priority over access requests for data transfer. The DMAC will have priority over the CPU when both require memory access at the same time.

When the programmer wishes to transfer data between core memory and a device controller on the DMAC, he initiates the transfer with an ATI instruction. This instruction addresses the appropriate device and, if necessary, subdevice. The instruction also transfers the 16-bit word which comprises the second half of the ATI.

This 16-bit word is interpreted by the device controller and is peculiar to each device. In general, it may be a single word functional command to the device controller, or it may be an address which points to a chain or list, in core memory, of commands to the device controller.

Command chains, or lists, typically contain one or more blocks, each constructed from the following elements:

Command Function—Operation to be performed such as READ or WRITE.

Buffer Address—Core memory address for data transfer.

Buffer Length—Character, word, or block length of record to be transferred.


External Address—Address within external media of data for transfer.

Interrupt Request—Instructs device controller to generate an interrupt upon completion of data transfer.

Chaining Information—Linkage to next command block, if any.

The computer will accept an interrupt signal from one or more DMAC device controllers and cause a program trap to memory location 0004. The interrupt sequence occurs as follows:

- a. The main program is suspended at completion of the current instruction.
- b. Location 0096 in memory is replaced by a word which indicates which device controllers require service.



Location 0096 contains a field of eight bits, a_i, where a_i is the service request for the device on port i. A one represents a service request.

- c. Locations 0098 + 2i and 0099 + 2i are replaced with device status information, if any, from the device controller.
- d. The instruction in location 0004 is performed. Normally this instruction should be an SSB. The values stored for SR and P are those which existed prior to the interrupt response.
- e. Immediately upon completion of the SSB instruction in location 0004, and prior to the

execution of the instruction to which it branches, the content of the SR is automatically modified to inhibit both DMAC and Data Bus interrupts.

- f. For each device controller requiring service, a program sequence examines the device status. It must then perform whatever processing may be required.
- g. The interrupt sequence may terminate with an LSB instruction which restores control to the interrupted program.

If some instruction is placed in location 0004, which is neither an SSB nor some instruction affecting the P register (such as a branch or skip), then only the single instruction will be executed. Since P is held fixed for execution of the one instruction only, program control is immediately returned to the interrupted program. In this case an LSB will be required to permit further I/O interrupts.

In any event, further interrupts are prohibited until after execution of one instruction subsequent to that instruction in location 0004. In other words, the SSB instruction and the first instruction to which it branches, will both be performed before another interrupt of any kind can be honored by the machine.

SECTION V

SOFTWARE SUPPORT

5-1 SCOPE.

This section describes the Texas Instruments Model 980 software support. A more detailed description with usage information can be found in the Model 980 Software User's Guide.

5-2 SOFTWARE COMPONENTS.

The program system provides the following software components:

- a. Real Time Monitor (RTM)
- b. Symbolic Assembly Program (SAP)
- c. Standard FORTRAN Compiler
- d. Link Editor
- e. Basic Loader
- f. Subroutine Library
- g. Debugging Routines
- h. Utility Routines
- i. Test Routines

5-3 REAL TIME MONITOR.

RTM is a multi-programming operating system structure utilizing an executive-worker method for program control and incorporating a multi-level priority scheme for program execution. It is modular in structure. It operates in any Model 980 configuration which incorporates standard peripheral equipment. It performs the following general functions:

- a. Software control of all inputs and outputs.
- b. Scheduling of multi-programmed worker programs based upon real time input stimuli.
- c. Scheduling of background batch processing tasks.
- d. Providing access to program development tools, such as an assembly program, to operate in conjunction with the executive program.

5-4 SYMBOLIC ASSEMBLY PROGRAM.

The Symbolic Assembly Program (SAP) converts symbolic source programs written in assembly language into either absolute or relocatable machine language.

5-5 STANDARD FORTRAN COMPILER.

The compiler translates programs written in standard FORTRAN language into a form acceptable to the Link Editor. The compiler accepts the USASIX3.9-1966 FORTRAN.

5-6 LINK EDITOR

The Link Editor links relocatable programs. It produces either a linked, but relocatable, composite object tape, or a program in core ready to run.

5-7 BASIC LOADER.

The Basic Loader converts a group of one or more absolute or relocatable program segments into a single core resident program.

5-8 PERFORMANCE ASSURANCE TESTS.

An integrated set of subprograms are available to aid in testing the operational readiness of the computer and its peripheral devices. These routines exercise and analyze the correctness of all functions of the CPU, the memory modules, and basic peripheral devices.

5-9 LIBRARY OF COMMON SUBROUTINES.

A subroutine library is provided to implement functions generally required in applications work.

5-10 DEBUGGING AID.

This item is an integrated set of subprograms designed to assist the programmer in his debugging operations.

5-11 UTILITY PROGRAMS.

The utility package operates under the Real Time Monitor. These programs perform such functions as:

- a. Copy from one file to another
- b. List any standard source file
- c. Make source corrections.

5-12 OTHER SOFTWARE.

From time to time additional programs will become available with the Model 980.




Figure 6-1. Control Panel

SECTION VI

CONSOLE

6-1 MODEL 980 CONTROL PANEL.

The functions of the control panel are to provide control of the computer and a means of entering programs into the computer, and to facilitate system checkout, maintenance, and program debugging (see Figure 6-1, Control Panel).

The memory address and the contents of the instruction register are constantly displayed. Additional displays which may be selected by the display select pushbuttons are:

PC—Program Counter
MR—Memory Data
SR—Status Register
A—Primary Arithmetic Register
B—Base Register
E—Secondary (Extension) Arithmetic Register
L—Link Register
M—Maintenance Register
S—Storage Register
X—Index Register

16 Data pushbuttons are provided and displayed which may be used in conjunction with the register select and load pushbuttons to enter data into the registers. An individual data bit may be reset by another depression of the same pushbutton, or all data bits may be reset by depression of the clear pushbutton.

Four sense switch pushbuttons are provided and displayed at all times. These may be sensed by the program.

A parity error indicator is illuminated when the parity error

stop bit has been enabled in the status register and a memory parity error is detected.

A system reset pushbutton is provided which clears the status register, sense switches, and program counter.

Electronically interlocked mode pushbuttons are provided and displayed which allow the operator to use the following operating modes.

STEP—Initial depression inhibits the system clock. Each subsequent depression provides a single clock pulse to the system.

SIE (Single Instruction Execution) — Initial depression halts the CPU. Each subsequent depression frees the CPU until the next instruction has been executed.

SCAN—Initial depression halts the CPU. Each subsequent depression increments the program counter and reads memory at that address.

NOTE

The scan mode in conjunction with the load and data pushbuttons can be used to write into sequential memory locations.

BKPT—Depression causes the CPU to halt when the memory address given in the console data switches is referenced either as instruction or data.

RUN—Depression frees the CPU to operate.

APPENDIX A
MATHEMATICAL TABLES

HEXADECIMAL ARITHMETIC

ADDITION TABLE

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
1	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
2	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11
3	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12
4	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13
5	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14
6	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15
7	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15	16
8	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15	16	17
9	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18
A	0B	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19
B	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A
C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B
D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C
E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E

MULTIPLICATION TABLE

1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
2	04	06	08	0A	0C	0E	10	12	14	16	18	1A	1C	1E
3	06	09	0C	0F	12	15	18	1B	1E	21	24	27	2A	2D
4	08	0C	10	14	18	1C	20	24	28	2C	30	34	38	3C
5	0A	0F	14	19	1E	23	28	2D	32	37	3C	41	46	4B
6	0C	12	18	1E	24	2A	30	36	3C	42	48	4E	54	5A
7	0E	15	1C	23	2A	31	38	3F	46	4D	54	5B	62	69
8	10	18	20	28	30	38	40	48	50	58	60	68	70	78
9	12	1B	24	2D	36	3F	48	51	5A	63	6C	75	7E	87
A	14	1E	28	32	3C	46	50	5A	64	6E	78	82	8C	96
B	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	A5
C	18	24	30	3C	48	54	60	6C	78	84	90	9C	A8	B4
D	1A	27	34	41	4E	5B	68	75	82	8F	9C	A9	B6	C3
E	1C	2A	38	46	54	62	70	7E	8C	9A	A8	B6	C4	D2
F	1E	2D	3C	4B	5A	69	78	87	96	A5	B4	C3	D2	E1

TABLE OF POWERS OF SIXTEEN₁₀

16^n		n	16^{-n}				
	1	0	0.10000	00000	00000	00000	x 10
	16	1	0.62500	00000	00000	00000	x 10 ⁻¹
	256	2	0.39062	50000	00000	00000	x 10 ⁻²
	4 096	3	0.24414	06250	00000	00000	x 10 ⁻³
	65 536	4	0.15258	78906	25000	00000	x 10 ⁻⁴
	1 048 576	5	0.95367	43164	06250	00000	x 10 ⁻⁶
	16 777 216	6	0.59604	64477	53906	25000	x 10 ⁻⁷
	268 435 456	7	0.37252	90298	46191	40625	x 10 ⁻⁸
	4 294 967 296	8	0.23283	06436	53869	62891	x 10 ⁻⁹
	68 719 476 736	9	0.14551	91522	83668	51807	x 10 ⁻¹⁰
	1 099 511 627 776	10	0.90949	47017	72928	23792	x 10 ⁻¹²
	17 592 186 044 416	11	0.56843	41886	08080	14870	x 10 ⁻¹³
	281 474 976 510 656	12	0.35527	13678	80050	09294	x 10 ⁻¹⁴
	4 503 599 627 370 496	13	0.22204	46049	25031	30808	x 10 ⁻¹⁵
	72 057 594 037 927 936	14	0.13877	78780	78144	56755	x 10 ⁻¹⁶
1	152 921 504 606 846 976	15	0.86736	17379	88403	54721	x 10 ⁻¹⁸

TABLE OF POWERS OF TEN₁₆

10^n		n	10^{-n}				
	1	0	1.0000	0000	0000	0000	
	A	1	0.1999	9999	9999	999A	
	64	2	0.28F5	C28F	5C28	F5C3	x 16 ⁻¹
	3E8	3	0.4189	374B	C6A7	EF9E	x 16 ⁻²
	2710	4	0.68DB	8BAC	710C	B296	x 16 ⁻³
	1 86A0	5	0.A7C5	AC47	1B47	8423	x 16 ⁻⁴
	F 4240	6	0.10C6	F7A0	B5ED	8D37	x 16 ⁻⁴
	98 9680	7	0.1AD7	F29A	BCAF	4858	x 16 ⁻⁵
	5F5 E100	8	0.2AF3	1DC4	6118	73BF	x 16 ⁻⁶
	3B9A CA00	9	0.44B8	2FA0	9B5A	52CC	x 16 ⁻⁷
	2 540B E400	10	0.6DF3	7F67	5EF6	EADF	x 16 ⁻⁸
	17 4876 E800	11	0.AFEB	FF0B	CB24	AAFF	x 16 ⁻⁹
	E8 D4A5 1000	12	0.1197	9981	2DEA	1119	x 16 ⁻⁹
	918 4E72 A000	13	0.1C25	C268	4976	81C2	x 16 ⁻¹⁰
	5AF3 107A 4000	14	0.2D09	370D	4257	3604	x 16 ⁻¹¹
3	8D7E A4C6 8000	15	0.480E	BE7B	9D58	566D	x 16 ⁻¹²
23	86F2 6FC1 0000	16	0.734A	CA5F	6226	F0AE	x 16 ⁻¹³
163	4578 5D8A 0000	17	0.B877	AA32	36A4	B449	x 16 ⁻¹⁴
DE0	B6B3 A764 0000	18	0.1272	5DD1	D243	ABA1	x 16 ⁻¹⁴
8AC7	2304 89E8 0000	19	0.1D83	C94F	B6D2	AC35	x 16 ⁻¹⁵

TABLE OF POWERS OF TWO

2^n	n	2^{-n}													
1	0	1.0													
2	1	0.5													
4	2	0.25													
8	3	0.125													
16	4	0.062	5												
32	5	0.031	25												
64	6	0.015	625												
128	7	0.007	812	5											
256	8	0.003	906	25											
512	9	0.001	953	125											
1	024	10	0.000	976	562	5									
2	048	11	0.000	488	281	25									
4	096	12	0.000	244	140	625									
8	192	13	0.000	122	070	312	5								
16	384	14	0.000	061	035	156	25								
32	768	15	0.000	030	517	578	125								
65	536	16	0.000	015	258	789	062	5							
131	072	17	0.000	007	629	394	531	25							
262	144	18	0.000	003	814	697	265	625							
524	288	19	0.000	001	907	348	632	812	5						
1	048	576	20	0.000	000	953	674	316	406	25					
2	097	152	21	0.000	000	476	837	158	203	125					
4	194	304	22	0.000	000	238	418	579	101	562	5				
8	388	608	23	0.000	000	119	209	289	550	781	25				
16	777	216	24	0.000	000	059	604	644	775	390	625				
33	554	432	25	0.000	000	029	802	322	387	695	312	5			
67	108	864	26	0.000	000	014	901	161	193	847	656	25			
134	217	728	27	0.000	000	007	450	580	596	923	828	125			
268	435	456	28	0.000	000	003	725	290	298	461	914	062	5		
536	870	912	29	0.000	000	001	862	645	149	230	957	031	25		
1	073	741	824	30	0.000	000	000	931	322	574	615	478	515	625	
2	147	483	648	31	0.000	000	000	465	661	287	307	739	257	812	5

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE

The table appearing on the following pages provides a means for direct conversion of decimal integers in the range of 0 to 4095 and for hexadecimal integers in the range of 0 to FFF.

To convert numbers above those ranges, add table values to the figures below:

Hexadecimal	Decimal	Hexadecimal	Decimal
01 000	4 096	20 000	131 072
02 000	8 192	30 000	196 608
03 000	12 288	40 000	262 144
04 000	16 384	50 000	327 680
05 000	20 480	60 000	393 216
06 000	24 576	70 000	458 752
07 000	28 672	80 000	524 288
08 000	32 768	90 000	589 824
09 000	36 864	A0 000	655 360
0A 000	40 960	B0 000	720 896
0B 000	45 056	C0 000	786 432
0C 000	49 152	D0 000	851 968
0D 000	53 248	E0 000	917 504
0E 000	57 344	F0 000	983 040
0F 000	61 440	100 000	1 048 576
10 000	65 536	200 000	2 097 152
11 000	69 632	300 000	3 145 728
12 000	73 728	400 000	4 194 304
13 000	77 824	500 000	5 242 880
14 000	81 920	600 000	6 291 456
15 000	86 016	700 000	7 340 032
16 000	90 112	800 000	8 388 608
17 000	94 208	900 000	9 437 184
18 000	98 304	A00 000	10 485 760
19 000	102 400	B00 000	11 534 336
1A 000	106 496	C00 000	12 582 912
1B 000	110 592	D00 000	13 631 488
1C 000	114 688	E00 000	14 680 064
1D 000	118 784	F00 000	15 728 640
1E 000	122 880	1 000 000	16 777 216
1F 000	126 976	2 000 000	33 554 432

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
000	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
010	0016	0017	0018	0019	0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031
020	0032	0033	0034	0035	0036	0037	0038	0039	0040	0041	0042	0043	0044	0045	0046	0047
030	0048	0049	0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	0060	0061	0062	0063
040	0064	0065	0066	0067	0068	0069	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
050	0080	0081	0082	0083	0084	0085	0086	0087	0088	0089	0090	0091	0092	0093	0094	0095
060	0096	0097	0098	0099	0100	0101	0102	0103	0104	0105	0106	0107	0108	0109	0110	0111
070	0112	0113	0114	0115	0116	0117	0118	0119	0120	0121	0122	0123	0124	0125	0126	0127
080	0128	0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143
090	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159
0A0	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175
0B0	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191
0C0	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207
0D0	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223
0E0	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	0239
0F0	0240	0241	0242	0243	0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255
100	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271
110	0272	0273	0274	0275	0276	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287
120	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303
130	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319
140	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0330	0331	0332	0333	0334	0335
150	0336	0337	0338	0339	0340	0341	0342	0343	0344	0345	0346	0347	0348	0349	0350	0351
160	0352	0353	0354	0355	0356	0357	0358	0359	0360	0361	0362	0363	0364	0365	0366	0367
170	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383
180	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399
190	0400	0401	0402	0403	0404	0405	0406	0407	0408	0409	0410	0411	0412	0413	0414	0415
1A0	0416	0417	0418	0419	0420	0421	0422	0423	0424	0425	0426	0427	0428	0429	0430	0431
1B0	0432	0433	0434	0435	0436	0437	0438	0439	0440	0441	0442	0443	0444	0445	0446	0447
1C0	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463
1D0	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479
1E0	0480	0481	0482	0483	0484	0485	0486	0487	0488	0489	0490	0491	0492	0493	0494	0495
1F0	0496	0497	0498	0499	0500	0501	0502	0503	0504	0505	0506	0507	0508	0509	0510	0511
200	0512	0513	0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527
210	0528	0529	0530	0531	0532	0533	0534	0535	0536	0537	0538	0539	0540	0541	0542	0543
220	0544	0545	0546	0547	0548	0549	0550	0551	0552	0553	0554	0555	0556	0557	0558	0559
230	0560	0561	0562	0563	0564	0565	0566	0567	0568	0569	0570	0571	0572	0573	0574	0575
240	0576	0577	0578	0579	0580	0581	0582	0583	0584	0585	0586	0587	0588	0589	0590	0591
250	0592	0593	0594	0595	0596	0597	0598	0599	0600	0601	0602	0603	0604	0605	0606	0607
260	0608	0609	0610	0611	0612	0613	0614	0615	0616	0617	0618	0619	0620	0621	0622	0623
270	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639
280	0640	0641	0642	0643	0644	0645	0646	0647	0648	0649	0650	0651	0652	0653	0654	0655
290	0656	0657	0658	0659	0660	0661	0662	0663	0664	0665	0666	0667	0668	0669	0670	0671
2A0	0672	0673	0674	0675	0676	0677	0678	0679	0680	0681	0682	0683	0684	0685	0686	0687
2B0	0688	0689	0690	0691	0692	0693	0694	0695	0696	0697	0698	0699	0700	0701	0702	0703
2C0	0704	0705	0706	0707	0708	0709	0710	0711	0712	0713	0714	0715	0716	0717	0718	0719
2D0	0720	0721	0722	0723	0724	0725	0726	0727	0728	0729	0730	0731	0732	0733	0734	0735
2E0	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749	0750	0751
2F0	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
300	0768	0769	0770	0771	0772	0773	0774	0775	0776	0777	0778	0779	0780	0781	0782	0783
310	0784	0785	0786	0787	0788	0789	0790	0791	0792	0793	0794	0795	0796	0797	0798	0799
320	0800	0801	0802	0803	0804	0805	0806	0807	0808	0809	0810	0811	0812	0813	0814	0815
330	0816	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831
340	0832	0833	0834	0835	0836	0837	0838	0839	0840	0841	0842	0843	0844	0845	0846	0847
350	0848	0849	0850	0851	0852	0853	0854	0855	0856	0857	0858	0859	0860	0861	0862	0863
360	0864	0865	0866	0867	0868	0869	0870	0871	0872	0873	0874	0875	0876	0877	0878	0879
370	0880	0881	0882	0883	0884	0885	0886	0887	0888	0889	0890	0891	0892	0893	0894	0895
380	0896	0897	0898	0899	0900	0901	0902	0903	0904	0905	0906	0907	0908	0909	0910	0911
390	0912	0913	0914	0915	0916	0917	0918	0919	0920	0921	0922	0923	0924	0925	0926	0927
3A0	0928	0929	0930	0931	0932	0933	0934	0935	0936	0937	0938	0939	0940	0941	0942	0943
3B0	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0956	0957	0958	0959
3C0	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972	0973	0974	0975
3D0	0976	0977	0978	0979	0980	0981	0982	0983	0984	0985	0986	0987	0988	0989	0990	0991
3E0	0992	0993	0994	0995	0996	0997	0998	0999	1000	1001	1002	1003	1004	1005	1006	1007
3F0	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023
400	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
410	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055
420	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071
430	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087
440	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103
450	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119
460	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135
470	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151
480	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
490	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183
4A0	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199
4B0	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215
4C0	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231
4D0	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247
4E0	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263
4F0	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279
500	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1291	1293	1294	1295
510	1296	1297	1298	1299	1399	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311
520	1312	1313	1314	1315	1316	1317	1318	1319	1329	1321	1322	1323	1324	1325	1326	1327
530	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343
540	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1367	1358	1359
550	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375
560	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391
570	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407
580	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1429	1421	1422	1423
590	1324	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439
5A0	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455
3B0	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471
5C0	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487
5D0	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
5E0	1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	1517	1518	1519
5F0	1520	1521	1522	1523	1524	1515	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
600	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
610	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566	1567
620	1568	1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581	1582	1583
630	1584	1585	1586	1587	1588	1589	1590	1591	1592	1592	1594	1595	1596	1597	1598	1599
640	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
650	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629	1630	1631
660	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647
670	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
680	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679
690	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695
6A0	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711
6B0	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	17231	1724	1725	1726	1727
6C0	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
6D0	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755	1756	1757	1758	1759
6E0	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775
6F0	1776	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791
700	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	8102	1803	1804	1805	1806	1807
710	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823
720	1824	1825	1826	1827	1818	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839
730	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855
740	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871
750	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881	1882	1883	1884	1885	1886	1887
760	1888	1889	1890	1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1909	1902	1903
770	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919
780	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935
790	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951
7A0	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967
7B0	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983
7C0	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999
7D0	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015
7E0	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031
7F0	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047
800	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
810	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079
820	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095
830	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111
840	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127
850	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143
860	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159
870	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175
880	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191
890	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207
8A0	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223
8B0	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239
8C0	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255
8D0	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271
8E0	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287
8F0	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
900	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319
910	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335
920	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351
930	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367
940	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383
950	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399
960	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415
970	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431
980	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447
990	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463
9A0	2464	2465	2466	2467	2468	2469	2470	2471	2472	2473	2474	2475	2476	2477	2478	2479
9B0	2480	2481	2482	2483	2484	2485	2486	2487	2488	2489	2490	2491	2492	2493	2494	2495
9C0	2496	2497	2498	2499	2500	2501	2502	2503	2504	2505	2506	2507	2508	2509	2510	2511
9D0	2512	2513	2514	2515	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527
9E0	2528	2529	2530	2531	2532	2533	2534	2535	2536	2537	2538	2539	2540	2541	2542	2543
9F0	2544	2545	2546	2547	2548	2549	2550	2551	2552	2553	2554	2555	2556	2557	2558	2559
A00	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
A10	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591
A20	2592	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607
A30	2608	2609	2610	2611	2612	2613	2614	2615	2626	2617	2618	2619	2620	2621	2622	2623
A40	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639
A50	2640	2641	2642	2643	2644	2645	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655
A60	2656	2657	2658	2659	2660	2661	2662	2663	2664	2665	2666	2667	2668	2669	2670	2671
A70	2672	2673	2674	2675	2676	2677	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687
A80	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703
A90	2704	2705	2706	2707	2708	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719
AA0	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735
AB0	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751
AC0	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767
AD0	2768	2769	2770	2771	2772	2773	2774	2775	2776	2777	2778	2779	2780	2781	2782	2783
AE0	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	2794	2795	2796	2797	2798	2799
AF0	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815
B00	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831
B10	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847
B20	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863
B30	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879
B40	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895
B50	2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907	2908	2909	2910	2911
B60	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927
B70	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
B80	2944	2945	2946	2947	2948	2949	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959
B90	2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2972	2973	2974	2975
BA0	2976	2977	2978	2979	2980	2981	2982	2983	2984	2985	2986	2987	2988	2989	2990	2991
BB0	2992	2993	2994	2995	2996	2997	2998	2999	3000	3001	3002	3003	3004	3005	3006	3007
BC0	3008	3009	3010	3011	3012	3013	3014	3015	3016	3017	3018	3019	3020	3021	3022	3023
BD0	3024	3025	3026	3027	3028	3029	3030	3031	3032	3033	3034	3035	3036	3037	3038	3039
BE0	3040	3041	3042	3043	3044	3045	3046	3047	3048	3049	3050	3051	3052	3053	3054	3055
BF0	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE (cont.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C00	3072	3073	3074	3075	3076	3077	3078	3079	3080	3081	3082	3083	3084	3085	3086	3087
C10	3088	3089	3090	3091	3092	3093	3094	3095	3096	3097	3098	3099	3100	3101	3102	3103
C20	3104	3105	3106	3107	3108	3109	3110	3111	3112	3113	3114	3115	3116	3117	3118	3119
C30	3120	3121	3122	3123	3124	3125	3126	3127	3128	3129	3130	3131	3132	3133	3134	3135
C40	3136	3137	3138	3139	3140	3141	3142	3143	3144	3145	3146	3147	3148	3149	3150	3151
C50	3152	3153	3154	3155	3156	3157	3158	3159	3160	3161	3162	3163	3164	3165	3166	3167
C60	3168	3169	3170	3171	3172	3173	3174	3175	3176	3177	3178	3179	3180	3181	3182	3183
C70	3184	3185	3186	3187	3188	3189	3190	3191	3192	3193	3194	3195	3196	3197	3198	3199
C80	3200	3201	3202	3203	3204	3205	3206	3207	3208	3209	3210	3211	3212	3213	3214	3215
C90	3216	3217	3218	3219	3220	3221	3222	3223	3224	3225	3226	3227	3228	3229	3230	3231
CA0	3232	3233	3234	3235	3236	3237	3238	3239	3240	3241	3242	3243	3244	3245	3246	3247
CBO	3248	3249	3250	3251	3252	3253	3254	3255	3256	3257	3258	3259	3260	3261	3262	3263
CC0	3264	3265	3266	3267	3268	3269	3270	3271	3272	3273	3274	3275	3276	3277	3278	3279
CD0	3280	3281	3282	3283	3284	3285	3286	3287	3288	3289	3290	3291	3292	3293	3294	3295
CE0	3296	3297	3298	3299	3300	3301	3302	3303	3304	3305	3306	3307	3308	3309	3310	3311
CF0	3312	3313	3314	3315	3316	3317	3318	3319	3320	3321	3322	3323	3324	3325	3326	3327
D00	3328	3329	3330	3331	3332	3333	3334	3335	3336	3337	3338	3339	3340	3341	3342	3343
D10	3344	3345	3346	3347	3348	3349	3350	3351	3352	3353	3354	3355	3356	3357	3358	3359
D20	3360	3361	3362	3363	3364	3365	3366	3367	3368	3369	3370	3371	3372	3373	3374	3375
D30	3376	3377	3378	3379	3380	3381	3382	3383	3384	3385	3386	3387	3388	3389	3390	3391
D40	3392	3393	3394	3395	3396	3397	3398	3399	3400	3401	3402	3403	3404	3405	3406	3407
D50	3408	3409	3410	3411	3412	3413	3414	3415	3416	3417	3418	3419	3420	3421	3422	3423
D60	3424	3425	3426	3427	3428	3429	3430	3431	3432	3433	3434	3435	3436	3437	3438	3439
D70	3440	3441	3442	3443	3444	3445	3446	3447	3448	3449	3450	3451	3452	3453	3454	3455
D80	3456	3457	3458	3459	3460	3461	3462	3463	3464	3465	3466	3467	3468	3469	3470	3471
D90	3472	3473	3474	3475	3476	3477	3478	3479	3480	3481	3482	3483	3484	3485	3486	3487
DA0	3488	3489	3490	3491	3492	3493	3494	3495	3496	3497	3498	3499	3500	3501	3502	3503
DB0	3504	3505	3506	3507	3508	3509	3510	3511	3512	3513	3514	3515	3516	3517	3518	3519
DC0	3520	3521	3522	3523	3524	3525	3526	3527	3528	3529	3530	3531	3532	3533	3534	3535
DD0	3536	3537	3538	3539	3540	3541	3542	3543	3544	3545	3546	3547	3548	3549	3550	3551
DE0	3552	3553	3554	3555	3556	3557	3558	3559	3560	3561	3562	3563	3564	3565	3566	3567
DF0	3568	3569	3570	3571	3572	3573	3574	3575	3576	3577	3578	3579	3580	3581	3582	3583
E00	3584	3585	3586	3587	3588	3589	3590	3591	3592	3593	3594	3595	3596	3597	3598	3599
E10	3600	3601	3602	3603	3604	3605	3606	3607	3608	3609	3610	3611	3612	3613	3614	3615
E20	3616	3617	3618	3619	3620	3621	3622	3623	3624	3625	3626	3627	3628	3629	3630	3631
E30	3632	3633	3634	3635	3636	3637	3638	3639	3640	3641	3642	3643	3644	3645	3646	3647
E40	3648	3649	3650	3651	3652	3653	3654	3655	3656	3657	3658	3659	3660	3661	3662	3663
E50	3664	3665	3666	3667	3668	3669	3670	3671	3672	3673	3674	3675	3676	3677	3678	3679
E60	3680	3681	3682	3683	3684	3685	3686	3687	3688	3689	3690	3691	3692	3693	3694	3695
E70	3696	3697	3698	3699	3700	3701	3702	3703	3704	3705	3706	3707	3708	3709	3710	3711
E80	3712	3713	3714	3715	3716	3717	3718	3719	3720	3721	3722	3723	3724	3725	3726	3727
E90	3728	3729	3730	3731	3732	3733	3734	3735	3736	3737	3738	3739	3740	3741	3742	3743
EA0	3744	3745	3746	3747	3748	3749	3750	3751	3752	3753	3754	3755	3756	3757	3758	3759
EBO	3760	3761	3762	3763	3764	3765	3766	3767	3768	3769	3770	3771	3772	3773	3774	3775

HEXADECIMAL-DECIMAL INTEGER CONVERSION TABLE (cont.)


	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
EC0	3776	3777	3778	3779	3780	3781	3782	3783	3784	3785	3786	3787	3788	3789	3790	3791
ED0	3792	3793	3794	3795	3796	3797	3798	3799	3800	3801	3802	3803	3804	3805	3806	3807
EE0	3808	3809	3810	3811	3812	3813	3814	3815	3816	3817	3818	3819	3820	3821	3822	3823
EF0	3824	3825	3826	3827	3828	3829	3830	3831	3832	3833	3834	3835	3836	3837	3838	3839
F00	3840	3841	3842	3843	3844	3845	3846	3847	3848	3849	3850	3851	3852	3853	3854	3855
F10	3856	3857	3858	3859	3860	3861	3862	3863	3864	3865	3866	3867	3868	3869	3870	3871
F20	3872	3873	3874	3875	3876	3877	3878	3879	3880	3881	3882	3883	3884	3885	3886	3887
F30	3888	3889	3890	3891	3892	3893	3894	3895	3896	3897	3898	3899	3900	3901	3902	3903
F40	3904	3905	3906	3907	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919
F50	3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	3935
F60	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	3948	3949	3950	3951
F70	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967
F80	3968	3969	3970	3971	3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983
F90	3984	3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999
FA0	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	4012	4013	4014	4015
FB0	4016	4017	4018	4019	4020	4021	4022	4023	4024	4025	4026	4027	4028	4029	4030	4031
FC0	4032	4033	4034	4035	4036	4037	4038	4039	4040	4041	4042	4043	4044	4045	4046	4047
FD0	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	4063
FE0	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077	4078	4079
FF0	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095

HEXADECIMAL-DECIMAL FRACTION CONVERSION TABLE

Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00	000000	.00 00 40	00149	.00 00 80	00298	.00 00 C0	00447
.00 00 01	000002	.00 00 41	00151	.00 00 81	00300	.00 00 C1	00449
.00 00 02	000004	.00 00 42	00153	.00 00 82	00302	.00 00 C2	00451
.00 00 03	000006	.00 00 43	00155	.00 00 83	00305	.00 00 C3	00454
.00 00 04	000009	.00 00 44	00158	.00 00 84	00307	.00 00 C4	00456
.00 00 05	000011	.00 00 45	00160	.00 00 85	00309	.00 00 C5	00458
.00 00 06	000013	.00 00 46	00162	.00 00 86	00311	.00 00 C6	00461
.00 00 07	000016	.00 00 47	00165	.00 00 87	00314	.00 00 C7	00463
.00 00 08	000018	.00 00 48	00167	.00 00 88	00316	.00 00 C8	00465
.00 00 09	000020	.00 00 49	00169	.00 00 89	00318	.00 00 C9	00467
.00 00 0A	000023	.00 00 4A	00172	.00 00 8A	00321	.00 00 CA	00470
.00 00 0B	000025	.00 00 4B	00174	.00 00 8B	00323	.00 00 CB	00472
.00 00 0C	000027	.00 00 4C	00176	.00 00 8C	00325	.00 00 CC	00474
.00 00 0D	000030	.00 00 4D	00179	.00 00 8D	00328	.00 00 CD	00477
.00 00 0E	000032	.00 00 4E	00181	.00 00 8E	00330	.00 00 CE	00479
.00 00 0F	000034	.00 00 4F	00183	.00 00 8F	00332	.00 00 CF	00481
.00 00 10	000037	.00 00 50	00186	.00 00 90	00335	.00 00 D0	00484
.00 00 11	000039	.00 00 51	00188	.00 00 91	00337	.00 00 D1	00486
.00 00 12	000041	.00 00 52	00190	.00 00 92	00339	.00 00 D2	00488
.00 00 13	000044	.00 00 53	00193	.00 00 93	00342	.00 00 D3	00491
.00 00 14	000046	.00 00 54	00195	.00 00 94	00344	.00 00 D4	00493
.00 00 15	000048	.00 00 55	00197	.00 00 95	00346	.00 00 D5	00495
.00 00 16	000051	.00 00 56	00200	.00 00 96	00349	.00 00 D6	00498
.00 00 17	000053	.00 00 57	00202	.00 00 97	00351	.00 00 D7	00500
.00 00 18	000055	.00 00 58	00204	.00 00 98	00353	.00 00 D8	00502
.00 00 19	000058	.00 00 59	00207	.00 00 99	00356	.00 00 D9	00505
.00 00 1A	000060	.00 00 5A	00209	.00 00 9A	00358	.00 00 DA	00507
.00 00 1B	000062	.00 00 5B	00211	.00 00 9B	00360	.00 00 DB	00509
.00 00 1C	000065	.00 00 5C	00214	.00 00 9C	00363	.00 00 DC	00512
.00 00 1D	000067	.00 00 5D	00216	.00 00 9D	00365	.00 00 DD	00514
.00 00 1E	000069	.00 00 5E	00218	.00 00 9E	00367	.00 00 DE	00516
.00 00 1F	000072	.00 00 5F	00221	.00 00 9F	00370	.00 00 DF	00519
.00 00 20	000074	.00 00 60	00223	.00 00 A0	00372	.00 00 E0	00521
.00 00 21	000076	.00 00 61	00225	.00 00 A1	00374	.00 00 E1	00523
.00 00 22	000079	.00 00 62	00228	.00 00 A2	00377	.00 00 E2	00526
.00 00 23	000081	.00 00 63	00230	.00 00 A3	00379	.00 00 E3	00528
.00 00 24	000083	.00 00 64	00232	.00 00 A4	00381	.00 00 E4	00530
.00 00 25	000086	.00 00 65	00235	.00 00 A5	00384	.00 00 E5	00533
.00 00 26	000088	.00 00 66	00237	.00 00 A6	00386	.00 00 E6	00535
.00 00 27	000090	.00 00 67	00239	.00 00 A7	00388	.00 00 E7	00537
.00 00 28	000093	.00 00 68	00242	.00 00 A8	00391	.00 00 E8	00540
.00 00 29	000095	.00 00 69	00244	.00 00 A9	00393	.00 00 E9	00542
.00 00 2A	000097	.00 00 6A	00246	.00 00 AA	00395	.00 00 EA	00544
.00 00 2B	000100	.00 00 6B	00249	.00 00 AB	00398	.00 00 EB	00547
.00 00 2C	000102	.00 00 6C	00251	.00 00 AC	00400	.00 00 EC	00549
.00 00 2D	000104	.00 00 6D	00253	.00 00 AD	00402	.00 00 ED	00551
.00 00 2E	000107	.00 00 6E	00256	.00 00 AE	00405	.00 00 EE	00554
.00 00 2F	000109	.00 00 6F	00258	.00 00 AF	00407	.00 00 EF	00556
.00 00 30	000111	.00 00 70	00260	.00 00 B0	00409	.00 00 F0	00558
.00 00 31	000114	.00 00 71	00263	.00 00 B1	00412	.00 00 F1	00561
.00 00 32	000116	.00 00 72	00265	.00 00 B2	00414	.00 00 F2	00563
.00 00 33	000118	.00 00 73	00267	.00 00 B3	00416	.00 00 F3	00565
.00 00 34	000121	.00 00 74	00270	.00 00 B4	00419	.00 00 F4	00568
.00 00 35	000123	.00 00 75	00272	.00 00 B5	00421	.00 00 F5	00570
.00 00 36	000125	.00 00 76	00274	.00 00 B6	00423	.00 00 F6	00572
.00 00 37	000128	.00 00 77	00277	.00 00 B7	00426	.00 00 F7	00575
.00 00 38	000130	.00 00 78	00279	.00 00 B8	00428	.00 00 F8	00577
.00 00 39	000132	.00 00 79	00281	.00 00 B9	00430	.00 00 F9	00579
.00 00 3A	000135	.00 00 7A	00284	.00 00 BA	00433	.00 00 FA	00582
.00 00 3B	000137	.00 00 7B	00286	.00 00 BB	00435	.00 00 FB	00584
.00 00 3C	000139	.00 00 7C	00288	.00 00 BC	00437	.00 00 FC	00586
.00 00 3D	000142	.00 00 7D	00291	.00 00 BD	00440	.00 00 FD	00589
.00 00 3E	000144	.00 00 7E	00293	.00 00 BE	00442	.00 00 FE	00591
.00 00 3F	000146	.00 00 7F	00295	.00 00 BF	00444	.00 00 FF	00593

COMMON MATHEMATICAL CONSTANTS

Constant	Decimal Value			Hexadecimal Value	
π	3.14159	26535	89793	3.243F	6A89
π^{-1}	0.31830	98861	83790	0.517C	C1B7
$\sqrt{\pi}$	1.77245	38509	05516	1.C5BF	891C
$\ln \pi$	1.14472	98858	49400	1.250D	048F
e	2.71828	18284	59045	2.B7E1	5163
e^{-1}	0.36787	94411	71442	0.5E2D	58D9
\sqrt{e}	1.64872	12707	00128	1.A612	98E2
$\log_{10} e$	0.43429	44819	03252	0.6F2D	EC55
$\log_2 e$	1.44269	50408	88963	1.7154	7653
γ	0.57721	56649	01533	0.93C4	67E4
$\ln \gamma$	-0.54953	93129	81645	-0.8CAE	9BC1
$\sqrt{2}$	1.41421	35623	73095	1.6A09	E668
$\ln 2$	0.69314	71805	59945	0.B172	17F8
$\log_{10} 2$	0.30102	99956	63981	0.4D10	4D42
$\sqrt{10}$	3.16227	76601	68379	3.298B	075C
$\ln 10$	2.30258	40929	94046	2.4D76	3777



CHARACTER ARRANGEMENT (ASCII) FOR PAPER TAPE

APPENDIX B

INSTRUCTION EXECUTION TIMES

APPENDIX B
INSTRUCTION EXECUTION TIMES

Mnemonic	Instruction Name	Execution Time (in microseconds)*
ADD	Add	2.00
AND	And	2.00
ATI	Automatic Transfer Instruction	2.50
BIX	Branch on Incremented Index	1.25 to 1.50
BRL	Branch and Link	1.25
BRU	Branch Unconditional	1.00
CPA	Compare Algebraic	2.00
CPL	Compare Logical	2.00
DAD	Double Add	3.00
DIV	Divide	8.00
DLD	Double Load Registers A & E	3.00
DMT	Decrement Memory and Test	3.00
DSB	Double Subtract	3.00
DST	Double Store Registers A & E	3.00
IMO	Increment Memory by One	3.00
IOR	Inclusive OR	2.00
LDA	Load Register A	2.00
LDE	Load Register E	2.00
LDM	Load Register M	2.00
LDX	Load Register X	2.00
LSB	Load Status Block	3.00
MPY	Multiply	6.50
RAD	Register Add	1.25
RAN	Register And	1.25
RCA	Register Compare—Algebraic	1.25
RCL	Register Compare—Logical	1.25
RCO	Register Complement	1.25
RDE	Register Decrement	1.25
RDS	Read Direct Single	2.00 to 3.00
REO	Register Exclusive OR	1.25
REX	Register Exchange	1.50
RIN	Register Increment	1.25
RIV	Register Invert	1.25
RMO	Register Move	1.25
ROR	Register OR	1.25
RSU	Register Subtract	1.25
SHIFT (All Commands)**		$0.75 + \frac{\text{Shift Count}}{4}$
SKIP (All Commands)***		1.00
SSB	Store Status Block and Branch	3.00
STA	Store Register A	2.00
STE	Store Register E	2.00
STX	Store Register X	2.00
SUB	Subtract	2.00
WDS	Write Direct Single	2.00 to 3.00

*Indirect addressing adds 1 microsecond to execution times.

**If SHIFT test, add 0.75 microsecond to execution time.

***If SKIP is taken, add 0.25 microsecond to execution time.

APPENDIX C
OPERATION CODES – NUMERIC ORDER

APPENDIX C
OPERATION CODES – NUMERIC ORDER

MEMORY REFERENCING INSTRUCTIONS

Hexadecimal Code	Address Mode	Mnemonic	Name
0000	P	LDA	Load Register A
0100	B		
0200	PX		
0300	BX		
0400	PI		
0500	BI		
0600	PIX		
0700	BIX		
0800	P		
0900	B		
0A00	PX		
0B00	BX		
0C00	PI		
0D00	BI		
0E00	PIX		
0F00	BIX		
1000	P	LDX	Load Register X
1100	B		
1200	PX		
1300	BX		
1400	PI		
1500	BI		
1600	PIX		
1700	BIX		
1800	P		
1900	B		
1A00	PX		
1B00	BX		
1C00	PI		
1D00	BI		
1E00	PIX		
1F00	BIX		
2000	P	ADD	Add to Register A
2100	B		
2200	PX		
2300	BX		
2400	PI		
2500	BI		
2600	PIX		
2700	BIX		

MEMORY REFERENCING INSTRUCTIONS (Continued)

Hexadecimal Code	Address Mode	Mnemonic	Name		
2800	P	SUB	Subtract from Register A		
2900	B				
2A00	PX				
2B00	BX				
2C00	PI				
2D00	BI				
2E00	PIX				
2F00	BIX				
3000	P			IOR	Inclusive OR with A Register
3100	B				
3200	PX				
3300	BX				
3400	PI				
3500	BI				
3600	PIX				
3700	BIX				
3800	P	AND	Logical AND with A Register		
3900	B				
3A00	PX				
3B00	BX				
3C00	PI				
3D00	BI				
3E00	PIX				
3F00	BIX				
4000	P			BIX	Branch on Incremented Index
4100	B				
4200	PX				
4300	BX				
4400	PI				
4500	BI				
4600	PIX				
4700	BIX				
4800	P	DMT	Decrement Memory and Test		
4900	B				
4A00	PX				
4B00	BX				
4C00	PI				
4D00	BI				
4E00	PIX				
4F00	BIX				
5000	P			IMO	Increment Memory by One
5100	B				
5200	PX				
5300	BX				
5400	PI				
5500	BI				
5600	PIX				
5700	BIX				

MEMORY REFERENCING INSTRUCTIONS (Continued)

Hexadecimal Code	Address Mode	Mnemonic	Name		
5800	P	DIV	Divide		
5900	B				
5A00	PX				
5B00	BX				
5C00	PI				
5D00	BI				
5E00	PIX				
5F00	BIX				
6000	P			CPL	Compare Logical to Register A
6100	B				
6200	PX				
6300	BX				
6400	PI				
6500	BI				
6600	PIX				
6700	BIX				
6800	P	CPA	Compare Algebraic to Register A		
6900	B				
6A00	PX				
6B00	BX				
6C00	PI				
6D00	BI				
6E00	PIX				
6F00	BIX				
7000	P			BRL	Branch and Link
7100	B				
7200	PX				
7300	BX				
7400	PI				
7500	BI				
7600	PIX				
7700	BIX				
7800	P	BRU	Branch Unconditional		
7900	B				
7A00	PX				
7B00	BX				
7C00	PI				
7D00	BI				
7E00	PIX				
7F00	BIX				
8000	P			STA	Store Register A
8100	B				
8200	PX				
8300	BX				
8400	PI				
8500	BI				
8600	PIX				
8700	BIX				

MEMORY REFERENCING INSTRUCTIONS (Continued)

Hexadecimal Code	Address Mode	Mnemonic	Name
8800	P	STE	Store Register E
8900	B		
8A00	PX		
8B00	BX		
8C00	PI		
8D00	BI		
8E00	PIX		
8F00	BIX		
9000	P	STX	Store Register X
9100	B		
9200	PX		
9300	BX		
9400	PI		
9500	BI		
9600	PIX		
9700	BIX		
9800	P	MPY	Multiply
9900	B		
9A00	PX		
9B00	BX		
9C00	PI		
9D00	BI		
9E00	PIX		
9F00	BIX		
A000	P	DST	Double Length Store
A100	B		
A200	PX		
A300	BX		
A400	PI		
A500	BI		
A600	PIX		
A700	BIX		
A800	P	DSB	Double Length Subtract
A900	B		
AA00	PX		
AB00	BX		
AC00	PI		
AD00	BI		
AE00	PIX		
AF00	BIX		
B000	P	DLD	Double Length Load
B100	B		
B200	PX		
B300	BX		
B400	PI		
B500	BI		
B600	PIX		
B700	BIX		

MEMORY REFERENCING INSTRUCTIONS (Continued)

Hexadecimal Code	Address Mode	Mnemonic	Name
B800	P	DAD	Double Length Add
B900	B		
BA00	PX		
BB00	BX		
BC00	PI		
BD00	BI		
BE00	PIX		
BF00	BIX		

REGISTER/REGISTER INSTRUCTIONS

Hexadecimal Code	Mnemonic	Name
C000	RSU	Register Subtract
C080	RAD	Register Add
C100	RCO	Register Complement
C200	RIV	Register Invert
C280	REO	Register Exclusive OR
C300	RIN	Register Increment
C400	RCA	Register Compare Algebraic
C480	ROR	Register Inclusive OR
C500	RMO	Register Move
C600	RCL	Register Compare Logical
C680	RAN	Register AND
C700	RDE	Register Decrement
C780	REX	Register Exchange

SHIFT INSTRUCTIONS

Hexadecimal Code	Mnemonic	Name
C800	ARA	Arithmetic Right Shift Register A
C820	ARD	Arithmetic Right Shift Double Length
C840	LRA	Logical Right Shift Register A
C860	LRD	Logical Right Shift Double
C880	ALA	Arithmetic Left Shift Register A
C8A0	ALD	Arithmetic Left Shift Double
C8C0	LLA	Logical Left Shift Register A
C8E0	LLD	Logical Left Shift Double
C900	RTO	Right Test for Ones
C940	RTZ	Right Test for Zeros
C980	LTO	Left Test for Ones
C9C0	LTZ	Left Test for Zeros

SHIFT INSTRUCTIONS (Continued)

Hexadecimal Code	Mnemonic	Name
CA00	CRA	Circular Right Shift Register A
CA20	CRE	Circular Right Shift Register E
CA40	CRX	Circular Right Shift Register X
CA60	CRM	Circular Right Shift Register M
CA9F	NRM	Normalize (F Format Instruction)
CB20	CRS	Circular Right Shift Register S
CB40	CRL	Circular Right Shift Register L
CB60	CRB	Circular Right Shift Register B
CB80	CLD	Circular Left Shift Double
CBC0	CRD	Circular Right Shift Double

SKIP AND MISCELLANEOUS INSTRUCTIONS

Hexadecimal Code	Mnemonic	Name
CC00	SZE	Skip if Zero
CC10	SSE	Skip if Sense Switch Equal
CC20	SOO	Skip on Ones
CC40	SOD	Skip if Odd
CC60	SMI	Skip if Minus
CC80	SNZ	Skip if Not Zero
CC90	SSN	Skip if Sense Switch Not Equal
CCA0	SNO	Skip if Not Ones
CCC0	SEV	Skip if Even
CCE0	SPL	Skip if Plus
CD00	SLT	Skip if Less Than
CD20	SEQ	Skip if Equal
CD40	SGT	Skip if Greater Than
CD60	SOV	Skip if Overflow
CD80	SGE	Skip if Greater Than or Equal
CDA0	SNE	Skip if Not Equal
CDC0	SLE	Skip if Less Than or Equal
CDE0	SNV	Skip if No Overflow
CE00	IDL	Idle
CF60	SOC	Skip on Carry
CFE0	SNC	Skip on No Carry
D800	RDS	Read Direct-Single
D820	WDS	Write Direct-Single
D880	LSB	Load Status Block
D8C0	SSB	Store Status Block
D900	ATI	Automatic Transfer Initiate

APPENDIX D
OPERATION CODES – ALPHABETIC ORDER

APPENDIX D
OPERATION CODES – ALPHABETIC ORDER

MEMORY REFERENCING INSTRUCTIONS

Mnemonic	Name	Address Mode	Hexadecimal Code
ADD	Add to Register A	P	2000
		B	2100
		PX	2200
		BX	2300
		PI	2400
		BI	2500
		PIX	2600
		BIX	2700
AND	Logical AND with Register A	P	3800
		B	3900
		PX	3A00
		BX	3B00
		PI	3C00
		BI	3D00
		PIX	3E00
		BIX	3F00
BIX	Branch on Incremented Index	P	4000
		B	4100
		PX	4200
		BX	4300
		PI	4400
		BI	4500
		PIX	4600
		BIX	4700
BRL	Branch and Link	P	7000
		B	7100
		PX	7200
		BX	7300
		PI	7400
		BI	7500
		PIX	7600
		BIX	7700
BRU	Branch Unconditional	P	7800
		B	7900
		PX	7A00
		BX	7B00
		PI	7C00
		BI	7D00
		PIX	7E00
		BIX	7F00
CPA	Compare Algebraic to Register A	P	6800
		B	6900
		PX	6A00
		BX	6B00
		PI	6C00
		BI	6D00
		PIX	6E00
		BIX	6F00

MEMORY REFERENCING INSTRUCTIONS (Continued)

Mnemonic	Name	Address Mode	Hexadecimal Code
CPL	Compare Logical to Register A	P	6000
		B	6100
		PX	6200
		BX	6300
		PI	6400
		BI	6500
		PIX	6600
		BIX	6700
DAD	Double Length Add	P	B800
		B	B900
		PX	BA00
		BX	BB00
		PI	BC00
		BI	BD00
		PIX	BE00
		BIX	BF00
DIV	Divide	P	5800
		B	5900
		PX	5A00
		BX	5B00
		PI	5C00
		BI	5D00
		PIX	5E00
		BIX	5F00
DLD	Double Load Registers	P	B000
		B	B100
		PX	B200
		BX	B300
		PI	B400
		BI	B500
		PIX	B600
		BIX	B700
DMT	Decrement Memory and Test	P	4800
		B	4900
		PX	4A00
		BX	4B00
		PI	4C00
		BI	4D00
		PIX	4E00
		BIX	4F00
DSB	Double Subtract	P	A800
		B	A900
		PX	AA00
		BX	AB00
		PI	AC00
		BI	AD00
		PIX	AE00
		BIX	AF00

MEMORY REFERENCING INSTRUCTIONS (Continued)

Mnemonic	Name	Address Mode	Hexadecimal Code
DST	Double Length Store	P	A000
		B	A100
		PX	A200
		BX	A300
		PI	A400
		BI	A500
		PIX	A600
		BIX	A700
IMO	Increment Memory by One	P	5000
		B	5100
		PX	5200
		BX	5300
		PI	5400
		BI	5500
		PIX	5600
		BIX	5700
IOR	Inclusive OR with A Register	P	3000
		B	3100
		PX	3200
		BX	3300
		PI	3400
		BI	3500
		PIX	3600
		BIX	3700
LDA	Load Register A	P	0000
		B	0100
		PX	0200
		BX	0300
		PI	0400
		BI	0500
		PIX	0600
		BIX	0700
LDM	Load Register M	P	1800
		B	1900
		PX	1A00
		BX	1B00
		PI	1C00
		BI	1D00
		PIX	1E00
		BIX	1F00
LDE	Load Register E	P	0800
		B	0900
		PX	0A00
		BX	0B00
		PI	0C00
		BI	0D00
		PIX	0E00
		BIX	0F00

MEMORY REFERENCING INSTRUCTIONS (Continued)

Mnemonic	Name	Address Mode	Hexadecimal Code
LDX	Load Register X	P	1000
		B	1100
		PX	1200
		BX	1300
		PI	1400
		BI	1500
		PIX	1600
		BIX	1700
MPY	Multiply	P	9800
		B	9900
		PX	9A00
		BX	9B00
		PI	9C00
		BI	9D00
		PIX	9E00
		BIX	9F00
STA	Store Register A	P	8000
		B	9000
		PX	A000
		BX	B000
		PI	C000
		BI	D000
		PIX	E000
		BIX	F000
STE	Store Register E	P	8800
		B	8900
		PX	8A00
		BX	8B00
		PI	8C00
		BI	8D00
		PIX	8E00
		BIX	8F00
STX	Store Register X	P	9000
		B	9100
		PX	9200
		BX	9300
		PI	9400
		BI	9500
		PIX	9600
		BIX	9700
SUB	Subtract from Register A	P	2800
		B	2900
		PX	2A00
		BX	2B00
		PI	2C00
		BI	2D00
		PIX	2E00
		BIX	2F00

SHIFT INSTRUCTIONS

Mnemonic	Name	Hexadecimal Code
ALA	Arithmetic Left Shift A	C880
ALD	Arithmetic Left Shift Double	C8A0
ARA	Arithmetic Right Shift A	C800
ARD	Arithmetic Right Shift Double	C820
CLD	Circular Left Shift Double	CB80
CRA	Circular Right Shift A	CA00
CRB	Circular Right Shift B	CB60
CRD	Circular Right Shift Double	CBC0
CRE	Circular Right Shift E	CA20
CRL	Circular Right Shift L	CB40
CRM	Circular Right Shift M	CA60
CRS	Circular Right Shift S	CB20
CRX	Circular Right Shift X	CA40
LLA	Logical Left Shift A	C8C0
LLD	Logical Left Shift Double	C8E0
LRA	Logical Right Shift A	C840
LRD	Logical Right Shift Double	C860
LTO	Left Test for Ones	C980
LTZ	Left Test for Zeros	C9C0
RTD	Right Test for Ones	C900
RTZ	Right Test for Zeros	C940

REGISTER/REGISTER INSTRUCTIONS

Mnemonic	Name	Hexadecimal Code
RAD	Register ADD	C080
RAN	Register AND	C680
RCA	Register Compare Algebraic	C400
RCL	Register Compare Logical	C600
RCO	Register Complement	C100
RDE	Register Decrement	C700
REO	Register Exclusive OR	C280
REX	Register Exchange	C780
RIN	Register Increment	C300
RIV	Register Invert	C200
RMO	Register Move	C500
ROR	Register OR	C480
RSU	Register Subtract	C000

INDICATOR SKIP INSTRUCTIONS

Mnemonic	Name	Hexadecimal Code
SEQ	Skip if Equal	CD20
SGE	Skip if Greater Than or Equal	CD80
SGT	Skip if Greater Than	CD40
SLE	Skip if Less Than or Equal	CDC0
SLT	Skip if Less Than	CD00
SNC	Skip if No Carry	CFE0
SNE	Skip if Not Equal	CDA0
SNV	Skip if No Overflow	CDE0
SOC	Skip on Carry	CF60
SOV	Skip on Overflow	CD60

REGISTER SKIP INSTRUCTIONS

Mnemonic	Name	Hexadecimal Code
SEV	Skip if Even	CCC0
SMI	Skip if Minus	CC60
SNO	Skip if Not Ones	CCA0
SNZ	Skip if Not Zero	CC80
SOD	Skip if Odd	CC40
SOO	Skip if Ones	CC20
SPL	Skip if Plus	CCE0
SZE	Skip if Zero	CC00

MISCELLANEOUS

Mnemonic	Name	Hexadecimal Code
ATI	Automatic Transfer Initiate	D900
IDL	Idle	CE00
LSB	Load Status Block	D880
NRM	Normalize	CA9F
RDS	Read Direct-Single	D800
SSB	Store Status Block	D8C0
SSE	Skip if Sense Switch Equal	CC10
SSN	Skip if Sense Switch Not Equal	CC90
WDS	Write Direct-Single	D820

APPENDIX E

UNDEFINED OPERATION CODES WHICH GENERATE INTERNAL INTERRUPT

APPENDIX E

UNDEFINED OPERATION CODES WHICH GENERATE AN INTERNAL INTERRUPT

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	0	0	1	0	0	1	0	0	1	x	x	x	x	x
1	1	0	0	1	0	0	1	0	1	1	x	x	x	x	x
1	1	0	0	1	0	0	1	1	0	1	x	x	x	x	x
1	1	0	0	1	0	0	1	1	1	1	x	x	x	x	x
1	1	0	0	1	0	1	0	0	1	1	x	x	x	x	x
1	1	0	0	1	0	1	0	1	0	1	x	x	x	x	x
1	1	0	0	1	0	1	1	0	0	0	x	x	x	x	x
1	1	0	0	1	0	1	1	0	1	1	x	x	x	x	x
1	1	0	0	1	0	1	1	1	0	1	x	x	x	x	x
1	1	0	0	1	0	1	1	1	1	1	x	x	x	x	x
1	1	0	0	1	1	1	0	0	0	1	x	x	x	x	x
1	1	0	0	1	1	1	0	0	1	0	x	x	x	x	x
1	1	0	0	1	1	1	0	1	0	1	x	x	x	x	x
1	1	0	0	1	1	1	1	0	0	0	x	x	x	x	x
1	1	0	0	1	1	1	1	1	0	0	x	x	x	x	x
1	1	0	0	1	1	1	1	1	1	0	x	x	x	x	x
1	1	0	0	0	0	0	1	1	x	x	x	x	x	x	x
1	1	0	0	0	0	1	1	1	x	x	x	x	x	x	x
1	1	0	0	0	1	0	1	1	x	x	x	x	x	x	x
1	1	0	1	0	x	x	x	x	x	x	x	x	x	x	x
1	1	1	0	0	x	x	x	x	x	x	x	x	x	x	x
1	1	1	0	1	x	x	x	x	x	x	x	x	x	x	x
1	1	1	1	0	x	x	x	x	x	x	x	x	x	x	x
1	1	1	1	1	x	x	x	x	x	x	x	x	x	x	x

x = either 1 or 0