



TGC100 Series

1-μm CMOS Gate Arrays

Data Manual

Data Manual

TGC100 Series

1989

1989 Application Specific Integrated Circuits

Introduction	1
TGC100 Series Data	2
Mechanical Data	3
Definitions and Ratings	4
Library Summary	5
Special Functions	6
Buffers/Drivers	7
Gates	8
Flip-Flops/Latches	9
Clock Drivers/Generator/Oscillators	₂ 10
Input Buffers	11
Bidirectional Input/Output Buffers	12
Output Buffers	13
Arithmetic Functions and Compara	itors 14
Counters	15
Demultiplexers	16
Multiplexers	17
Registers	18
Register Files	19



TGC100 Series 1-μm CMOS Gate Arrays Data Manual

Application Specific Integrated Circuits



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products; including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Specifications contained in this data book supersede all data for these products published by TI in the United States before October 1987.

Copyright © 1988, Texas Instruments Incorporated

Printed in the U.S.A.

Contents

INTRODUCTION	1
Alphanumeric Index	1-3
CMOS/TTL Cross Reference	1-6
TGC100 SERIES DATA	2
Package Options	2-2
Design Flow Overview	2-4
Absolute Maximum Ratings	2-7
Recommended Operating Conditions	2-7
Input, Output, Bidirectional Options	2-9
MECHANICAL DATA	3
Chip Carrier Packages	3-2
Pin-Grid Array Packages	3-3
Dual-In-Line Packages	3-9
Quad Flat Packages	3-10
DEFINITIONS AND RATINGS	4
Explanation of Function Tables	4-3
Parameter Measurement Information	4-6
Symbols, Terms, and Definitions	4-11
LIBRARY SUMMARY	5
SPECIAL FUNCTIONS	6
Delay Driver	6-3
Delay Elements	6-4
Tieoff	6-5
BUFFERS/DRIVERS	7
Buffers	7-3
Inverters	7-5
Octal 3-State Buffer/Transceiver	7-14

GATES	8
AND	8-3
AND-OR	8-11
AND-NOR	8-12
BOOLEAN	8-16
EX-NOR/EX-OR	8-25
NAND	8-28
NOR	8-39
OR	8-54
FLIP-FLOPS/LATCHES	9
D-Type Flip-Flops	9-3
J-K Flip-Flops	9-29
Toggle Flip-Flops	9-48
Scan Flip-Flops/Latches	9-50
Latches	9-103
CLOCK DRIVERS/GENERATOR/OSCILLATORS	10
Clock Drivers	10-3
Nonoverlapping Clock Generator	10-9
Oscillators	10-15
INPUT BUFFERS	11
BIDIRECTIONAL INPUT/OUTPUT BUFFERS	12
OUTPUT BUFFERS	13
ARITHMETIC FUNCTIONS AND COMPARATORS	14
COUNTERS	15
DEMULTIPLEXERS	16
MULTIPLEXERS	17
REGISTERS	18
DECICTED EIL EC	10

	Introduction	1
	TGC100 Series Data	2
Seconda Clipas Mary	Mechanical Data	3
	Definitions and Ratings	4
	Library Summary	5
	Special Functions	6
	Buffers/Drivers	7
	Gates	8
	Flip-Flops/Latches	9
	Clock Drivers/Generator/Oscillators	10

INTRODUCTION

Texas Instruments presents the TGC100 Series 1- μ m CMOS Gate Array Data Manual, a comprehensive reference document providing detailed specifications for each macro included in TI's TGC100 Series engineering workstation software, release 2.0.

how to use this manual

This manual provides sufficient detail for a system designer to evaluate the availability, performance, and suitability of macros to employ in the design of custom gate-array ASICs. For the macro evaluation process, the macro data sheets contain the following detailed information:

- Macro identification including a description supported with logic symbol and truth table or typical functional sequences
- Electrical and switching time parametric specifications
- Detailed logic diagram showing the hardwired macros used in the creation of the software macros
- Indexes and notes cross referencing the gate array macro to similar CMOS and TTL functions

Other sections of the manual contain data for matching the design evaluation with the base arrays and packages offered in the TGC100 Series gate array family. As examples:

- The family data includes data pertinent to the array sizes and packages available.
- The alphanumeric index and library cell summary include a basic cell count for each macro which can be used to determine the base array needed.

Beyond use as a design evaluation tool, this manual can be used as a supplement to the TI library software and the TI CMOS Gate Array Design Manual.

As a supplement to the software library, individual data sheets show the extent of worst-case ranges for the specifications, whereas the functional and simulation models contained in the TI library software include fully expanded, node-by-node specifications. With respect to the completed design, the TI-supplied library software will be used to determine the final design specifications.

As a supplement to the CMOS Gate Array Design Manual, techniques presented in the design manual include explanations of CMOS technology and TGC100 macro characteristics that can simplify the evaluation, selection, and application of macros required for the execution of a custom gate array design.

organization of this manual

SECTION 1 — Introduction. Presents a brief description of the contents of each data manual chapter. Also provides an alphanumeric listing of the TGC100 Series macros, including a cross reference for similar CMOS and TTL functions.

SECTION 2 — Series Data. Provides a brief technology discussion, base arrays offered, packaging options, and family-related specifications.

SECTION 3 — Mechanical Data. Provides drawings with dimensions and descriptive material for the packages offered in the TGC100 family.

SECTION 4 — Definitions and Ratings. Details the methodologies used in the characterization of functional and parametric ratings. Also defines abbreviations and terms.

SECTION 5 — Library Summary. Contains a complete listing of the macros available in the software library and summarizes key specifications portraying the performance of the functions offered. Also provides basic cell requirements for each of the macros.

SECTION 6 through 19 — Macro Data Sheets. Contain the description, electrical, and switching characteristics for each individual macro available in the library. The data sheets are grouped under the following tabs:

- SPECIAL FUNCTIONS
- 7. BUFFERS/DRIVERS (Internal)
- 8. GATES
- 9. FLIP-FLOPS/LATCHES
- 10. CLOCK DRIVERS/GENERATORS/OSCILLATORS
- 11. INPUT BUFFERS
- 12. BIDIRECTIONAL (I/O) BUFFERS
- 13. OUTPUT BUFFERS
- 14. ARITHMETIC FUNCTIONS
- 15. COUNTERS
- 16. DEMULTIPLEXERS
- 17. MULTIPLEXERS
- 18. REGISTERS
- 19. REGISTER FILES

Each tabbed section is preceded by a functional selection guide or general information related to that group of data sheets.

TGC100 SERIES

ALPHANUMERIC CROSS-REFERENCE INDEX

OCTOBER 1987-REVISED OCTOBER 1988

MACRO	SIMILAR	CELLS		MACRO	SIMILAR	CELLS	
NAME	TO	USED	PAGE	NAME	ТО	USED	PAGE
AD100LJ		9	14-3	DTPOOLJ		7	9-23
AN210LJ	'7408	2	8-3	DTP10LJ		8	9-25
AN220LJ	'7408	2	8-4	DTP20LJ		9	9-27
AN310LJ	'7411	2	8-5	EN210LJ	'74266	3	8-25
AN320LJ	'7411	3	8-6	EX210LJ	'7486	3	8-26
AN410LJ	'7421	3	8-7	EX220LJ	'7486	4	8-27
AN420LJ	'7421	3	8-8	IOI21LJ			12-3
AN510LJ		3	8-9	IOI24LJ			12-6
AN810LJ		5	8-10	IOI41LJ		_	12-9
AO220LJ		3	8-11	10144LJ			12-12
AO221LJ	'7451	2	8-12	IOI81LJ			12-15
AO241LJ		6	8-13	IOI84LJ			12-18
AO320LJ		4	8-14	IOK21LJ		-	12-21
AO421LJ		4	8-15	IOK24LJ			12-24
BF001LJ		2	8-16	IOK41LJ			12-27
BF006LJ		2	8-17	IOK44LJ			12-30
BF011LJ		3	8-19	IOK81LJ			12-33
BF022LJ		3	8-20	IOK84LJ			12-36
BF051LJ		2	8-22	IOL21LJ			12-39
BF053LJ		2	8-23	IOL24LJ			12-42
BF056LJ		2	8-24	IOL41LJ			12-45
BU130LJ		2	7-3	IOL44LJ			12-48
BU150LJ		3	7-4	IOL81LJ			12-51
CKD03LJ		40	10-3	IOL84LJ			12-54
CKD05LJ		48	10-4	ION21LJ			12-57
CKD08LJ		64	10-5	ION24LJ		_	12-80
CKD12LJ		74	10-6	ION41LJ			12-63
CKD15LJ		82	10-7	ION44LJ			12-66
CKD18LJ		98	10-8	ION81LJ			12-69
CK120LJ		10	10-9	ION84LJ			12-72
DE210LJ		3	16-3	IOU21LJ			12-75
DFB20LJ	'7474	12	9-3	IOU24LJ			12-78
DLD00LJ		2	6-3	IOU41LJ		-	12-81
DLE00LJ		3	6-4	IOU44LJ			12-84
DTB00LJ	'7474	8	9-5	IOU81LJ			12-87
DTB10LJ	'7474	9	9-7	IOU84LJ			12-90
DTB20LJ	'7474	10	9-9	IOW21LJ			12-93
DTC00LJ	'74175	7	9-11	IOW24LJ		non-	12-96
DTC10LJ	'74175	8	9-13	IOW41LJ			12-99
DTC20LJ	'74175	9	9-15	IOW44LJ			12-102
DTN00LJ		6	9-17	IOW81LJ			12-105
DTN10LJ		7	9-19	IOW84LJ		_	12-108
DTN20LJ		8	9-21	IPI00LJ			11-3

IOs and IPs do not occupy basic-cell locations.



ALPHANUMERIC CROSS-REFERENCE INDEX

OCTOBER 1987 - REVISED OCTOBER 1988

***************************************	37—REVISED O						
MACRO	SIMILAR	CELLS	PAGE	MACRO	SIMILAR	CELLS	PAGE
NAME	ТО	USED	11.4	NAME	TO	USED	0.44
IPI01LJ IPI04LJ			11-4 11-5	NO420LJ NO510LJ	'4002 '74260	4 4	8-44
IPI04LJ			11-6	NO510LJ NO520LJ	74260		8-45
IPIOOLJ			11-8	NO810LJ	4078	5 6	8-46
			11-0	1	4078		8-47
IPL01LJ IPL04LJ			11-10	NO820LJ OA220LJ	4076	3 · ·	8-49
			11-10	OA220LJ OA231LJ		3	8-51
IPU01LJ IPU04LJ			11-12	OA231LJ OA241LJ		3 4	8-52
	'7404	1	7-5	OPIA0LJ			8-53
IV110LJ				ł			13-3
IV120LJ	'7404 '7404	1	7-6	OPIHOLJ			13-5
IV140LJ	'7404	2	7-7	OPIJOLJ			13-7
IV211LJ		2 4	7-8	OPI20LJ		_	13-9
IV221LJ			7-10	OPI21LJ			13-11
IV241LJ	174400	5	7-12	OPI23LJ		_	13-13
JKB20LJ	'74109	12	9-29	OPI24LJ			13-16
JKB21LJ	174070	12	9-31	OPI40LJ		_	13-18
LAB20LJ	'74279	4	9-33	OPI41LJ		-	13-20
LAH12LJ	*	_	9-35	OPI43LJ			13-22
LAH13LJ		5	9-37	OPI44LJ		_	13-25
LAH14LJ		7	9-39	OPI80LJ		Name	13-27
LAH20LJ		5	9-41	OPI81LJ		_	13-29
LAH22LJ	'74116	4	9-43	OPI83LJ			13-31
LH110LJ		4	9-45	OPI84LJ		was a	13-34
LH400LJ	'7475	11	9-46	OPKA0LJ		_	13-36
MU111LJ	'74157	3	17-3	OPKH0LJ			13-38
MU220LJ	'74153	7	17-4	OPKJ0LJ		-	13-40
MU311LJ	'75151	13	17-6	OPK20LJ			13-42
NA210LJ	'7400	1	8-28	OPK21LJ		_	13-44
NA220LJ	'7400	2	8-29	OPK23LJ		_	13-46
NA310LJ	'7410	2	8-30	OPK24LJ		_	13-49
NA311LJ		2	8-31	OPK40LJ		_	13-51
NA320LJ	'7410	3	8-32	OPK41LJ			13-53
NA410LJ	'7420	2	8-33	OPK43LJ		and the same of th	13-55
NA420LJ	'7420	4	8-34	OPK44LJ			13-58
NA510LJ		3	8-35	OPK80LJ			13-60
NA520LJ		5	8-36	OPK81LJ			13-62
NA810LJ	'7430	6	8-37	OPK83LJ			13-64
NA820LJ	'7430	6	8-38	OPK84LJ			13-67
NO210LJ	'7402	1	8-39	OR210LJ	'7432	2	8-54
NO220LJ	'7402	2	8-40	OR220LJ	'7432	2	8-55
NO310LJ	'7427	2	8-41	OR310LJ	'4075	2	8-56
NO320LJ	'7427	3	8-42	OR320LJ	'4075	3	8-57
NO410LJ	'4002	4	8-43	OR410LJ	'4072	3	8-58

IOs and IPs do not occupy basic-cell locations. OPs and OSs do not occupy basic-cell locations.



ALPHANUMERIC CROSS-REFERENCE INDEX

OCTOBER 1987-REVISED OCTOBER 1988

					010BEN 1007		TODEIT 1000
MACRO NAME	SIMILAR TO	CELLS USED	PAGE	MACRO NAME	SIMILAR TO	CELLS USED	PAGE
OR420LJ	'4072	3	8-59	TDB10LJ		10	9-50
OR510LJ		4	8-60	TDC11LJ		10	9-56
OR810LJ		5	8-61	TDN11LJ		8	9-63
OSI11LJ		_	10-15	TDN12LJ		9	9-69
OSI12LJ		_	10-17	TDN13LJ		12	9-76
OSI13LJ		_	10-19	TDN22LJ		11	9-83
OSI14LJ			10-21	TO010LJ		2	6-5
RF400LJ		418	19-5			_	
RF402LJ		462	19-8				
R2401LJ		26	18-3				
R2402LJ		27	18-5				
R2403LJ		27	18-7				
R2404LJ		31	18-9				
R2405LJ		26	18-11				
R2406LJ		28	18-13				
S085LJ	'7485	58	14-5				
S138LJ	'74138	25	16-4				
S139LJ	'74139	26	16-7				
S150LJ	'74150	123	17-8				
S151LJ	'74151	40	17-12				
S153LJ	'74153	26	17-16	ļ			
S157LJ	'74157	18	17-19				
S161ALJ	'74161A	79	15-3				
S163ALJ	'74163A	81	15-8				
S164LJ	74164	88	18-15				
S165ALJ	'74165A	124	18-19				
S173LJ	'74173	53	9-90				
S175LJ	'74175	31	9-94				
S180XLJ	'74180	21	14-9				
S181LJ	'74181	125	14-11				
S182LJ	'74182	35	14-18				
S191LJ	'74191	98	15-13				
S193LJ	'74193	87	15-19				
S194ALJ	'74194A	73	18-23				
S244LJ	'74244	28	7-14	ļ			
S273LJ	'74273	55	9-97				
S283LJ	'74283	69	14-22				
S373LJ	'74373	47	9-103				
S374LJ	'74374	76	9-100				
S375LJ	'74375	16	9-107				
S686LJ	'74686	104	14-26				
S688LJ	'74688	32	14-30				
TAB20LJ		9	9-48	1			

OPs and OSs do not occupy basic-cell locations.



OCTOBER 1987 - REVISED OCTOBER 1988

This cross-reference index lists TTL/CMOS device types and shows the equivalent and/or similar TGC100 Series macro type for each. The functions shown are intended for internal macros utilized as the core-logic of a 5-V CMOS ASIC custom design. As such, the bus-driver functions referenced are for driving on-chip buses. A subset macro may require multiple macros of that type or other macro types to achieve a replacement function. A superset macro contains either multiples of or additional circuitry when compared to the referenced TTL/CMOS type.

TTL/CMOS	SEE	MACRO	TTL/CMOS	SEE	MACRO
TYPE 4000	NOTE (1)	TYPE NO310LJ	TYPE 4077	NOTE (1)	TYPE EN210LJ
4000	(1)	NO320LJ	4078	(1)	NO810LJ
4001	(1)	NO210LJ	4078		NO820LJ
4001	(1)	NO210LJ	4078	(1)	AN210LJ
4002	(1)	NO410LJ	4081	(1)	AN220LJ
4002	(1)	NO470LJ	4082	(1)	AN410LJ
4011	(1)	NA210LJ	4082	(1)	AN420LJ
4011	(1)	NA220LJ	4085	(1)	AO221LJ
4012	(1)	NA410LJ	4095	(1)	JKB20LJ
4012	(1)	NA420LJ	4512	(2)	MU311LJ
4013	(1)	DFB20LJ	4520	(-/	S161ALJ
4013	(1)	DTB10LJ	4520	(2)	S163ALJ
4015	(2)	R2401LJ	4539	(1)	MU220LJ
4023	(1)	NA310LJ	4585	(' /	S085LJ
4023	(1)	NA320LJ	7266	(1)	EN210LJ
4023	(1)	NA340LJ	40104	(2)	S194ALJ
4027	(2)	JKB20LJ	40181	\-/	S181LJ
4030	(1)	EX210LJ	40193		S193LJ
4030	(1)	EX220LJ	,00	(1)	NA210LJ
4044	(1)	LAB20LJ	'00	(1)	NA220LJ
4063		S085LJ	'02	(1)	NO210LJ
4068	(1)	NA810LJ	'02	(1)	NO220LJ
4068	(1)	NA820LJ	'04	(1)	IV110LJ
4069	(1)	IV140LJ	'04	(1)	IV120LJ
4070	(1)	EX210LJ	'04	(1)	IV140LJ
4070	(1)	EX220LJ	'08	(1)	AN210LJ
4071	(1)	OR210LJ	'08	(1)	AN220LJ
4071	(1)	OR220LJ	'10	(1)	NA310LJ
4072	(1)	OR410LJ	'10	(1)	NA320LJ
4072	(1)	OR420LJ	'11	(1)	AN310LJ
4073	(1)	AN310LJ	'11	(1)	AN320LJ
4073	(1)	AN320LJ	'14	(2)	IPI09LJ
4075	(1)	OR310LJ	'20	(1)	NA410LJ
4075	(1)	OR320LJ	'20	(1)	NA420LJ
4076		S173LJ	1 '21	(1)	AN410LJ

NOTES: 1. Macro is a subset of the referenced function.

2. Macro is similar to a subset of the referenced function.



CMOS/TTL-TO-GATE ARRAY MACRO CROSS-REFERENCE INDEX

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

TTL/CMOS TYPE	SEE NOTE	MACRO TYPE	TTL/CMOS	SEE NOTE	MACRO TYPE	
'21	(1)	AN420LJ	'157		S157LJ	
'27	(1)	NO310LJ	'157	(1)	MU111LJ	
'27	(1)	NO320LJ	'161A	` '	S161ALJ	
'30	. ,	AN810LJ	'163A		S163ALJ	
'30	(1)	NA810LJ	'164		S164LJ	
'30	(1)	NA820LJ	'165A		S165ALJ	
'32	(1)	OR210LJ	'173		S173LJ	
'32	(1)	OR220LJ	'174	(1)	R2405LJ	
'40	(1)	NA420LJ	'175	` '	R2406LJ	
'50	(2)	AO220LJ	'175		S175LJ	
'51	(3)	AO421LJ	'181		S181LJ	
'S51	(1)	AO221LJ	'182		S182LJ	
'58	(3)	AO320LJ	'191		S191LJ	
'74	(1)	DFB20LJ	'193		S193LJ	
'74	(1)	DTB10LJ	'194A		S194ALJ	
'75	(1)	LAH20LJ	'244		S244LJ	
'85		S085LJ	'266	(1)	EN210LJ	
'86	(1)	EX210LJ	'273		S273LJ	
'86	(1)	EX220LJ	'373		S373LJ	
'94	(1)	R2403LJ	'374		S374LJ	
'94	(1)	R2404LJ	'375		S375LJ	
'109	(1)	JKB20LJ	'468	(1)	IV211LJ	
'138		S138LJ	'468	(1)	IV221LJ	
'139		S139LJ	'468	(1)	IV241LJ	
'139	(1)	DE210LJ	'670	(4)	RF400LJ	
'150		S150LJ	'670	(4)	RF402LJ	
151		S151LJ	'686		S686LJ	
'153		S153LJ	'688		S688LJ	
'155	(1)	DE210LJ				

NOTES: 1. Macro is a subset of the referenced function.

- 2. Macro is similar to a subset of the referenced function.
- 3. Macro is a subset of the referenced function but may contain additional inputs.
- 4. Macro is a superset to the referenced function.

	Introduction	1
	TGC100 Series Data	2
	Mechanical Data	3
	Definitions and Ratings	4
	Library Summary	5
14 14 14 14 14 14 14 14 14 14 14 14 14 1	Special Functions	6
	Buffers/Drivers	7
V., V., d.,	Gates	8
	Flip-Flops/Latches	9
	Clock Drivers/Generator/Oscillators	10

- Six Arrays with Up to 16,758 Useable Gates
- Fast Prototype Turn-Around Time
- Extensive Design Support, Including:
 - Design Libraries Compatible with Daisy and Mentor CAE Systems
 - TI Regional ASIC Design Centers
 - TI ASIC Distributor Design Centers
- 222 Macros in Library, Including:
 - Register Files, Oscillators
 - Scan Flip-Flops/Latches
 - Clock Distribution Macros
- TGC100 1-μm CMOS EPIC™ Process Features:
 - Double-Level Metal, Silicided-Poly
 - Typical Gate Delay 500 ps (FO = 3)
 - Flip-Flop Toggle Rates Up to 208 MHz
 - ESD and Latch-Up Protected I/Os
 - Outputs with Up to 20-mA Sink Current
 - di/dt Controlled or Full-Speed Outputs




FIGURE 2-1. TGC103 CMOS GATE ARRAY

description

The Texas Instruments TGC100 Series comprises six gate arrays, each fabricated using TI's $1-\mu m$ advanced silicon-gate CMOS EPIC^m process. The process features two levels of copper-doped-aluminum metallization for interconnect. Silicided polysilicon gate, source, and drain elements further reduce internal resistance and enhance performance. N-channel and P-channel gate lengths are patterned at 1 μm . The six gate array types, with their basic-cell and bond-pad configurations and production packages, are shown below in Table 2-1 and Table 2-2:

TABLE 2-1. TGC100 GATE ARRAY SUMMARY

GATE	BASIC 2-INPU	BOND	
TYPE	TOTAL	MAXIMUM	PADS
	AVAILABLE	USABLE	
TGC103	3200	2880	84
TGC105	5376	4838	118
TGC108	8896	8006	142
TGC112	12654	11389	196
TGC115	15580	14022	216
TGC118	18620	16758	216

EPIC is a trademark of Texas Instruments Incorporated.

Texas UNSTRUMENTS

Copyright © 1987, Texas Instruments Incorporated

TGC100 SERIES 1 μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

TABLE 2-2. TGC100 GATE CONFIGURATION DESCRIPTIONS

							PRC	DUCT	ION P	ACKA	GES					
GATE ARRAY TYPE	PLASTIC DIP		PLASTIC LEADED CHIP QUAD		AD FL	PLASTIC D FLAT (QFP) se Note 1)		PLASTIC OR CERAMIC PIN-GRID ARRAY								
	28	40	28	44	68	84	100	120	132	160	100	120	132	144	180	208
TGC103	~	~		~	~	~					~					
TGC105	~	~		~	~	~	v •	•			~	~				
TGC108	~	~		~	~		~ •	•	~		~	-	-	~		
TGC112					7	~		•	/	•	~	1	1	1	1	
TGC115								•	~	•			~	~	_	-
TGC118								•	1	•			~	~	~	~

NOTE 1: For the quad-flat packages (QFP),

✓ = JEDEC and

■ = EIAJ

The basic structure of the TGC100 Series 1- μ m CMOS gate arrays consists of basic-cell columns separated by wiring channels and a perimeter of external interface macros that are configurable as inputs, outputs, bidirectional I/Os, oscillators, or power pins. Each 4-transistor internal basic cell is equivalent to a 2-input NAND gate.

Each base array in the TGC100 Series incorporates an ac-performance test structure embedded in an otherwise unused corner of the array. Although not user accessible from the I/O bond pads, this test structure is activated by TI during the wafer-probe stage of device fabrication. Measurements are made to verify that the ac performance of the finished gate array falls within the normal production range. For most applications, this ac performance verification, in conjunction with the standard 1-MHz functional testing and dc parametric testing, is sufficient to ensure correct device operation and performance.

library functions

The TGC100 Series gate array library includes basic gates, buffers, flip-flops, latches, registers, and MSI macros. Of the 222 macros offered, 195 are hardwired and 27 are software macros. The hardwired macros provide a broad selection of predesigned, fully characterized functions. The software macros provide popular TTL/CMOS-type MSI functions which can be used as supplied or modified at the workstation to suit design requirements. Additional user-defined software macros can be created using the TGC100 library macros. Library release 2.0 contains the following classes of macros:

- 2 Hardwired MegaModule™ Register Files and 27 MSI Software Macros
- 39 Registers, Scan Flip-Flops/Latches, Delay Elements, and Oscillators
- 75 Gate, Bus Buffer, and Macro Building Blocks
- 79 External Input, Output, and Bidirectional Buffer Macros

MegaModule is a trademark of Texas Instruments Incorporated.





TGC100 SERIES 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

A workstation library summary, showing essential performance data and basic-cell utilization, is included in Section 5. A complete TGC100 Series Design Kit, supplied for the Daisy or Mentor CAE Systems, includes the following:

- TGC100 Series Data Manual
- CMOS Gate Array Design Manual
- Design Support Software User's Manual
- TGC100 Series Design Library.

The Design Kit is arranged to accommodate new material as it is issued.

design flow

User-defined semicustom integrated circuits, designed using TI's TGC100 Series Macro Function Library in conjunction with Daisy or Mentor CAE Systems, can be simulated and verified prior to creating the design database files. The database files generated are used to create the photomask tooling for fabrication. These files are also used by the test programs required for acceptance of the user-defined gate array prototypes. Figure 2-2 provides an overview of the design flow. Gate array designs can be migrated easily to TI standard cell designs, if desired.

prototype and production

The standard TGC100 Series nonrecurring engineering (NRE) charge and prototype cycle time quotation includes the following products and services:

- Initial Design Review
- Generation of Design Specification
- Preparation of Development Contract
- Design Layout (macro placement and routing)
- Post-Lavout QC
- Delivery of Post-Layout Delay Files (back annotation)
- Photomask Tooling
- Fabrication, Assembly, and Test of Prototypes
- Delivery of Five (5) Prototypes (see Notes 2 and 3)

NOTES: 2. Prototypes are assembled in packages that are socket- and footprint-compatible with the package chosen for production units.

> 3. Prototypes are tested for functionality using customer-supplied test patterns at f = 1 MHz, $V_{CC} = 5 V$, and $T_A = 25 °C$.

prototype and production testing

Table 2-3 enumerates the standard testing that is performed on TGC100 Series products. The wafer probe tests use the 1-MHz test description language (TDL) pattern set and include testing the ac performance of the die by exercising the ac-performance test structure. Specified logic-level thresholds are utilized to test output voltage (V_{OH} , V_{OL}), off-state output current (IOz), quiescent supply current (ICC), and input current (III, IIH).



Copyright © 1987, Texas Instruments Incorporated

TGC100 SERIES 1. µm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988




FIGURE 2-2. TGC100 SERIES DESIGN FLOW OVERVIEW

TABLE 2-3. TGC100 SERIES STANDARD TESTING REQUIREMENTS

1-MHz TEST DESCRIPTION LANGUAGE (TDL) PATTERN SET	SUPPLY VOLTAGE TEMPERATURE PARAMETRICS				AC TEST STRUCTURE		
LANGUAGE (IDL) PATTERN SET	4.5 V	5 V	5.5 V	25°C	70°C	TESTED	PROBE
Prototype unit tests		1		1			
Production wafer probe tests	~	~	~			"	
Production unit tests	1	1	~		V	~	

In

TEXAS Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987-REVISED OCTOBER 1988

options for prototype and production units

In addition to the standard TGC100 Series product and services previously outlined, the following options may be selected (at additional cost and cycle time):

- Additional Prototypes
- Additional 1-MHz Test Vectors
- Prototype Devices Tested Over Temperature and V_{CC} Range Plus DC Parametrics
- Critical-Path Delay Measurements (pin-to-pin)
- "At-Speed" Test Vectors
- Nonstandard VCC and Ground Pin Locations
- Operating Temperature Range Other Than 0°C to 70°C

For a quotation or further details of available options, please contact your local TI Sales Office or TI Authorized ASIC Distributor.

macro function names

The logic function implemented by each of the TGC100 Series gate array macro functions is indicated by the macro name prefix. An index to the macro name prefixes is shown in Table 2-4. Each standard cell is further specified, as shown in the example, using the data in Table 2-5.




TABLE 2-4. INDEX TO MACRO FUNCTION PREFIXES

AD Adder	LA D-Type and S-R Latches
AN AND Gates	LH Latches
AO AND-OR Gates	MU Multiplexers
BF Multi-stage AND, NAND, NOR, OR Gates	NA NAND Gates
BU Buffers	NO NOR Gates
CK Clock Generator/Drivers	OA AND/OR Gates
DE Decoders/Demultiplexers	OP Output Buffers
DF/DT D-Type Flip-Flops	OR OR Gates
DL Delay Line Elements	OS Oscillators
EN Exclusive-NOR Gates	R Registers
EX Exclusive-OR Gates	RF Register Files
IO Bidirectional I/O Buffers	S Software Macros
IP Input Buffers	TA Toggle Type, Flip-Flops
IV Inverters	TD Scan Flip-Flops
JK J-K Type Flip-Flops	TO Hi- and Lo-Level Tie-Off Gate

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include te



Copyright © 1987, Texas Instruments Incorporated

TGC100 SERIES 1-µm CMOS GATE ARRAYS

D3015: OCTOBER 1987-REVISED OCTOBER 1988

TABLE 2-5. CODING DEFINITIONS FOR FUNCTION PREFIXES

AOs (3rd and 4th characters):

22 = 2-wide, 2-inputs

23 = 3-wide, 2-inputs

24 = 4-wide, 2-inputs

BFs,Gs, and TOs (3rd,4th,5th characters):

Three digit numerical sequence

BUs, and IVs (3rd character):

2 = 3-State output

Ds, JKs, LAs, and TAs (3rd character):

B = Both preset and clear inputs

C = Clear input

P = Preset input

N = Neither preset nor clear input

DEs and MUs (3rd character):

1 = 1 select line (2-wide)

2 = 2 select lines (4-wide)

3 = 3 select lines (8-wide)

IOs, OPs (3rd character):

I = IO or OP without di/dt control

K = IO or OP with di/dt control

L = IO without di/dt and $70-\mu A$ pull-up

N = IO with di/dt and $70-\mu A$ pull-up

IOs, and OPs (4th character):

A = 16/12-mA sink/source current

H = 12/12-mA sink/source current

J = 20/12-mA sink/source current

2 = 2/2-mA sink/source current

4 = 4/4-mA sink/source current

8 = 8/8-mA sink/source current

IOs, IPs (5th character):

1 = CMOS input

4 = TTL input

6 = CMOS input with hysteresis

9 = TTL input with hysteresis

LA (3rd character):

H = high enable

L = low enable

OPs (5th character):

0 = Totem-pole

1 = N-channel open drain

3 = 3-State

4 = P-channel open drain

Rs and Ss (2nd,3rd,4th,5th characters):

Three or four digit numerical sequence

TGC100 SERIES 1·μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

absolute maximum ratings over operating free-air temperature range [†]
Supply voltage range, VCC0.5 V to 7 V
Input voltage range, VI
Output voltage range, VO0.5 V to VCC
Input clamp current [‡] , I_{IK} (V_{I} < 0 or V_{I} > V_{CC}) ± 20 mA
Output clamp current \S , I_{OK} ($V_{O} < 0$ or $V_{O} > V_{CC}$) ± 20 mA
Continuous output current \S , (VO = 0 to VCC) ± 25 mA
Storage temperature range65°C to 150°C
Operating free-air temperature range 0 °C to 70 °C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other condition(s) beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	V	
	High-level input voltage	CMOS-compatible inputs	0.7V _{CC}			V	
VIH	mign-level input voltage	TTL-compatible inputs	2				
V	Low-level input voltage¶	CMOS-compatible inputs			0.2V _{CC}	V	
VIL	Low-level input voltage	TTL-compatible inputs			0.8	V	
Vį	Input voltage¶#	,	0		Vcc	V	
\/_	Positive-going threshold	CMOS-compatible inputs	0.7V _{CC}			V	
V _{T+}	voltage #	TTL-compatible inputs	2			V	
V-	Negative-going threshold	CMOS-compatible inputs			0.2V _{CC}	V	
VT-	voltage #	TTL-compatible inputs			0.8	· · · · · · · · · · · · · · · · · · ·	
V.	Hysteresis #	CMOS-compatible inputs	1.7			V	
V _{hys}	$(V_{T+} - V_{T-})$	TTL-compatible inputs		0.4		V	
νo	Output voltage§		0		Vсс	V	
Іон	High-level output current§		As s	pecified	on	mΑ	
loL	Low-level output current§		da	ta sheet	s	IIIA	
t _t	Input transition (rise and fa	II) times¶	0		25	ns	
TA	Operating temperature rang	je	0		70	°C	

[§] Applies to external bidirectional and output buffers.



[‡] Applies to external input and bidirectional buffers.

Applies to external input and bidirectional buffers without hysteresis.

[#]Applies to external input buffers with hysteresis.

TGC100 SERIES 1·μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAŅ	IETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		CMOS threshold	lau - Potod	3.7			
V	High-level	TTL threshold	I _{OH} = ≤ Rated	2.4			v
∨он	output voltage†	Outputs without	$I_{OH} = -20 \mu A$	V 01			
		pull-up or -down	See Note 4	V _{CC} -0.1			
		CMOS threshold	la. – C Potod			0.5	
	Low-level	TTL threshold	I _{OL} = ≤ Rated			0.5	v
VOL	output voltage‡	Outputs without	$I_{OL} = 20 \mu A$,				
-		pull-up or -down	See Note 4			0.1	
		TGC103				325	
İ		TGC105				450	
	Committee accomment	TGC108	$V_I = V_{CC}$ or 0,			550	
'cc	Supply current	TGC112	See Note 5			750	μΑ
		TGC115				850	
		TGC118	·			900	

[†] Not applicable for N-channel open-drain output buffers.

NOTES: 4. These limits apply when all other outputs are open.

5. For external inputs and bidirectional I/O buffers with pull-up source $V_I = V_{CC}$ and for external inputs and bidirectional I/O buffers with pull-down source $V_I = 0$.

[‡] Not applicable for P-channel open-drain output buffers.

TGC100 SERIES 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

input, output, and bidirectional buffers

The TGC100 Series library contains a wide selection of input, output, and bidirectional buffers that facilitate design optimization. The buffers include versions having active pull-up or pull-down terminators, and N-channel and P-channel open-drain buffers.

input buffers

Input buffers are available with CMOS- or TTL-level thresholds that feature inverting and noninverting versions with and without hysteresis. A guide to input buffer selection is shown below.

INPUT BUFFER SELECTION GUIDE

INPUT THRESHOLD	INVERTING/ NONINVERTING	LOGIC TYPE AND OPTIONS	MACRO NAME		
			IPI01LJ		
	NONINVERTING	70-μA PULL-UP	IPL01LJ		
CMOS		70-μΑ PULL-DOWN	IPU01LJ		
	INVERTING	HYSTERESIS	IPI06LJ		
	INVERTING	INVERTING	INVERTING	STANDARD	IPI00LJ
		STANDARD	IPI04LJ		
TTL	NONINVERTING	70-μA PULL-UP	IPL04LJ		
	NOMINVERTING	70-μA PULL-DOWN	IPU04LJ		
		HYSTERESIS	IPI09LJ		

Additionally, another class of input buffers features 2-pin crystal-controlled oscillator circuits embedded in an input design. A guide to oscillator selection is shown below:

CRYSTAL-CONTROLLED OSCILLATOR SELECTION GUIDE

FREQUENCY	MACRO NAME
55 to 75 MHz	OSI11LJ
35 to 55 MHz	OSI12LJ
20 to 35 MHz	OSI13LJ
1 to 20 MHz	OSI14LJ

Performance specifications are contained in the workstation library summary section of this data sheet and also in Section 10.



TGC100 SERIES 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

di/dt control

The rapid rate of change of current (di/dt) developed during high-speed logic-level transitions of output and bidirectional buffers creates unwanted voltage transients if the gate array is installed in a system having high VCC and/or ground impedances (see Figure 2-3A). To minimize unwanted voltage transients, the TGC100 Series Gate Array library includes output and bidirectional buffers having integral di/dt control (see Figure 2-3B). Full-speed, non-di/dt-controlled versions are also offered for critical paths.




FIGURE 2-3. TYPICAL EFFECTS OF di/dt

When using non-di/dt-controlled output buffers, the following steps minimize the di/dt-related transients and reduce VCC and ground trace impedances.

- Locate non-di/dt-controlled output and bidirectional buffers on low-inductance pins and adjacent to VCC and ground pins.
- Minimize the number of simultaneously switching outputs.
- Increase the number of V_{CC} and ground pins.
- Increase the width of printed-circuit board's V_{CC} and ground traces, or use dedicated V_{CC} and ground planes.

The following selection guide provides data for choosing the correct buffer based on the type of load driven, along with potential VCC and ground pin requirements reduction:

BIDIRECTIONAL AND OUTPUT BUFFER SELECTION GUIDE

APPLI	CATION (TYP	E OF LOAD DRI	VEN)	CONSIDER USING BUFFER TYPE I/Os OUTPUTS		POTENTIAL VCC/GND PIN REDUCTION	
CMOS/MOS LS	AC/ACT ALS/S/AS/F	TERMINATED LINES	CRITICAL PATHS				
•	•	•		IO(K,N,W)XXLJ	OPKXXLJ	45%	
	•	•	•	IO(I,L,U)XXLJ	OPIXXLJ	0	

Detailed design guidelines on the selection of output and bidirectional buffers and V_{CC} and ground pin requirements are contained in the *CMOS Gate Array Design Manual*.

Texas Instruments

Copyright © 1987, Texas Instruments Incorporated

2-10

TGC100 SERIES 1.μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

output and bidirectional I/O characteristics

The high-level and low-level output voltage characteristics of external outputs and bidirectional I/Os are common for all types of macros. Parametric values for the V_{OH} and V_{OL} output voltage levels are included in the electrical characteristics table (page 2-8).

output buffers

Output buffers are available in totem-pole, 3-state, n-channel or p-channel open-drain output configurations with drive current ratings from 2 to 20 mA. Performance specifications are contained in Sections 5 and 13. A guide to output buffer selection is shown below:

OUTPUT BUFFER SELECTION GUIDE (Each macro is designed for CMOS and TTL loads)

OUTPUT CONFIGURATION	OUTPUT CURRENT	MACRO NAME (and performance class)		
CONFIGURATION	(Source/Sink)	(and perro	rmance class)	
(See Note 6)	(mA)	WITH di/dt	WITHOUT di/dt	
	2/2	OPK20LJ	OPI20LJ	
	4/4	OPK40LJ	OPI40LJ	
TOTEM-POLE	8/8	OPK80LJ	OPI80LJ	
TOTEIVI-FOLE	12/12	OPKH0LJ	OPIHOLJ	
	12/16	OPKAOLJ	OPIAOLJ	
	12/20	OPKJ0LJ	OPIJOLJ	
OPEN-DRAIN	2	OPK21LJ	OPI21LJ	
(N-Channel)	4	OPK41LJ	OPI41LJ	
(See Note 7)	8	OPK81LJ	OPI81LJ	
OPEN-DRAIN	2	OPK24LJ	OPI24LJ	
(P-Channel)	4	OPK44LJ	OPI44LJ	
(See Note 8)	8	OPK84LJ	OPI84LJ	
	2/2	OPK23LJ	OPI23LJ	
3-STATE	4/4	OPK43LJ	OPI43LJ	
	8/8	OPK83LJ	OPI83LJ	

NOTES: 6. All output buffers are noninverting.

7. N-channel open-drain outputs are for sink current.

8. P-channel open-drain outputs are for source current.

Introduction	And the state of t
TGC100 Series Data	2
Mechanical Data	3
Definitions and Ratings	4
Library Summary	5
Special Functions	6
Buffers/Drivers	7
Gates	8
Flip-Flops/Latches	9
Clock Drivers/Generator/Oscillators	10

D3015, OCTOBER 1987-REVISED OCTOBER 1988

mechanical data summary

Electrical characteristics presented in this data manual, unless otherwise noted, apply to gate array macros prior to interconnect routing and packaging. Characteristics and effects of macro layout, routing, and interconnection of a completed ASIC design are covered in the post-layout simulation software. The capacitive loading effects of the package bond wire(s) and terminal(s) are assumed to be a portion of the 15-pF or 50-pF switching-characteristics load shown for the output and I/O cells. Typically, the packaging bond wire and terminal capacitance values range from 1 to 2 pF. Consult TI's design-center personnel and the CMOS Gate Array Design Manual for further assistance in choosing and specifying ASIC packaging options.

package selection

The following classes of conventional through-hole and surface-mount packages are recommended for ASIC designs:

- Dual-in-line (DIP) and plastic (N)
- Leaded chip carrier (PLCC), plastic (FN)
- Pin-grid-array (PGA), low-cost (GP)
- Quad flatpack, JEDEC plastic (PQ), EIAJ plastic (PB,PC,PJ).


TI will review and consider supplying package requirements other than those listed.

ordering instructions

Implementing semiconductor solutions using TGC100 components normally results in an application-specific integrated circuit. Total specifications, including packaging and ordering instructions, are developed as a part of the Design Specification. Contact your TI representative for further information on getting started with an ASIC design.

FN plastic chip carrier package

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. The centerline of the center pin on each side is within 0,10 (0.004) of the package centerline as determined by dimension B.


- B. The location of each pin is within 0,127 (0.005) of its true position with respect to the center pin on each side.
- C. The lead contact points are planar within 0,10 (0.004).



Copyright © 1987, Texas Instruments Incorporated

GP pin-grid-array plastic package

This plastic pin-grid-array package consists of a high-temperature epoxy circuit board that positions and supports the package terminals, interconnections, bond pads, and metallized cavity. The conductively mounted die, bonding wires, and pads are enclosed within a moisture-resistant envelope. The anodized aluminum cover is secured with an epoxy preform. The solder-dipped terminals require no additional cleaning or processing when used in soldered assembly.




NOTE A: Pins are located within 0,13 (0.005) radius of true position relative to each other at maximum material condition and within 0,25 (0.010) radius relative to the center of the plastic.



Copyright © 1988, Texas Instruments Incorporated


This plastic pin-grid-array package consists of a high-temperature epoxy circuit board that positions and supports the package terminals, interconnections, bond pads, and metallized cavity. The conductively mounted die, bonding wires, and pads are enclosed within a moisture-resistant envelope. The anodized aluminum cover is secured with an epoxy preform. The solder-dipped terminals require no additional cleaning or processing when used in soldered assembly.



NOTE A: Pins are located within 0,13 (0.005) radius of true position relative to each other at maximum material condition and within 0,25 (0.010) radius relative to the center of the plastic.



This plastic pin-grid-array package consists of a high-temperature epoxy circuit board that positions and supports the package terminals, interconnections, bond pads, and metallized cavity. The conductively mounted die, bonding wires, and pads are enclosed within a moisture-resistant envelope. The anodized aluminum cover is secured with an epoxy preform. The solder-dipped terminals require no additional cleaning or processing when used in soldered assembly.




NOTE A: Pins are located within 0,13 (0.005) radius of true position relative to each other at maximum material condition and within 0,25 (0.010) radius relative to the center of the plastic.



Copyright © 1988, Texas Instruments Incorporated

This plastic pin-grid-array package consists of a high-temperature epoxy circuit board that positions and supports the package terminals, interconnections, bond pads, and metallized cavity. The conductively mounted die, bonding wires, and pads are enclosed within a moisture-resistant envelope. The anodized aluminum cover is secured with an epoxy preform. The solder-dipped terminals require no additional cleaning or processing when used in soldered assembly.




NOTE A: Pins are located within 0,13 (0.005) radius of true position relative to each other at maximum material condition and within 0,25 (0.010) radius relative to the center of the plastic.



This plastic pin-grid-array package consists of a high-temperature epoxy circuit board that positions and supports the package terminals, interconnections, bond pads, and metallized cavity. The conductively mounted die, bonding wires, and pads are enclosed within a moisture-resistant envelope. The anodized aluminum cover is secured with an epoxy preform. The solder-dipped terminals require no additional cleaning or processing when used in soldered assembly.

180-PIN GP
CONTACT ASIC FIELD SALES SPECIALIST
OR REGIONAL TECHNOLOGY CENTER
ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

This plastic pin-grid-array package consists of a high-temperature epoxy circuit board that positions and supports the package terminals, interconnections, bond pads, and metallized cavity. The conductively mounted die, bonding wires, and pads are enclosed within a moisture-resistant envelope. The anodized aluminum cover is secured with an epoxy preform. The solder-dipped terminals require no additional cleaning or processing when used in soldered assembly.




NOTE A: Pins are located within 0,13 (0.005) radius of true position relative to each other at maximum material condition and within 0,25 (0.010) radius relative to the center of the plastic.



Copyright © 1988, Texas Instruments Incorporated

NW dual-in-line packages

Each of these dual-in-line packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remaining stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located with 0,25 (0.010) of its true longitudinal position.




Copyright © 1988, Texas Instruments Incorporated


PB plastic quad flat packages (EIAJ)




PC plastic quad flat packages (EIAJ)



PJ plastic quad flat package (EIAJ)



PQ plastic quad flat package





Introduction	1
TGC100 Series Data	2
Mechanical Data	3
Definitions and Ratings	4
Library Summary	5
Special Functions	6
Buffers/Drivers	7
Gates	8
Flip-Flops/Latches	9
Clock Drivers/Generator/Oscillators	10

DEFINITIONS AND RATINGS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

This section provides an explanation of function tables, parameter measurement information, and a glossary.

explanation of function tables

Function tables used in this data manual employ symbols to describe the states of input stimuli and the resultant output response. Definitions of the symbols are provided followed by an explanation of how the symbols are used—to construct an actual function table. The function table example is a sequential storage macro which includes a description of the relationships between the application of static conditions versus the dynamic inputs. Sufficient detail is included to provide for interpretation of truth tables used in this manual.

parameter measurement information

Test conditions used for measurement of electrical characteristics are provided in the family data sheet or on each individual data sheet. Conditions used for measurement of switching characteristics are shown in this section in the form of load circuits and voltage waveforms. Test points are illustrated schematically on the load circuits and reference points are plotted on the voltage waveforms.

glossary

A glossary in this section defines the symbols, terms, and definitions used in this manual.

TGC100 **SERIES**

EXPLANATION OF FUNCTION TABLES

The following symbols are now being used in function tables on TI data sheets:

Н high level (steady state)

L low level (steady state)

transition from low to high level 1

1 transition from high to low level

Х irrelevant (any input, including transitions)

Z off (high-impedance) state of a 3-state output

the level of steady-state inputs at inputs A through H, respectively a . . h

 Q_0 level of Q before the indicated steady-state input conditions were

established

Ō٥ complement of Q_0 or level of \overline{Q} before the indicated steady-

state input conditions were established

level of Q before the most recent active transition indicated by ↑ or ↓ Q_n

one high-level pulse

one low-level pulse

TOGGLE each output changes to the complement of its previous level on each

active transition indicated by ↑ or ↓

? unknown

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains, H, L, and/or X together with ↑ and/or ↓, the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, \Box or ____ , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., S194LJ.

	INPUTS										OUTF	PUTS	
CLEAR	MODE		CLOCK	SEF	RIAL	P	ARA	LLE	L	0.	Ω-	0-	0-
CLEAR	S1	SO	CLUCK	SLSER	SRSER	Α	В	С	D	$\mathbf{Q}_{\mathbf{A}}$	σ_{B}	σC	σ_{D}
L	Х	X	X	X	Х	Х	Х	Х	Х	L	L	L	L
Н	Х	X	L	Х	X	Х	X	Χ	Χ	Q_{AO}	Q_{BO}	a_{CO}	σ_{DO}
Н	Н	H	1	×	X	а	b	С	d	а	b	С	d
Н	L	Н	1	×	н	Х	Χ	Χ	Х	н	Q_{An}	Q_{Bn}	α_{Cn}
Н	L	Н	1	Х	L	Х	Χ	Х	Χ	L	Q_{An}	Q_{Bn}	α_{Cn}
Н	н	L	 ↑	Н	X	Х	Χ	Х	Χ	QBn	Q_{Cn}	Q_{Dn}	Н
н	н	L	1	L	. X	Х	Х	Χ	Х		Q_{Cn}		L
н	l ı	- 1	l v	l v	v	v	Y	Y	Y		000		050

FUNCTION TABLE

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output Q_A , data entered at B will be at Q_B , and so forth, following a low-to-high clock transition.


The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B , the previous levels of Q_B and Q_C are now at Q_C and Q_D respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

TGC100 SERIES

EXPLANATION OF FUNCTION TABLES

The sixth and seventh lines represent the loading of the high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A , the previous levels of Q_C and Q_D are now at Q_B and Q_C , respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.


The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.



PARAMETER	CELLS	C _L †
t _{pd}	INTERNAL and INPUT	0
^t pd	OUTPUTS	15 pF or 50 pF

 $^{^{\}dagger}\text{C}_{L}$ includes probe and test fixture capacitance.


FIGURE 1. TOTEM-POLE OUTPUTS



 $^{\dagger}C_{L}$ includes probe and test fixture capacitance.

FIGURE 2. OPEN-DRAIN OUTPUTS

PARAMETER MEASUREMENT INFORMATION



PARAMETER		INTERNA	L BUFFER	OUTPUT	OR I/O	S1	S2	
		RL	C _L †	RL	C _L †	31		
	tPZH	40 kΩ	O pF	1 kΩ	15 pF or	OPEN	CLOSED	
^t en	tPZL	20 kΩ	O pr	1 K12	50 pF	CLOSED	OPEN	
	tPHZ	40 kΩ	0 pF	1 kΩ	50 pF	OPEN	CLOSED	
^t dis	tPLZ	20 kΩ	U pr	1 K12	50 pr	CLOSED	OPEN	
	^t PLH		O pF		15 pF or	OPEN	OPEN	
t _{pd}	tPHL	_	O pr	_	50 pF	OPEN	OPEN	

[†]C_L includes probe and test fixture capacitance.

FIGURE 3. 3-STATE OUTPUTS




FIGURE 4. CMOS INPUT CELL AND CMOS 3-STATE BIDIRECTIONAL INPUT PROPAGATION DELAY TIME VOLTAGE WAVEFORMS






FIGURE 5. TTL INPUT CELL AND TTL 3-STATE BIDIRECTIONAL INPUT PROPAGATION DELAY TIME VOLTAGE WAVEFORMS




FIGURE 6. INTERNAL TOTEM-POLE OUTPUT PROPAGATION DELAY TIME VOLTAGE WAVEFORMS




FIGURE 7. INTERNAL 3-STATE OUTPUT BUFFER DISABLE AND ENABLE VOLTAGE WAVEFORMS




FIGURE 8. CMOS/TTL OUTPUT AND 3-STATE BIDIRECTIONAL INPUT/OUTPUT PROPAGATION DELAY TIME VOLTAGE WAVEFORMS






FIGURE 9. CMOS/TTL 3-STATE BIDIRECTIONAL INPUT/OUTPUT
DISABLE AND ENABLE VOLTAGE WAVEFORMS

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

Cpd Power dissipation capacitance

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$.

fclock Clock frequency

The rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of the output logic level in accordance with the specification.

fopr Operating frequency

The rate at which the inputs of a circuit can be driven through its required sequences while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of the output logic level in accordance with the specification.

ICC Supply current

The current into* the VCC supply terminal of an integrated circuit.

ItH High-level input current

The current into* an input when a high-level voltage is applied to that input.

IJL Low-level input current

The current into* an input when a low-level voltage is applied to that input.

IOH High-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

IOL Low-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

IOZ Off-state (high-impedance-state) output current (of a 3-state output)

The current flowing into* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output.

^{*}Current out of a terminal is given as a negative value.



۷ін High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is quaranteed.

VIL Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

High-level output voltage ۷он

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

Positive-going threshold level V_{T+}

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T -.

Negative-going threshold level ٧_T _

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, VT + .

Access time ta

The time interval between the application of a specified input pulse and the availability of valid signals at an output.

Disable time (of a 3-state output) tdis

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state. $t_{dis} = \frac{t_{PHZ} + t_{PLZ}}{2}$.

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

ten Enable time (of a 3-state output)

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to either of the defined active levels (high or low). $t_{en} = \frac{tPZH + tPZL}{2}$.

tf Fall time

The time interval between two reference points (90% and 10% unless otherwise specified) on a waveform that is changing from the defined high level to the defined low level.

th Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

tpd Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. $t_{pd} = \frac{t_{phl} + t_{plh}}{2}$.

tphl Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tpHZ Disable time (of a 3-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to a high-impedance (off) state.

tplH Propagation delay time, low-to-high output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.



Disable time (of a 3-state output) from low level **tPLZ**

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the defined low level to a high-impedance (off) state.

Enable time (of a 3-state output) to high level ^tPZH

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined high level.

Enable time (of a 3-state output) to low level **tPZL**

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined low level.

tr Rise time

The time interval between two reference points (10% and 90% unless otherwise specified) on a waveform that is changing from the defined low level to the defined high level.

Sense recovery time tsr

The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.

Setup time tsu

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

Transition time (general) tt

The time interval between two reference points (10% and 90% unless otherwise specified) on a waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

ΔtpHL Delta propagation delay time, high-to-low level output

The change in propagation delay time (tphL) with load capacitance.

ΔtpHZ Delta disable time (of a 3-state output) from high level

The change in disable time (tpHZ) with load capacitance.

Δtp_{LH} Delta propagation delay time, low-to-high level output

The change in propagation delay time (tpLH) with load capacitance.

ΔtpLZ Delta disable time (of a 3-state output) from low level

The change in disable time (tp. 7) with load capacitance.

ΔtpzH Delta enable time (of a 3-state output) to high level

The change in enable time (tpzH) with load capacitance.

ΔtpzL Delta enable time (of a 3-state output) to low level

The change in enable time (tpzl) with load capacitance.

Introduction	1
TGC100 Series Data	2
Mechanical Data	3
Definitions and Ratings	4.
Library Summary	5
Special Functions	6
Buffers/Drivers	7
Gates	8
Flip-Flops/Latches	9
Clock Drivers/Generator/Oscillators	10

e **5**

Library Summary

TGC100 SERIES

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

This section provides summary tables of functionally similar macros from which the designers can select specific functions having the performance criteria that best meet their design requirements. Grouped into functional categories, the summary provides:

- Macro identification (name)
- General description, such as number of inputs, width, size, or scope of the macro
- Output drive of internal macros and output current ratings of outputs and bidirectional I/Os
- The number of basic array cells used by internal macros
- Typical and maximum delay and delta delay times for the primary or data path.
 Delay times for internal and inut macros are at C_L = 0. Delay times for I/Os and outputs are at C_L = 15 pF.
- Setup and hold times for the data path input to hardwired sequential functions.

Maximum delay times are the worst-case path or input. The worst-case propagation times for the low-to-high and high-to-low transition may occur in different paths or inputs.

For complete specifications, consult the macro data sheets in the following sections.

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

AND, AND-OR, AND-NOR GATES

FUNCTION					SWITCHING CHARACTERISTICS						
						C _L = 0					
		NO.				DELAY	TIME	DELTA	DELAY		
	MACRO	OF	OUTPUT	CELLS		^t PLH	tPHL	Δ tpLH	Δt_{PHL}		
HARDWIRED	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)		
	AN210LJ	2	1X	2	TYP	0.48	0.54	0.88	0.49		
					MAX	0.89	1.07	1.72	0.88		
	AN220LJ	2	2X	2	TYP	0.55	0.6	0.44	0.3		
					MAX	1.02	1.19	0.88	0.56		
	AN310LJ	3	1X	2	TYP	0.65	0.65	0.89	0.5		
					MAX	1.33	1.36	1.72	0.94		
	AN320LJ	3	2X	3	TYP	0.71	0.67	0.46	0.31		
AND GATES					MAX	1.42	1.43	0.92	0.59		
AND GATES	AN410LJ	4	1X	3	TYP	0.77	0.67	0.9	0.52		
					MAX	1.66	1.46	1.76	0.98		
	AN420LJ	4	2X	3	TYP	0.87	0.7	0.48	0.33		
					MAX	1.86	1.54	0.97	0.65		
	AN510LJ	5	1X	3	TYP	0.99	0.74	0.92	0.54		
					MAX	2.27	1.67	1.83	1.03		
	AN810LJ	8	1X	5	TYP	0.88	0.7	1.69	0.52		
					MAX	1.89	1.54	3.41	0.98		
	AO220LJ	4	2X	3	TYP	0.62	0.97	0.46	0.38		
AN-OR					MAX	1.28	2.35	0.9	0.74		
GATES	AO320LJ	6	1X	4	TYP	0.8	1.06	0,89	0.63		
					MAX	1.82	2.84	1.78	1.22		
	AO221LJ	4	1X	2	TYP	0.5	0.38	1.68	0.75		
					MAX	1.25	0.7	3.42	1.5		
AND-NOR	AO241LJ	4	2X	6	TYP	1.23	0.92	0.44	0.3		
GATES					MAX	3.15	1.95	0.88	0.59		
	AO421LJ	8	1X	4	TYP	0.72	0.62	1.67	1.3		
					MAX	2.13	1.63	3.43	2.79		

D3015, OCTOBER 1987-REVISED OCTOBER 1988

ARITHMETIC FUNCTIONS

FUNCTION					SWITCHING CHARACTERISTICS					
					C _L = 0					
ARITHMETIC		WIDTH				DELAY	TIME	DELTA DELAY		
OPERATORS	MACRO	OR	OUTPUT	CELLS		tPLH	^t PHL	Δ tpLH	∆tpHL	
(SOFTWARE)	NAME	SIZE	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	
1-BIT FULL	AD100LJ	1-BIT	1X	9	TYP	1.2	1.51	0.89	0.51	
ADDER					MAX	2.44	3.27	1.71	0.91	
MAGNITUDE	S085LJ	4-BITS	2X	58	TYP	4.6	5.5	0.44	0.32	
COMPARATOR					MAX	8.9	10.8	0.84	0.44	
PARITY	S180XLJ	8-BITS	1X	21	TYP	3.2	3.1	0.89	0.5	
TREE					MAX	6.1	5.9	1.72	0.9	
ALU WITH	S181LJ	4-BITS	1X	125	TYP	7.4	6.7	0.88	1.27	
LOOK-AHEAD					MAX	13.1	11.7	1.74	2.66	
LOOK-AHEAD	S182LJ	4	2X	35	TYP	2.5	2.3	1.68	0.75	
CARRY GEN.		STAGES			MAX	4.3	4.1	3.42	1.5	
RIPPLE	S283LJ	4-BITS	2X	69	TYP	3.8	3.4	0.44	0.32	
ADDER					MAX	6.9	6.5	0.84	0.44	
MAGNITUDE	S686LJ	8-BITS	2X	104	TYP	3.2	4.2	0.44	0.64	
COMPARATOR					MAX	5.7	7.9	0.9	1.34	
IDENTITY	S688LJ	8-BITS	2X	32	TYP	2.5	3.2	0.44	0.32	
COMPARATOR					MAX	4.4	6.3	0.84	0.44	

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

BOOLEANS, BUFFERS

FUNCTION					SWITCHING CHARACTERISTICS						
						C _L = 0					
		NO.				DELAY TIME		DELTA	DELAY		
	MACRO	OF	OUTPUT	CELLS		tPLH	tPHL	Δ tpLH	Δ tPHL		
	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)		
	BF001LJ	3	1X	2	TYP	0.46	0.37	1.67	0.67		
					MAX	1.12	0.59	3.4	1.46		
	BF006LJ	4	1X	2	TYP	0.6	0.36	2.49	0.64		
					MAX	1.77	0.63	5.1	1.53		
	BF011LJ	6	1X	3	TYP	0.8	0.42	2.5	0.76		
					MAX	2.39	0.77	5.12	1.58		
HARDWIRED MULTI-STAGE	BF022LJ	6	1X	3	TYP	1.19	0.53	2.49	1.05		
GATES					MAX	2.69	1.07	5.1	2.2		
	BF051LJ	3	1X	2	TYP	0.49	0.33	1.41	0.73		
					MAX	1.07	0.58	3.4	1.48		
	BF053LJ	4	1X	2	TYP	0.52	0.38	1.69	0.74		
					MAX	1.32	0.69	3.42	1.46		
	BF056LJ	4	1X	2	TYP	0.48	0.41	1.28	1		
					MAX	1.39	0.86	3.4	2.06		
	BU130LJ	1	3X	2	TYP	0.49	0.69	0.28	0.3		
HARDWIRED					MAX	0.82	1.27	0.58	0.56		
BUFFER GATES	BU150LJ	1	5X	3	TYP	0.57	0.85	0.2	0.26		
					MAX	0.99	1.66	0.38	0.47		
SOFTWARE	S244LJ	1 X 8	1X	28	TYP	1.9	2.5	0.96	0.62		
W/3-STATE		BITS			MAX	2.6	3.2	1.9	1.26		
OUTPUTS		2 EN									

D3015, OCTOBER 1988

CLOCK GENERATOR/DRIVERS

FUNCTION					SWITCHING CHARACTERISTICS				
CLOCK					C _L = 0				
GENERATOR		NO.				DELAY	TIME	DELTA	DELAY
DRIVERS	MACRO	OF	OUTPUT	CELLS		^t PLH	tPHL	∆tpLH	∆tpHL
HARDWIRED	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
2-PHASE CLOCK	CK120LJ	1	1X	10	TYP	5.84	1.54	0.55	0.33
GENERATOR					MAX	12.69	3.82	1.14	0.62
USE ON	CKD03LJ	1	25 pF	40	TYP	1.94	1.95	0.02	0.03
TGC103					MAX	3.05	3.12	0.04	0.04
USE ON	CKD05LJ	1	25 pF	48	TYP	2.18	2.21	0.02	0.02
TGC105					MAX	3.44	3.55	0.03	0.03
USE ON	CKD08LJ	1	25 pF	64	TYP	2.3	2.29	0.01	0.02
TGC108					MAX	3.64	3.7	0.02	0.03
USE ON	CKD12LJ	1	35 pF	74	TYP	2.36	2.41	0.01	0.01
TGC112					MAX	3.75	3.87	0.02	0.02
USE ON	CKD15LJ	1	35 pF	82	TYP	2.45	2.5	0.01	0.01
TGC115					MAX	3.88	4.03	0.02	0.02
USE ON	CKD18LJ	1	35 pF	98	TYP	2.45	2.5	0.01	0.01
TGC118					MAX	3.88	4.03	0.02	0.02

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

COUNTERS, DECODERS/DEMULTIPLEXERS

FUNCTION					SWITCHING CHARACTERISTICS				
						CL:	= 0 (Se	e Note 1)	
		TYPE				DELAY	TIME	DELTA	DELAY
COUNTERS	MACRO	OF	OUTPUT	CELLS		^t PLH	^t PHL	∆tplH	∆tpHL
(SOFTWARE)	NAME	CLEAR	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
4-BIT	S161ALJ	ASYNCH	1X	79	TYP	3.9	3.5	0.9	0.52
BINARY					MAX	7.1	7.1	1.73	0.96
4-BIT	S163ALJ	SYNCH	1X	81	TYP	3.9	3.5	0.9	0.52
BINARY					MAX	7.1	7.1	1.73	0.96
4-BIT	S191LJ	NONE	1X	98	TYP	4.7	3.9	0.88	0.99
UP/DOWN					MAX	9	7.5	1.72	2.04
BINARY									
4-BIT	S193LJ	ASYNCH	1X	87	TYP	3.8	3.7	0.88	1.56
UP/DOWN					MAX	7.4	7.2	1.76	3.3
BINARY									

NOTE 1: Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked functions embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation, produce workstation output used to identify and resolve each specific timing need.

FUNCTION	T				SWITCHING CHARACTERISTICS					
							CL =	= 0		
DECODER/						DELAY	TIME	DELTA	DELAY	
DEMULTI-	MACRO		OUTPUT	CELLS		tPLH	tPHL	∆tpLH	Δ tphL	
PLEXERS	NAME	SIZE	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	
HARDWIRED	DE210LJ	2-TO-4	1X	3	TYP	0.39	0.47	0.87	0.73	
					MAX	0.97	1.18	1.7	1.46	
3-ENABLES	S138LJ	3-TO-8	1X	25	TYP	1.6	2.7	0.88	1.27	
(SOFTWARE)					MAX	2.5	5.3	1.74	2.66	
1-ENABLE	S139LJ	DUAL	1X	26	TYP	1.3	1.4	0.88	0.99	
(SOFTWARE)		2-TO-4			MAX	2.1	2.4	1.72	2.04	

D3015, OCTOBER 1987-REVISED OCTOBER 1988

D-TYPE FLIP-FLOPS

FUNCTION				SWITCHING CHARACTERISTICS					TIM	ING
D-TYPE					CL	= 0 (C	LK to Q)		RQN	/ITS
FLIP-FLOPS					DELAY	TIME	DELTA	DELAY	SETUP	HOLD
HARDWIRED	MACRO	OUTPUT	CELLS		tPLH	tPHL	∆tpLH	ΔtpHL	tsu	th
(fclock)	NAME	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	(ns)	(ns)
115 MHz	DFB20LJ	2X	12	TYP	2	1.37	0.46	0.35	3	1
W/CLRZ				MAX	4.21	2.9	0.92	0.64		
AND PREZ										
100 MHz	DTB00LJ	0.5X	8	TYP	1.38	1.39	1.96	1.98	2	0
W/CLRZ				MAX	2.83	2.9	3.88	3.86	1	
AND PREZ				. :						
170 MHz	DTB10LJ	1X	9	TYP	1.46	1.53	0.88	0.52	1.9	0
W/CLRZ				MAX	3.11	3.2	1.7	0.96		
AND PREZ										
193 MHz	DTB20LJ	2X	10	TYP	1.68	1.65	0.42	0.32	2.1	0.6
W/CLRZ			1	MAX	3.64	3.53	0.84	0.6		
AND PREZ									ł	
100 MHz	DTC00LJ	0.5X	7	TYP	1.29	1.33	1.92	1.86	2	0
W/CLRZ				MAX	2.57	2.76	3.82	3.58		
185 MHz	DTC10LJ	1X	8	TYP	1.44	1.54	0.9	0.52	1.5	0.7
W/CLRZ				MAX	3.02	3.21	1.72	0.96		
208 MHz	DTC20LJ	2X	9	TYP	1.53	1.64	0.44	0.32	1.6	0.7
W/CLRZ	3			MAX	3.46	3.45	0.86	0.62		
100 MHz	DTN00LJ	0.5X	6	TYP	1.23	1.26	1.6	1.84	2	0
				MAX	2.48	2.55	3.06	3.6		
179 MHz	DTN10LJ	1X	7	TYP	1.32	2.43	0.88	0.52	0.7	0.6
	,		-	MAX	2.75	2.99	1.68	0.92		
208 MHz	DTN20LJ	2X	8	TYP	1.49	1.56	0.44	0.3	0.7	0.6
·				MAX	3.19	3.24	0.82	0.6		
95 MHz	DTP00LJ	0.5X	7	TYP	1.35	1.44	1.58	1.96	2	0
W/PREZ				MAX	2.65	2.91	3.06	3.84		
167 MHz	DTP10LJ	1X	8	TYP	1.34	1.55	0.88	0.52	1.6	0
W/PREZ				MAX	2.75	3.19	1.7	0.92	1	
200 MHz	DTP20LJ	2X	9	TYP	1.53	1.69	0.42	0.3	1.6	0
W/PREZ				MAX	3.18	3.5	0.82	0.6		

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

D-TYPE FLIP-FLOPS, DELAY ELEMENTS

FUNCTION				SWITCHING CHARACTERISTICS					
			-		C _L = 0 (See Note 1)				
D-TYPE					DELA	TIME	DELTA	DELAY	
FLIP-FLOPS	MACRO	OUTPUT	CELLS		tPLH	t _{PHL}	∆tPLH	∆tpHL	
SOFTWARE	NAME	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	
4-BIT 3-STATE	S173LJ	1X	53	TYP	2.3	2.5	0.96	0.64	
WITH CLR				MAX	4.5	5.1	1.9	1.26	
4-BIT COMP.	S175LJ	1X	31	TYP	1.8	1.7	0.9	0.52	
OUTPUTS				MAX	3.9	3.5	1.73	0.96	
WITH CLRZ									
8-BIT WITH CLRZ	S273LJ	1X	55	TYP	1.4	1.6	0.89	0.51	
				MAX	2.8	3.4	1.72	0.95	
8-BIT WITH	S374LJ	1X	76	TYP	2.3	2.5	0.96	0.64	
3-STATE				MAX	4.5	5.1	1.9	1.26	

NOTE 1: Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked functions embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation, produce workstation output used to identify and resolve each specific timing need.

FUNCTION					SW	SWITCHING CHARACTERISTICS					
						$C_L = 0$					
DELAY						DELAY	TIME	DELTA	DELAY		
ELEMENTS	MACRO	FUNC-	OUTPUT	CELLS		^t PLH	tPHL	∆tpLH	∆tpHL		
HARDWIRED	NAME	TION	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)		
LEVEL	DLD00LJ	LOGIC	1X	2	TYP	0.59	0.42	0.44	0.49		
RESTORER		DRIVER			MAX	1.26	0.92	0.86	0.87		
DELAY	DLE00LJ	2 ns	DRIVES	3	TYP	1.58	1.92	2.55	1.24		
ELEMENT		TYP	DLDOOLJ		MAX	3.73	4.45	5.19	2.57		
		DELAY	DLE00LJ								

D3015. OCTOBER 1987-REVISED OCTOBER 1988

EX-NOR, EX-OR GATES, INPUT BUFFERS

FUNCTION					SWITCHING CHARACTERISTICS					
							C _L =	= 0		
		NO.				DELAY	TIME	DELTA	DELAY	
	MACRO	OF	OUTPUT	CELLS		tPLH	tPHL	Δt_{PLH}	Δ tpHL	
HARDWIRED	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	
EX-NOR GATE	EN210LJ	2	1X	3	TYP	0.57	0.85	0.89	0.57	
					MAX	1.09	2.02	1.72	1.06	
	EX210LJ	2	1X	3	TYP	0.81	0.75	0.89	0.5	
EX-OR GATES					MAX	1.6	1.48	1.72	0.9	
LA-OR GATES	EX220LJ	2	2X	4	TYP	0.86	0.81	0.45	0.3	
					MAX	1.75	1.61	0.88	0.56	

FUNCTION			SW	ITCHIN	IG CHA	RACTERI	STICS	
					C _L =	= 0		
INPUT		INPUT		DELAY	TIME	DELTA	DELAY	
BUFFERS	MACRO	THRESHOLD		tPLH	^t PHL	Δ tPLH	Δt_{PHL}	
HARDWIRED	NAME	VOLTAGE		(ns)	(ns)	(ns/pF)	(ns/pF)	
INVERTING	IPI00LJ	2.5	TYP	0.95	1.13	0.18	0.16	
		(CMOS)	MAX	1.64	1.87	0.38	0.25	
	IPI01LJ	2.5	TYP	1.1 ·	0.77	0.2	0.17	
NON-		(CMOS)	MAX	1.63	1.36	0.39	0.27	
INVERTING	IPI04LJ	1.3	TYP	1.62	1.22	0.2	0.26	
		(TTL)	MAX	2.39	2.82	0.39	0.62	
INV. WITH	IPI06LJ	0.9/3.85	TYP	2.22	2.31	0.81	0.92	
HYSTERESIS		(CMOS)	MAX	2.8	3.05	1.48	1.7	
NONINVERTING WITH	IPI09LJ	0.8/2	TYP	1.74	2.71	0.24	0.44	
HYSTERESIS		(TTL)	MAX	2.59	5.27	0.45	0.83	
	IPL01LJ	2.5	TYP	1.15	0.82	0.19	0.18	
WITH 70-μA PULL-UP		(CMOS)	MAX	1.71	1.45	0.36	0.24	
CURRENT SOURCE	IPL04LJ	1.3	TYP	1.66	1.23	0.19	0.26	
		(TTL)	MAX	2.44	2.84	0.39	0.62	
	IPU01LJ	2.5	TYP	1.16	0.8	0.19	0.14	
WITH 70-μA PULL-DOWN		(CMOS)	MAX	1.7	1.4	0.36	0.25	
CURRENT SOURCE	IPU04LJ	1.3	TYP	1.68	1.29	0.19	0.26	
		(TTL)	MAX	2.47	3.01	0.37	0.64	

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

BIDIRECTIONAL INPUT/OUTPUT BUFFERS

FUNCTION					OUT	PUT SW	ITCHING	
I/O				CH	IARACT	ERISTIC	st c _L =	15 pF
3-STATE		OUTPUT	INPUT		DELA	TIME	DELTA	DELAY
BIDIRECTIONAL	MACRO	CURRENT	THRESHOLD		tPLH	tPHL	∆tpLH	Δ tPHL
HARDWIRED	NAME	(mA)	VOLTAGE		(ns)	(ns)	(ns/pF)	(ns/pF)
	IOI21LJ	2	2.5	TYP	4.29	5.04	0.16	0.14
			(CMOS)	MAX	8.31	9.66	0.3	0.25
	IOI24LJ	2	1.3	TYP	4.31	5.03	0.16	0.14
			(TTL)	MAX	8.33	9.63	0.3	0.25
	IOI41LJ	4	2.5	TYP	2.88	3.84	0.08	0.07
			(CMOS)	MAX	5.72	7.7	0.15	0.13
	IOI44LJ	4	1.3	TYP	2.88	3.84	0.08	0.07
			(TTL)	MAX	5.72	7.69	0.15	0.13
	IOI81LJ	8	2.5	TYP	2.56	3.58	0.04	0.05
			(CMOS)	MAX	5.29	7.53	0.08	0.09
	IOI84LJ	8	1.3	TYP	2.56	3.58	0.04	0.05
			(TTL)	MAX	5.29	7.53	0.08	0.09
	IOK21LJ	2	2.5	TYP	5.21	7.88	0.16	0.15
			(CMOS)	MAX	10.27	15.14	0.3	0.27
	IOK24LJ	2	1.3	TYP	5.22	7.86	0.16	0.15
			(TTL)	MAX	10.3	15.11	0.3	0.27
	IOK41LJ	4	2.5	TYP	4.12	6.75	0.08	0.09
WITH di/dt			(CMOS)	MAX	8.38	13.41	0.16	0.17
CONTROL	IOK44LJ	4	1.3	TYP	4.12	6.74	0.03	0.09
			(TTL)	MAX	8.39	13.4	0.16	0.17
	IOK81LJ	8	2.5	TYP	4.17	6.82	0.05	0.07
			(CMOS)	MAX	8.8	14.06	0.1	0.13
	IOK84LJ	8	1.3	TYP	4.18	6.81	0.05	0.07
			(TTL)	MAX	8.8	14.05	0.1	0.13

[†] CMOS shown.

D3015, OCTOBER 1987-REVISED OCTOBER 1988

BIDIRECTIONAL INPUT/OUTPUT BUFFERS

FUNCTION					OUT	PUT SW	ITCHING	:
I/O				CH	IARACT	ERISTIC	st c _L =	15 pF
3-STATE		OUTPUT	INPUT		DELA	TIME	DELTA	DELAY
BIDIRECTIONAL	MACRO	CURRENT	THRESHOLD		tPLH	tPHL	∆tpLH	∆tpHL
HARDWIRED	NAME	(mA)	VOLTAGE		(ns)	(ns)	(ns/pF)	(ns/pF)
	IOL21LJ	2	2.5	TYP	4.28	5.08	0.16	0.14
			(CMOS)	MAX	8.27	9.74	0.3	0.25
	IOL24LJ	2	1.3	TYP	4.29	5.07	0.16	0.14
			. (TTL)	MAX	8.29	9.72	0.3	0.25
	IOL41LJ	4	2.5	TYP	2.88	3.87	0.08	0.07
WITH 70-μA			(CMOS)	MAX	5.71	7.75	0.15	0.13
PULL-UP	IOL44LJ	4	1.3	TYP	2.88	3.86	0.08	0.07
			(TTL)	MAX	5.71	7.74	0.15	0.13
	IOL81LJ	. 8	2.5	TYP	2.56	3.6	0.04	0.05
			(CMOS)	MAX	5.28	7.56	0.08	0.09
	IOL84LJ	8	1.3	TYP	2.56	3.59	0.04	0.05
			(TTL)	MAX	5.28	7.56	0.08	0.09
	ION21LJ	2	2.5	TYP	5.19	7.93	0.16	0.15
			(CMOS)	MAX	10.22	15.24	0.3	0.27
	ION24LJ	2	1.3	TYP	5.2	7.92	0.16	0.15
			(TTL)	MAX	10.25	15.21	0.3	0.27
WITH di/dt	ION41LJ	4	2.5	TYP	4.11	6.78	0.08	0.09
CONTROL			(CMOS)	MAX	8.36	13.47	0.16	0.17
AND	ION44LJ	4	1.3	TYP	4.11	6.78	0.08	0.09
70-μA PULL-UP			· (TTL)	MAX	8.37	13.46	0.16	0.17
,	ION81LJ	8	2.5	TYP	4.17	6.84	0.05	0.07
			(CMOS)	MAX	8.79	14.11	0.1	0.13
	ION84LJ	8	1.3	TYP	4.17	6.84	0.05	0.07
			(TTL)	MAX	8.79	14.09	0.1	0.13

[†] CMOS shown.



WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

BIDIRECTIONAL INPUT/OUTPUT BUFFERS

FUNCTION							ITCHING	
I/O				CH	IARACT	ERISTIC	cst c _L =	15 pF
3-STATE		OUTPUT	INPUT		DELA	TIME	DELTA	DELAY
BIDIRECTIONAL	MACRO	CURRENT	THRESHOLD	ŀ	^t PLH	tPHL	∆tpLH	Δ tPHL
HARDWIRED	NAME	(mA)	VOLTAGE		(ns)	(ns)	(ns/pF)	(ns/pF)
	IOU21LJ	2	2.5	TYP	4.33	5.02	0.16	0.14
			(CMOS)	MAX	8.37	9.61	0.3	0.25
	IOU24LJ	2	1.3	TYP	4.34	5	0.16	0.14
			(TTL)	MAX	8.4	9.59	0.3	0.25
	IOU41LJ	4	2.5	TYP	2.89	3.84	0.08	0.07
WITH 70-μA			(CMOS)	MAX	5.75	7.69	0.15	0.13
PULL-DOWN	IOU44LJ	4	1.3	TYP	2.89	3.83	0.08	0.07
			(TTL)	MAX	5.75	7.68	0.15	0.13
	IOU81LJ	8	2.5	TYP	2.57	3.58	0.04	0.05
			(CMOS)	MAX	5.3	7.53	0.08	0.09
	IOU84LJ	8	1.3	TYP	2.57	3.58	0.04	0.05
			(TTL)	MAX	5.3	7.52	0.08	0.09
	IOW21LJ	2	2.5	TYP	5.24	7.84	0.16	0.15
			(CMOS)	MAX	10.33	15.06	0.3	0.27
	IOW24LJ	2	1.3	TYP	5.25	7.82	0.16	0.15
			(TTL)	MAX	10.36	15.03	0.3	0.27
WITH di/dt	IOW41LJ	4	2.5	TYP	4.13	6.73	0.08	0.09
CONTROL			(CMOS)	MAX	8.4	13.37	0.16	0.17
AND	IOW44LJ	4	1.3	TYP	4.13	6.73	0.08	0.09
70-μA PULL-DOWN			(TTL)	MAX	8.41	13.36	0.16	0.17
	IOW81LJ	8	2.5	TYP	4.18	6.81	0.05	0.07
			(CMOS)	MAX	8.82	14.04	0.1	0.13
	IOW84LJ	8	1.3	TYP	4.18	6.8	0.05	0.07
			(TTL)	MAX	8.81	14.02	0.1	0.13

[†] CMOS shown.



D3015, OCTOBER 1987-REVISED OCTOBER 1988

INVERTERS, 3-STATE INVERTERS, J-K FLIP-FLOPS

FUNCTION					SWITCHING CHARACTERISTICS				
							CL =	= 0	
		NO.				DELAY TIME DELTA DELAY			DELAY
	MACRO	OF	OUTPUT	CELLS		tPLH	†PHL	Δ tplh	Δt_{PHL}
HARDWIRED	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
	IV110LJ	1	1X	1	TYP	0.26	0.28	0.86	0.5
					MAX	0.36	0.41	1.68	0.82
INVERTERS	IV120LJ	1	2X	1	TYP	0.24	0.19	0.44	0.32
INVERTERS					MAX	0.32	0.36	0.84	0.44
	IV140LJ	1	4X	2	TYP	0.2	0.13	0.26	0.22
					MAX	0.34	0.28	0.4	0.3
	IV211LJ	2	1X	2	TYP	0.45	0.43	0.96	0.64
	A to Y				MAX	0.77	0.66	1.9	1.26
3-STATE	IV221LJ	2	2X	4	TYP	0.38	0.33	0.45	0.31
INVERTERS	A to Y				MAX	0.62	0.58	0.88	0.61
	IV241LJ	2	4X	5	TYP	0.33	0.29	0.26	0.25
	A to Y				MAX	0.52	0.58	0.52	0.48

FUNCTION				SW	TCHIN	STICS	TIMI	NG		
					C_L	= 0 (C		RQN	MTS	
J-K					DELAY	TIME	DELTA	DELAY	SETUP	HOLD
FLIP-FLOPS					DELA	THVIE	DELIA	DELAT	(min)	(min)
HARDWIRED	MACRO	OUTPUT	CELLS		^t PLH	tPHL	Δt_{PLH}	∆tpHL	t _{su}	th
(fclock)	NAME	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	(ns)	(ns)
135 MHz	JKB20LJ	2X	12	TYP	2.13	2.07	0.44	0.34	4	0
W/CLRZ				MAX	4.45	4.34	0.86	0.64		
AND PREZ										
135 MHz	JKB21LJ	2X	12	TYP	2.08	2.28	0.44	0.34	3	0
W/CLRZ	(NEG.			MAX	4.33	4.81	0.88	0.66		
AND PREZ	EDGE									
	CLOCK)									

WORKSTATION LIBRARY SUMMARY 1-µm CMOC GATE ARRAY

D3015, OCTOBER 1987 -- REVISED OCTOBER 1988

LATCHES, MULTIPLEXERS

FUNCTION					SW	TCHIN	IG CHA	RACTERI	STICS
						c_L	= 0 (Se	e Note 1)	
		WIDTH				DELAY	TIME	DELTA	DELAY
	MACRO	OR	OUTPUT	CELLS		tPLH	tPHL	∆tPLH	Δt PHL
LATCHES	NAME	SIZE	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
	LAB20LJ	1-BIT	2X	4	TYP	1.1	0.68	0.44	0.3
	6				MAX	2.24	1.28	0.86	0.6
	LAH12LJ	1-BIT	1X	5	TYP	1.27	1.43	0.97	0.64
					MAX	2.5	2.85	1.88	1.27
	LAH13LJ	1-BIT	1X	5	TYP	1.26	1.16	0.96	0.63
					MAX	2.53	2.23	1.89	1.27
	LAH14LJ	1-BIT	1X	7	TYP	1.43	1.55	0.96	0.64
HARDWIRED					MAX	2.81	3.11	1.89	1.26
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LAH20LJ	1-BIT	2X	5	TYP	1.31	1.48	0.44	0.3
					MAX	2.64	3.05	0.86	0.6
	LAH22LJ	1-BIT	2X	4	TYP	0.89	0.99	0.48	0.38
					MAX	1.73	1.99	0.96	0.73
	LH110LJ	1-BIT	1X	4	TYP			(0.56 pF)	(0.56 pF)
	LH400LJ	4-BITS	1X	11	TYP	1.35	1.51	1.59	1.89
					MAX	2.73	3.07	3.09	3.61
	S373LJ	8-BITS	1X	47	TYP	1.8	2.3	0.96	0.64
SOFTWARE					MAX	3.4	4.4	1.9	1.26
SUFTWARE	S375LJ	4-BITS	2X	16	TYP	2	1.9	0.44	0.32
					MAX	4.2	3.2	0.84	0.44

NOTE 1: Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked functions embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation, produce workstation output used to identify and resolve each specific timing need.

D3015, OCTOBER 1987-REVISED OCTOBER 1988

MULTIPLEXERS

FUNCTION					SW	ITCHIN	IG CHA	RACTERI	STICS
							CL =	= 0	-
			,			DELAY	TIME	DELTA	DELAY
	MACRO		OUTPUT	CELLS		^t PLH	tpHL	Δ tpLH	∆tpHL
MULTIPLEXERS	NAME	SIZE	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
	MU111LJ	2-TO-1	1X	3	TYP	0.62	0.81	0.89	0.57
					MAX	1.36	1.87	1.72	1.1
HARDWIRED	MU220LJ	4-TO-1	1X	7	TYP.	0.95	1.11	0.47	0.49
HANDWINED					MAX	1.87	2.33	0.94	1
	MU311LJ	8-TO-1	1X	13	TYP	1.28	1.5	0.91	0.88
					MAX	2.61	3.27	1.81	1.8
	S150LJ	16-TO-1	2X	123	TYP	4.3	4.5	0.44	0.32
					MAX	8.2	9	0.84	0.44
	S151LJ	8-TO-1	2X	40	TYP	3.5	3.5	0.44	0.32
SOFTWARE			,		MAX	6.6	6.8	0.84	0.44
SOLIVARE	S153LJ	DUAL	1X	26	TYP	2.4	2.2	0.88	1.27
		4-TO-1			MAX	4.1	3.9	1.74	2.66
	S157LJ	QUAD	1X	18	TYP	2.5	2.4	0.87	0.72
		2-TO-1			MAX	4.1	3.9	1.7	1.44

WORKSTATION LIBRARY SUMMARY 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

NAND GATES

FUNCTION					SW	ITCHIN	IG CHA	RACTERI	STICS
							C _L =	= 0	
		NO.				DELAY	TIME	DELTA	DELAY
	MACRO	OF	OUTPUT	CELLS		^t PLH	^t PHL	∆tpLH	∆tpHL
	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
	NA210LJ	2	1X	1	TYP	0.3	0.33	0.87	0.72
					MAX	0.52	0.47	1.7	1.44
	NA220LJ	2	2X	2	TYP	0.29	0.28	0.43	0.39
					MAX	0.5	0.46	0.84	0.72
	NA310LJ	3	1X	2	TYP	0.36	0.4	0.88	0.99
					MAX	0.73	0.72	1.72	2.04
	NA311LJ	3	1X	2	TYP	0.38	0.46	0.88	0.99
					MAX	0.78	1.09	1.72	2.05
	NA320LJ	3	2X	3	TYP	0.34	0.36	0.44	0.5
					XAM	0.65	0.61	0.86	1.04
NAND GATES	NA410LJ	4	1X	2	TYP	0.4	0.46	0.88	1.27
NAND GATES					MAX	0.82	0.95	1.74	2.66
	NA420LJ	4	2X	4	TYP	0.38	0.44	0.44	0.64
					MAX	0.77	0.92	0.9	1.34
	NA510LJ	5	1X	3	TYP	0.46	0.61	0.88	1.56
					MAX	1.01	1.43	1.76	3.3
	NA520LJ	-5	2X	5	TYP	0.42	0.56	0.45	0.78
					MAX	0.89	1.26	0.92	1.66
	NA810LJ	8	1X	6	TYP	0.85	1.26	0.88	0.55
					MAX	1.86	2.75	1.72	1.02
	NA820LJ	8	2X	6	TYP	0.9	1.36	0.44	0.37
					MAX	1.97	3.04	0.86	0.7

D3015, OCTOBER 1987-REVISED OCTOBER 1988

NOR, OR-AND, OR-NAND GATES

FUNCTION					SW	ITCHIN	IG CHA	RACTERI	STICS
							Cլ =	= 0	
		· NO.				DELAY	TIME	DELTA	DELAY
7	MACRO	OF	OUTPUT	CELLS		^t PLH	^t PHL	Δ tPLH	Δ tPHL
	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
	NO210LJ	2	1X	1	TYP	0.35	0.31	1.67	0.5
					MAX	0.67	0.49	3.4	0.82
	NO220LJ	2	2X	2	TYP	0.35	0.23	0.82	0.32
					MAX	0.62	0.43	1.72	0.45
	NO310LJ	3	1X	2	TYP	0.57	0.34	2.48	0.49
					MAX	1.45	0.51	5.1	0.88
*	NO320LJ	3	2X	3	TYP	0.49	0.25	1.23	0.31
					MAX	1.22	0.47	2.58	0.45
	NO410LJ	4	1X	4	TYP	0.95	0.68	0.88	0.49
NOR GATES					MAX	1.95	1.47	1.71	0.88
	NO420LJ	4	2X	4	TYP	1.02	0.74	0.45	0.3
					MAX	2.15	1.61	0.87	0.59
	NO510LJ	5	1X	4	TYP	1.19	0.71	0.88	0.5
					MAX	3.12	1.5	1.7	0.9
	NO520LJ	5	2X	5	TYP	1.22	0.77	0.45	0.3
					MAX	3.08	1.66	0.88	0.58
	NO810LJ	8	1X	6	TYP	1.63	0.75	0.89	0.49
					MAX	4.23	1.56	1.72	0.9
	NO820LJ	8	2X	6	TYP	1.72	0.81	0.45	0.3
					MAX	4.49	1.7	0.9	0.56
OR-AND	OA220LJ	4	2X	3	TYP	0.63	0.99	0.45	0.39
					MAX	1.25	2.38	0.88	0.78
	OA231LJ	6	1X	3	TYP	0.64	0.48	1.69	1
OR-NAND					MAX	1.78	1.03	3.42	2.07
	OA241LJ	8	- 1X	4	TYP	0.88	0.97	1.72	1.29
					MAX	2.47	2.35	3.43	2.7

WORKSTATION LIBRARY SUMMARY 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

TOTEM-POLE OUTPUTS

FUNCTION		OUTPUT	S\	VITCHIN	G CHAR	ACTERIST	rics†
		CURRENT			CL = 15		
OUTPUT		SOURCE/		DELAY	TIME	DELTA	DELAY
TOTEM-POLE	MACRO	SINK		^t PLH	t _{PHL}	∆tpLH	∆tpHL
HARDWIRED	NAME	(mA)		(ns)	(ns)	(ps/pF)	(ps/pF)
	OPIA0LJ	12/16	TYP	1.56	1.76	30	20
			MAX	2.92	3.45	50	40
	OPIH0LJ	12/12	TYP	1.56	1.78	30	30
			MAX	2.91	3.42	50	50
	OPIJ0LJ	12/20	TYP	1.57	1.8	30	10
			MAX	2.92	3.6	50	30
	OPI20LJ	2/2	TYP	3.91	4.01	160	140
			MAX	7.36	7.28	300	250
	OPI40LJ	4/4	TYP	2.24	2.36	80	70
			MAX	4.17	4.28	150	120
	OPI80LJ	8/8	TYP	1.63	1.86	40	40
			MAX	3.02	3.5	70	70
,	OPKA0LJ	12/16	TYP	3.73	5.66	40	50
			MAX	7.7	11.6	80	90
	OPKH0LJ	12/12	TYP	3.72	5.24	40	50
			MAX	7.68	10.6	80	100
	OPKJ0LJ	12/20	TYP	3.73	6.24	40	40
di/dt CONTROL			MAX	7.71	12.9	80	80
di/dt CONTROL	OPK20LJ	2/2	TYP	4.63	6.53	160	150
			MAX	8.98	12.19	300	260
	OPK40LJ	4/4	TYP	3.47	5.3	80	80
			MAX	6.81	10.04	150	150
	OPK80LJ	8/8	TYP	3.38	5.23	50	60
			MAX	6.87	10.28	90	110

[†] CMOS shown.

D3015, OCTOBER 1987-REVISED OCTOBER 1988

3-STATE OUTPUTS

FUNCTION		OUTPUT	SV	VITCHIN	G CHAR	ACTERIST	rics† '
OUTPUT		SOURCE/		DELAY	TIME	DELTA	DELAY
3-STATE	MACRO	SINK		tpLH	tPHL	∆tpLH	. AtpHL
HARDWIRED	NAME	(mA)		(ns)	(ns)	(ps/pF)	(ps/pF)
	OPI23LJ	2/2	TYP	4.14	4.91	160	140
			MAX	8	9.41	300	250
	OPI43LJ	4/4	TYP	2.81	3.77	80	70
			MAX	5.57	7.56	150	140
	OPI83LJ	8/8	TYP	2.52	3.53	40	50
			MAX	5.2	7.43	80	90
	OPK23LJ	2/2	TYP	5.06	7.74	160	150
			MAX	9.98	14.88	300	270
di/dt CONTROL	OPK43LJ	4/4	TYP	4.04	6.66	80	90
di/dt CONTROL			MAX	8.23	13.24	160	170
	OPK83LJ	8/8	TYP	4.12	6.75	50	70
			MAX	8.69	13.92	100	130

[†] CMOS shown.

WORKSTATION LIBRARY SUMMARY 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

OPEN-DRAIN OUTPUTS

FUNCTION			SI	WITCHIN	G CHAR CL = 15	ACTERIST	rics†
ОИТРИТ		ОИТРИТ		DELA	Y TIME	DELTA	DELAY
OPEN-DRAIN	MACRO	CURRENT		tPZL	tPZH	∆tpzL	∆tpZH
HARDWIRED	NAME	(mA)		(ns)	(ns)	(ps/pF)	(ps/pF)
A Market	OPI21LJ	2	TYP	3.95		150	
			MAX	7.51		290	
N-CHANNEL	OPI41LJ	4	TYP	2.26		70	
(SINK CURRENT)			MAX	4.17		130	
	OPI81LJ	8	TYP	1.77		40	
			MAX	3.35		70	
	OPK21LJ	2	TYP	6.59		160	
N-CHANNEL			MAX	12.8		290	
WITH di/dt	OPK41LJ	4	TYP	5.26		90	
CONTROL			MAX	10.17		160	
(SINK CURRENT)	OPK81LJ	8	TYP	5.19		60	
			MAX	10.34		110	
	OPI24LJ	2	TYP		4.1		170
			MAX		8.26		340
P-CHANNEL	OPI44LJ	4	TYP		2.25		80
(SOURCE CURRENT)			MAX		4.26		160
	OPI84LJ	8	TYP		1.61		40
			MAX		3.01		80
	OPK24LJ	2	TÝP		4.85		170
P-CHANNEL			MAX		9.94		340
WITH di/dt	OPK44LJ	4	TYP		3.5		80
CONTROL			MAX		7.03		160
(SOURCE CURRENT)	OPK84LJ	8	TYP		3.4		50
			MAX		6.95		90

[†] CMOS shown.

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

OR GATES

FUNCTION					SW	ITCHIN	IG CHA	RACTERI	STICS
							CL =	= 0	
		NO.				DELAY	TIME	DELTA	DELAY
	MACRO	OF	OUTPUT	CELLS		^t PLH	^t PHL	∆tpLH	∆tpHL
	NAME	INPUTS	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
	OR210LJ	2	1X	2	TYP	0.39	0.71	0.88	0.55
					MAX	0.78	1.47	1.7	1
	OR220LJ	2	2X	2	TYP	0.46	0.82	0.44	0.36
					MAX	0.83	1.72	0.86	0.7
	OR310LJ	3	1X	2	TYP	0.43	1.04	0.88	0.64
					MAX	0.84	2.44	1.73	1.21
	OR320LJ	3	2X	3	TYP	0.52	1.2	0.44	0.42
OR GATES					MAX	0.93	2.88	0.87	0.83
ON GATES	OR410LJ	4	1X	3	TYP	0.46	1.34	0.89	0.72
					MAX	0.85	3.43	1.75	1.39
	OR420LJ	4	2X	3	TYP	0.51	1.53	0.45	0.49
			,		MAX	0.91	3.98	0.89	0.97
	OR510LJ	5	1X	4	TYP	0.46	0.97	0.89	0.79
					MAX	0.97	2.49	1.73	1.6
	OR810LJ	8	1X	5	TYP	0.5	1.43	0.89	0.9
					MAX	0.98	3.83	1.76	1.92

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1988

OSCILLATORS

FUNCTION				SWITCHING CHARACTERISTICS†					
	and the second				C _L = 0				
		FREQUENCY	INTERNAL		DELAY TIME DELTA DELAY				
OSCILLATORS	MACRO	RANGE	OUTPUT		tPLH	tPHL	Δ tpLH	Δt_{PHL}	
HARDWIRED	NAME	(MHz)	DRIVE		(ns)	(ns)	(ps/pF)	(ps/pF)	
THIRD	OSI11LJ	55 TO 75	1X	TYP	2.52	2.33	160	160	
OVERTONE				MAX	4.2	4.04	350	340	
THIRD	OSI12LJ	35 TO 55	1X	TYP	2.37	2.19	170	180	
OVERTONE				MAX	3.99	3.87	370	350	
THIRD	OSI13LJ	20 TO 35	1X	TYP	2.29	2.13	180	180	
OVERTONE				MAX	3.89	3.78	370	350	
FUNDAMENTAL	OSI14LJ	1 TO 20	1X	TYP	2.27	2.11	190	190	
				MAX	3.88	3.76	370	350	

[†] CMOS output delay times are shown.

WORKSTATION LIBRARY SUMMARY 1-μm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

REGISTERS

FUNCTION					SWIT	CHING	CHAI	RACTER	ISTICS	TIMI	NG
						(CL	K to C	OUT)		RQN	ITS
						DEI	LAY	DEI	LTA	SETUP	HOLD
REGISTER/						TII	ME	DELAY		(min)	(min)
FLIP-FLOPS	MACRO		OUTPUT	CELLS		^t PLH	tPHL	∆tpLH	Δ tpHL	tsu	th
HARDWIRED	NAME	fclock	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	(ns)	(ns)
4-BIT, SER	R2401LJ	135 MHz	1X	26	TYP	1.38	1.59	0.89	0.51	2	0
IN, CLRZ					MAX	2.77	3.21	1.73	0.95		
4-BIT, SER	R2402LJ	135 MHz	1X	27	TYP	1.49	1.66	0.89	0.55	2	0
IN, CLRZ,					MAX	3.07	3.43	1.74	1.01		
COMP. OUT.											
4-BIT,	R2403LJ	135 MHz	1X	27	TYP	1.25	1.58	0.89	0.51	2	0
PARALLEL IN					MAX	2.46	3.19	1.71	0.93		
4-BIT,	R2404LJ	135 MHz	1X	31	TYP	1.26	1.58	0.89	0.51	2	0
PARALLEL IN		: -			MAX	2.48	3.22	1.72	0.94		
COMP. OUT.											
4-BIT WITH	R2405LJ	135 MHz	1X	26	TYP	1.42	1.63	0.89	0.51	2	0
CLRZ		-			MAX	2.85	3.33	1.72	0.95		
4-BIT WITH	R2406LJ	135 MHz	1X	28	TYP	1.36	1.68	0.9	0.52	2	0
CLRZ AND		٠			MAX	2.73	3.49	1.73	0.96		
COMP. OUT.							İ				

REGISTER FILES†

FUNCTION						ACC	ESS/CYC	LE TIME		TIM	ING
					CHARACTERISTICS (CLK to Q OUT)					RQI	MTS
3-PORT						WRITE	ADDR.	ENABLE	DELTA	WRITE	WRITE
REGISTER						,		ACCESS	i	SETUP	HOLD
FILES		ORGANI-	OUT-			CTCLE	ACCESS	ACCESS	DELAT	(min)	(min)
HARD-	MACRO	ZATION	PUT	CELLS		tc(W)	ta(A)	ten(G)	Δta	t _{su}	th
WIRED	NAME	(W X 8)	DRIVE	USED		(min)	(ns)	(ns)	(ns/pF)	(ns)	(ns)
	RF400LJ	16 X 8	2X	418	TYP		5.2	1.3	0.3		
1-WRITE,				Ĺ	MAX	10	10.89	3.23	1.02	5	2
2-READ	RF402LJ	16 X 9	2X	462	TYP		5.3	1.4	0.3		
					MAX	10	11.03	3.4	1.07	5	2

[†] RF400LJ and RF402LJ are for use on TGC112, TGC115, or TGC118 gate arrays only.



WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1988

SCAN FLIP-FLOPS/LATCHES

FUNCTION					SWIT	CHING	CHA	SWITCHING CHARACTERISTIC				
					(CLK to Q OUT)					RQMTS†		
SCAN		OPER-				DEI	_AY	DELTA		SETUP	HOLD	
FLIP-FLOPS		ATING				TIT	ΜE	DE	LAY	(min)	(min)	
LATCHES	MACRO	FREQ.	OUTPUT	CELLS		^t PLH	tPHL	ΔtpLH	Δt_{PHL}	t _{su}	th	
HARDWIRED	NAME	fopr	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)	(ns)	(ns)	
D-FF, WITH	TDB10LJ	90 MHz	1X	10	TYP	1.83	2.57	0.9	0.58	4	0	
CLRZ					MAX	3.69	5.69	1.77	1.06			
M-S D-LTCH	TDC11LJ	100 MHz	1X	10	TYP	2.18	2.23	0.9	0.68	3	0	
WITH CLR,					MAX	4.49	4.98	1.76	1.31			
COMP. OUT.												
M-S D-LTCH	TDN11LJ	100 MHz	1X	8	TYP	1.67	1.95	0.89	0.51	3	0	
					MAX	3.69	4.3	1.76	0.94			
M-S D-LTCH	TDN12LJ	100 MHz	1X	9	TYP	1.89	2.17	0.91	0.54	3	0	
WITH					MAX	4.23	4.84	1.77	0.95			
COMP. OUT.												
M-S D-LTCH	TDN13LJ	100 MHz	1X	12	TYP	1.99	2.31	0.91	0.54	3	0	
W/SLAVE D,					MAX	4.41	5.07	1.77	0.98			
COMP. OUT.												
M-S D-LTCH	TDN22LJ	83 MHz	2X	11	TYP	2.18	2.57	0.44	0.32	3	0	
					MAX	4.91	5.73	0.87	0.62			

[†] Use CK120LJ.

WORKSTATION LIBRARY SUMMARY 1-µm CMOS GATE ARRAYS

D3015, OCTOBER 1987-REVISED OCTOBER 1988

SHIFT REGISTERS, TOGGLE FLIP-FLOP, TIE-OFF

FUNCTION					SWITCHING CHARACTERISTICS (See Note 1)				
SHIFT						DELAY	TIME	DELTA	DELAY
REGISTERS	MACRO		OUTPUT	CELLS		tPLH	tPHL	∆tpLH	∆tpHL
SOFTWARE	NAME	LENGTH	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
SIPO	S164LJ	8-BITS	2X	88	TYP	2.5	2.5	0.44	0.32
WITH CLRZ					MAX	4.7	4.7	0.84	0.44
PISO	S165ALJ	8-BITS	1X	124	TYP	3	2.4	0.46	0.34
WITH CLKINH					MAX	6.4	4.9	0.92	0.65
PIPO BIDIRECT.	S194ALJ	4-BITS	1X	73	TYP	1.8	1.9	0.89	0.51
WITH CLRZ					MAX	3.7	3.8	1.72	0.95

NOTE 1: Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked functions embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation, produce workstation output used to identify and resolve each specific timing need.

FUNCTION TOGGLE				SW	SWITCHING CHARACTERISTICS (CLK TO Q OUT)				
FLIP-FLOP					DELA	TIME	DELTA DELAY		
(f _{clock}) HARDWIRED	MACRO NAME	OUTPUT DRIVE	CELLS USED		tpLH (ns)	tPHL (ns)	∆tpLH (ns/pF)	∆tpHL (ns/pF)	
131 MHz	TAB20LJ	2X	9	TYP	1.2	1.08	0.48	0.44	
WITH CLRZ AND PREZ				MAX	2.48	2.3	0.98	0.84	

FUNCTION TIEOFF FOR				SWITCHING CHARACTERISTICS				
UNUSED					DELA	TIME	DELTA	DELAY
INPUTS	MACRO	OUTPUT	CELLS		tPLH	tPHL	∆tpLH	∆tpHL
HARDWIRED	NAME	DRIVE	USED		(ns)	(ns)	(ns/pF)	(ns/pF)
HI/LO	TO010LJ	1X	2	TYP				
WITH ESD				MAX	N/A	N/A	N/A	N/A
PROTECTION		V						

	Introduction		1
	TGC100 Series Data	1.3	2
Service -	Mechanical Data		3
	Definitions and Ratings	to the second	4
	Library Summary		5
	Special Functions		6
	Buffers/Drivers		7
	Gates		8
	Flip-Flops/Latches		9
	Clock Drivers/Generator/Oscillators		10

TGC100 SERIES

SPECIAL FUNCTIONS FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

SPECIAL FUNCTIONS

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
Delay Driver	DLD00LJ	2X	Level restorer	2	6-3
Delay Element	DLE00LJ	1X	2-ns delay	3	6-4
Tie-Off Gate	TO010LJ	1X	HI and LO outputs	2	6-5

D3015, OCTOBER 1988

INTERNAL DELAY DRIVER MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

POSITIVE LOGIC EQUATION: Y = A

description

The DLD00LJ is a noninverting internal delay driver that interfaces DLE00LJ delay elements with other CMOS functions. When DLE00LJ delay elements are used, the last element in cascade must be a DLD00LJ delay driver/level restorer. When the driver is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DLD00LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		٧
Ci	Input capacitance		0.17		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.64		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{I}=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	^	_	0.2	0.59	1.26	ns
[†] PHL	^		0.15	0.42	0.92	113
ΔtplH	۸	V	0.2	0.44	0.86	ns/pF
ΔtpHL	^		0.25	0.49	0.87	115/PF

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

TEXAS VI


D3015, OCTOBER 1988

INTERNAL DELAY MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

POSITIVE LOGIC EQUATION: Y = A

description

The DLE00LJ is a noninverting delay element that provides 2 ns of delay from input to output. Delay elements may be cascaded to provide the desired total delay. When DLE00LJ delay elements are used, the last element in cascade must be a DLD00LJ delay driver/level restorer. When the delay element is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DLE00LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		٧
Ci	Input capacitance		0.23		pF
C _{pd}	Equivalent power dissipation capacitance	$t_f = t_f = 1 \text{ ns}$	0.6		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Δ	Ϋ́	0.4	1.58	3.73	ns
tPHL	7		0.51	1.92	4.45	115
ΔtpLH	^	V	0.94	2.55	5.19	ns/pF
Δt_{PHL}	^	1	0.46	1.24	2.57	115/01

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas Instruments

TOO10LJ ESD-PROTECTED TIE-OFF GATE WITH COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

OUT	PUTS
HI	LO
Н	L

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

WITH VCC APPLIED: HI = H, LO = L

description

The TOO10LJ internal tie-off gate is offered for managing unused inputs. The tie-off gate features complementary high-logic-level HI and low-logic-level LO outputs, each capable of handling all unused inputs encountered in the gate-array design. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TOO10LJ LO,HI;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER‡	TEST CONDITIONS	TYP	MAX	UNIT
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	Nil		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

ogli reganación a espe

en and a second and a second and a second and a second and a second and a second and a second and a second and

Introduction	
TGC100 Series Data	2
Mechanical Data	3
Definitions and Ratings	4
Library Summary	5
Special Functions	6
Buffers/Drivers	7
Gates	8
Flip-Flops/Latches	9
Clock Drivers/Generator/Oscillators	10

BUFFERS/DRIVERS FUNCTIONAL INDEX

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

~	-	_		_
BU	11	۲t	: H	5

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
D. #	BU130LJ	ЗХ	Naninverting	2	7-3
Buffers	BU150LJ	5X	Noninverting	3	7-4
8-Bit 3-State Buffers	S244LJ	1X	Active-Low Enable	28	7-14

INVERTERS

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS	PAGE
	IV110LJ	1X		1	7-5
Inverters	IV120LJ	2X		1	7-6
	IV140LJ	4X		2	7-7
	IV211LJ	1X		2	7-8
Inverting 3-State Buffers	IV221LJ	2X	Active-Low Enable	4	7-10
	IV241LJ	4X		5	7-12

BU130LJ NONINVERTING BUFFER WITH 3X OUTPUT


D3015, OCTOBER 1987-REVISED OCTOBER 1988

INTERNAL BUFFER MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
Н	Н
L	L

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

POSITIVE LOGIC EQUATION: Y = A

description

The BU130LJ is a CMOS function featuring a 3X output to enhance its capacitive-drive capability and fanout. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BU130LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.96		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Δ	V	0.21	0.28	0.82	ns
t _{PHL}	^		0.32	0.38	1.26	113
ΔtpLH	۸	v	0.14	0.28	0.58	ns/pF
Δt_{PHL}	^	T	0.16	0.3	0.56	119/PF

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

BU150LJ NONINVERTING BUFFER WITH 5X OUTPUT


D3015, OCTOBER 1987-REVISED OCTOBER 1988

INTERNAL BUFFER MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α.	Y
Н	Н
L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The BU150LJ is a CMOS function featuring a 5X output to enhance its capacitive-drive capability and fanout. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BU150LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		V
Ci	Input capacitance		0.07		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.36		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	TINU
^t PLH	٨	V	0.25	0.5	0.99	ns
^t PHL	^	'	0.41	0.85	1.66	115
ΔtpLH	٨		0.1	0.2	0.38	ns/pF
ΔtpHL	^	T	0.1	0.26	0.47	115/pr

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

D3015, OCTOBER 1987

INTERNAL INVERTER MACRO

FUNCTION TABLE

INPUT	OUTPUT		
A	Y		
Н	L		
L	Н		

logic symbol†



Equivalent to 1/4 7404

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A}$

description

The IV110LJ is a minimum-power inverter CMOS gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IV110LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER‡	TEST CONDITIONS	TYP	MAX	UNIT
VΤ	Input threshold voltage		2		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_f = t_f = 1 \text{ ns}$	0.21		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
[†] PLH	Α	Y	0.21	0.26	0.36	ns
^t PHL			0.1	0.28	0.41	
ΔtpLH	Α	V	0.34	0.86	1.68	ns/pF
Δ tPHL		1	0.36	0.5	0.82	пърг

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

D3015, OCTOBER 1987

INTERNAL INVERTER MACRO

FUNCTION TABLE

INPUT	OUTPUT
. A .	Y
Н	L
L	Н

logic symbol[†]



Equivalent to 1/4 7404

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984

POSITIVE LOGIC EQUATION: $Y = \overline{A}$

description

7-6

The IV120LJ is an inverter CMOS gate featuring twice the capacitive-drive capability when compared to the IV110LJ inverter. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IV120LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		V
Ci	Input capacitance		0.15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.39		pF

[‡] For Supply Current, Icc, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	, А	Υ	0.16	0.24	0.32	ns
t _{PHL}			0.05	0.19	0.36	
ΔtpLH	A	A Y	0.22	0.44	0.84	ns/pF
ΔtpHL			0.22	0.32	0.44	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IV140LJ INVERTER WITH 4X OUTPUT

D3015, OCTOBER 1987

INTERNAL INVERTER MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	L
L	н

logic symbol†



Equivalent to 1/4 7404

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A}$

description

The IV140LJ is an inverter CMOS gate featuring four times the capacitive-drive capability when compared to the IV110LJ inverter. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IV140LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		V
Ci	Input capacitance		0.31		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.8		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A	Y	0.15	0.2	0.34	ns
t _{PHL}			0.02	0.13	0.28	
ΔtpLH	А	V	0.12	0.26	0.4	ns/pF
Δtphl		I	0.14	0.22	0.3	HISTOR

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IV211LJ INVERTING 3-STATE BUFFER WITH ACTIVE LOW ENABLE


D3015, OCTOBER 1987

INTERNAL 3-STATE BUFFER

FUNCTION TABLE

INPU	OUTPUT			
GZ	GZ A			
L	Н	L		
L	L	Н		
н	X	Z		

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A}$

description

The IV211LJ is an internal 3-state buffer that interfaces CMOS internal gates with internal 3-state bus lines. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IV211LJ A,GZ,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 ^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltag	9		2.2		V
6		Α		0.08		
Ci	Input capacitance	GZ		0.16		pF
Co	Output capacitance			0.08	***************************************	pF
C _{pd}	Equivalent power dissipation capacitanc	e	t _r = t _f = 1 ns	0.38		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

IV211LJ INVERTING 3 STATE BUFFER WITH ACTIVE LOW ENABLE

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
[†] PLH	Α	Y	R ₁ = ∞	0.27	0.45	0.77	ns	
^t PHL	^	. "	n_ = ∞	0.23	0.43	0.66	115	
^t PZH	GZ	Y	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0.18	0.32	0.54	ns/pF	
^t PZL	GZ	•	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.22	0.40	0.69	пъ/рг	
^t PHZ	GZ	Υ	$R_L = 40 \text{ k}\Omega \text{ to GND}$		3.81		ns	
[†] PLZ	GZ.		$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		2.19		115	
Δ tPLH	Α	Υ		0.38	0.96	1.9	ps/pF	
ΔtpHL	A	A	1		0.32	0.64	1.26	ps/pr
ΔtpZH	GZ	Y		0.18	0.86	1.76	ps/pF	
Δ tpZL	G2	1		0.24	0.62	1.26	ps/pr	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IV221LJ INVERTING 3-STATE BUFFER WITH ACTIVE-LOW ENABLE AND 2X OUTPUT


D3015, OCTOBER 1988

INTERNAL 3-STATE BUFFER

FUNCTION TABLE

INP	OUTPUT	
GZ	Α	Y
L	Н	L
L	L	Н
Н	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IV221LJ is an internal 3-state buffer that interfaces CMOS internal gates with internal 3-state bus lines. The inverter features two times the capability of inverter IV211LJ to drive capacitive loads. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IV221LJ A,GZ,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
C _i Input capacitance	Input canaditance	Α		0.23		25
	input capacitance	GZ		0.23		pF
Co	Output capacitance			0.17		pF
Cpd	d Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	0.96		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

IV221LJ INVERTING 3-STATE BUFFER WITH ACTIVE-LOW ENABLE AND 2X OUTPUT

D3015, OCTOBER 1988

PARAM- ETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
^t PLH	Α	Y	R _I = ∞	0.22	0.38	0.62	ns
t _{PHL}	^	'	1112	0.14	0.33	0.58	113
^t PZH	GZ	Z Y –	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0	0.3	0.56	ns
^t PZL			$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.17	0.43	0.77	1 115
tPHZ	GZ	Y	$R_L = 40 \text{ k}\Omega \text{ to GND}$		4.48		200
^t PLZ	GZ	T	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		2.44		ns
Δt PLH	٨	Y		0.16	0.36	0.69	ps/pF
ΔtpHL	Α	1		0.17	0.31	0.55	ps/pr
ΔtpZH	GZ	Y		0.33	0.45	0.88	ps/pF
Δt_{PZL}	GZ	Ţ		0.19	0.31	0.61	ps/pr

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IV241LJ INVERTING 3-STATE BUFFER WITH ACTIVE-LOW ENABLE AND 4X OUTPUT


D3015, OCTOBER 1988

INTERNAL 3-STATE BUFFER

FUNCTION TABLE

INP	OUTPUT	
GZ	Α	Υ
L	Н	L
Ļ	L	Н
Н	Χ	Z

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IV241LJ is an internal 3-state inverter that interfaces CMOS internal gates with internal 3-state bus lines. The inverter features four times the capability of inverter IV211LJ to drive capacitive loads. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IV241LJ A,GZ,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	*		2		٧
Ci	Input capacitance	Α		0.38		ρF
		GZ		0.23		þΡ
Co	Output capacitance			0.17		pF
Cpd	Equivalent power dissipation ca	pacitance	$t_r = t_f = 1 \text{ ns}$	1.36		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

IV241LJ INVERTING 3-STATE BUFFER WITH ACTIVE-LOW ENABLE AND 4X OUTPUT

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Α	Y	D	0.2	0.33	0.52	ns
t _{PHL}	^	Y]	Y R _L = ∞	0.08	0.29	0.58	115
^t PZH	GZ	Υ	R _L = 40 kΩ to GND	0	0.24	0.46	ns
[†] PZL	GZ	'	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.16	0.43	0.77	113
t _{PHZ}	GZ	Υ	$R_L = 40 \text{ k}\Omega \text{ to GND}$		3.86		ns
[†] PLZ	GZ	, T	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		2.14		1115
Δ tPLH	A	Υ		0.12	0.26	0.52	ps/pF
ΔtPHL	^	Y		0.16	0.25	0.48	ps/pr
ΔtpZH	GZ	Υ		0.34	0.46	0.86	ps/pF
ΔtpZL	GZ Y	'		0.19	0.29	0.56	pa/pr

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

S244LJ OCTAL INTERNAL BUS BUFFER WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987-REVISED FEBRUARY 1989


SOFTWARE MACRO

- 3-State Outputs Interface Internal Data Buses Directly
- Active-Low Enables for Expandability
- Use Bus Interfaces in Parallel for Wide Words

description

The S244LJ gate-array software macro implements an octal internal 3-state bus buffer. The macro is organized as dual 4-bit drivers with individual enables, G1Z and G2Z, that enable and disable the 3-state outputs to permit interfacing the internal bus directly in either a parallel or word mode. The Y outputs are in a high-impedance state when GZ is high. When GZ is low, the outputs drive the bus lines. The S244LJ is implemented with the macro functions indicated.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
BU130LJ	2	2	4	1.84
IV110LJ	1	8	8	1.68
IV211LJ	2	8	16	3.04
TOTALS		18	28	6.56

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:


Label: S244LJ A11,A12,A13,A14,G1Z,A21,A22,A23,A24,G2Z, Y11,Y12,Y13,Y14,Y21,Y22,Y23,Y24;



S244LJ OCTAL INTERNAL BUS BUFFER WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

logic diagram



Lx = LJ for 1- μ m gate arrays

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25 °C

	PARAMETE	p†	TEST CONDITIONS	TYP	MAX	UNIT	
	PARAMETE	n'	1EST CONDITIONS	ITP	IVIAA	CIVIT	
C.	Innut conscitones	G1Z,G2Z		0.15		E	
C _i	C _i Input capacitance	All others		0.07		pF	
Со	Output capacitance)		0.08		pF	
	Equivalent power		1	6.56			
C _{pd} dissipation	dissipation capacita	ince [‡]	$t_r = t_f = 1 \text{ ns}$	0.56		pF	

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Notes 1 and 2), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	Α	Υ		0.9	1.5	ns
tPHL	A	T		1	1.6	115
tPZH	GZ	Υ		1.1	2.1	ns
tPZL		, T		1.2	2.3	115
tPHZ	GZ	Y		2.5	3.2	
tPLZ	G2			1.9	2.6	ns
ΔtpLH	A	Υ	0.38	0.96	1.9	ns/pF
ΔtPHL	Any	Ţ	0.32	0.64	1.26	I IIS/PF
ΔtpZH	A	Υ	0.18	0.86	1.76	70/75
ΔtPZL	Any	T ·	0.24	0.62	1.26	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 \,^{\circ}\text{C}$.

NOTES: 1. These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

2. Enable and delta-enable times are measured using the conditions specified for the IV211LJ.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

No. of the	Introduction	1
	TGC100 Series Data	2
是機	Mechanical Data	3
	Definitions and Ratings	4
	Library Summary	5
	Special Functions	6
160 200 100 100 100 100 100 100 100 100 10	Buffers/Drivers	7
	Gates	8
The state of the s	Flip-Flops/Latches	9
	Clock Drivers/Generator/Oscillators	10

GATES FUNCTIONAL INDEX

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

AND GATES

DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE
2-Input AND	AN210LJ	2	1X	8-3
2-input AND	AN220LJ	2	2X	8-4
3-Input AND	AN310LJ	2	1X	8-5
3-input AND	AN320LJ	3	2X	8-6
4-Input AND	AN410LJ	3	1X	8-7
4-input AND	AN420LJ	3	2X	8-8
5-Input AND	AN510LJ	3	1X	8-9
8-Input AND	AN810LJ	5	1X	8-10

AND-OR/AND-NOR GATES

DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE
AND-OR	AO220LJ	3	2X	8-11
AND-NOR	AO221LJ	2	1X	8-12
AND-NOR	AO241LJ	4	1X	8-13
AND-OR	AO320LJ	4	1X	8-14
AND-NOR	AO421LJ	4	1X	8-15

HARDWIRED MULTI-STAGE GATES

DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE
	BF001LJ	2	1X	8-16
AND-NOR	BF006LJ	2	1X	8-17
	BF011LJ	3	1X	8-19
OR-AND-NOR	BF022LJ	3	1X	8-20
	BF051LJ	2	1X	8-22
OR-NAND	BF053LJ	2	1X	8-23
	BF056LJ	2	1X	8-24
	OA220LJ	3	1X	8-51
OR-AND/OR-NAND	OA231LJ	3	1X	8-52
	OA241LJ	4	1X	8-53

EX-NOR/EX-OR GATES

DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE
	EN210LJ	3	1X	8-25
EX-NOR/EX-OR	EX210LJ	3	1X	8-26
	EX220LJ	4	2X	8-27

Texas VI

GATES FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

NAND GATES

DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE
2-Input NAND	NA210LJ	1	1X	8-28
2-input NAND	NA220LJ	2	2X	8-29
	NA310LJ	2	1X	8-30
3-Input NAND	NA311LJ	2	1X	8-31
	NA320LJ	3	2X	8-32
4 Input NAND	NA410LJ	2	1X	8-33
4-Input NAND	NA420LJ	4	2X	8-34
5-Input NAND	NA510LJ	3	1X	8-35
5-input NAND	NA520LJ	5	2X	8-36
9 Input NAND	NA810LJ	6	1X	8-37
8-Input NAND	NA820LJ	6	2X	8-38

NOR GATES

11011 071120						
DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE		
O Input NOB	NO210LJ	1	1X	8-39		
2-Input NOR	NO220LJ	2	2X	8-40		
2 Innuit NOD	NO310LJ	2	1X	8-41		
3-Input NOR	NO320LJ	3	2X	8-42		
41	NO410LJ	4	1X	8-43		
4-Input NOR	NO420LJ	4	2X	8-44		
E Innut NOD	NO510LJ	4	-1X	8-45		
5-Input NOR	NO520LJ	5	2X	8-46		
Q Innut NOD	NO810LJ	6	1X	8-47		
8-Input NOR	NO820LJ	6	2X	8-49		

OR GATES

DESCRIPTION	CELL NAME	CELLS USED	OUTPUT DRIVE	PAGE
2-Input OR	OR210LJ	2	1X	8-54
2-input On	OR220LJ	2	2X	8-55
3-Input OR	OR310LJ	2	1X	8-56
3-Input OA	OR320LJ	3	2X	8-57
4-Input OR	OR410LJ	3	1X	8-58
4-input Oh	OR420LJ	3	2X	8-59
5-Input OR	OR510LJ	4	1X	8-60
8-Input OR	OR810LJ	5	1X	8-61

AN210LJ 2-INPUT POSITIVE-AND GATE

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPUTS		OUTPUT		
Α	В	Y		
Н	Н	Н		
L	X	L		
X	L	L		

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B = \overline{A + B}$

description

The AN210LJ is a minimum-power, 2-input positive-AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN210LJ A.B.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.1		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.44		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B	Y	0.22	0.48	0.89	ns
t _{PHL}			0.26	0.54	1.07	115
ΔtpLH	A,B	V	0.34	0.88	1.72	ns/pF
ΔtPHL		T	0.24	0.49	0.88	пург

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

AN220LJ 2-INPUT POSITIVE-AND GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPUTS		OUTPUT
A B		Y
Н	Н	Н
L	Х	L
×	L	L

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B = \overline{A + B}$

description

The AN220LJ is a 2-input positive-AND gate featuring twice the capacitive-drive capability when compared to the AN210LJ AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN220LJ A.B.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.1		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_{\Gamma} = t_{f} = 1 \text{ ns}$	0.6		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B	Y	0.25	0.55	1.02	ns
^t PHL			0.26	0.6	1.19	115
ΔtpLH	A D	V	0.16	0.44	0.88	ns/pF
ΔtPHL	A,B	!	0.12	0.3	0.56	пъ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



AN310LJ 3-INPUT POSITIVE-AND GATE

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

١	NPUTS	OUTPUT	
Α	В	С] Y
Н	Н	Н	Н
L	Χ	Х	L
X	L	Х	L
X	X	L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B \cdot C = \overline{A + B + C}$

description

The AN310LJ is a minimum-size, 3-input positive-AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN310LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧ _T	Input threshold voltage		2.3		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.56		ρF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C		0.26	0.65	1.33	ns
t _{PHL}	۸,۵,۰	t	0.27	0.65	1.36	115
ΔtpLH	A D C	V	0.36	0.89	1.72	ns/pF
ΔtPHL	A,B,C		0.24	0.5	0.94	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

AN320LJ 3-INPUT POSITIVE-AND GATE WITH 2X OUTPUT

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPUTS			OUTPUT
Α	В	С	Y
Н	Н	Н	Н
L	X	X	L
, X	L	X	L
X	X	L	L

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B \cdot C = \overline{A + B + C}$

description

The AN320LJ is a 3-input positive-AND gate featuring twice the capacitive-drive capability when compared to the AN310LJ AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN320LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	_	2.3		٧
Ci	Input capacitance		0.07	**************************************	pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.73		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH .	A,B,C	V	0.28	0.71	1.42	ne
tPHL :	7,5,0	1	0.28	0.67	1.43	ns
ΔtpLH	A,B,C		0.19	0.46	0.92	ns/pF
ΔtpHL	7,0,0		0.13	0.31	0.59	пэ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

AN410LJ 4-INPUT POSITIVE-AND GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	С	D	Y
Н	Н	Н	Н	Н
L	X	Χ	Χ	L
X	L	Χ	Χ	L
X	X	L	Χ	L
X	Х	X	L	L

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B \cdot C \cdot D = \overline{A + B + C + D}$

description

The AN410LJ is a minimum-power, 4-input positive-AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN410LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.4		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.57		pF

For Supply Current, Icc., see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C,D		0.31	0.77	1.66	ns
tPHL .	7,6,0,0		0.25	0.67	1.46	115
Δ tPLH	A,B,C,D		0.35	0.9	1.76	ns/pF
Δt_{PHL}	Α,Β,Ο,Β	1	0.25	0.52	0.98	l lis/br

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



AN420LJ 4 INPUT POSITIVE AND GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	C	D	Y
Н	Н	Н	Н	Н
L	Χ	Χ	Χ	L
X	L	Χ	Χ	L
X	X	L	Χ	L
X	Χ	Χ	L	L

logic symbol[†]



Equivalent to 1/2 7421

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B \cdot C \cdot D = \overline{A + B + C + D}$

description

The AN420LJ is a 4-input positive-AND gate featuring twice the capacitive-drive capability when compared to the AN410LJ AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN420LJ A.B.C.D.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.4		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	0.83		рF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C,D	V	0.34	0.87	1.86	ns
t _{PHL}	Α,Β,Ο,Β	T	0.27	0.7	1.54	113
ΔtpLH	A,B,C,D	V	0.18	0.48	0.97	ns/pF
ΔtpHL	А,Б,С,Б	1	0.13	0.33	0.65	ris/pr

[§] Typical values are at VCC = 5 V, TA = 25°C.

TEXAS VINSTRUMENTS

AN510LJ 5-INPUT POSITIVE-AND GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	1	NPUTS	3		OUTPUT
Α	В	С	D	E	Y
Н	Н	Н	Н	Н	Н
L	Χ	Χ	Χ	Χ	L
X	L	Χ	Χ	Χ	L
Х	X	L	Χ	Χ	L
X	Χ	Χ	L	X	L
X	Χ	Χ	Χ	L	L

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B \cdot C \cdot D \cdot E = \overline{A + B + C + D + E}$

description

The AN510LJ is a minimum-size, 5-input positive-AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN510LJ A,B,C,D,E,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.5		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.65		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C,D,E		0.36	0.99	2.27	ns
t _{PHL}	A,B,O,D,E	'	0.25	0.74	1.67	115
ΔtpLH	A,B,C,D,E	V	0.36	0.92	1.83	ns/pF
ΔtpHL	A,B,C,D,E	T	0.26	0.54	1.03	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



AN810LJ 8-INPUT POSITIVE-AND GATE


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUTS						OUTPUT	
Α	В	С	D	E	F	G	Н	Y
Н	Н	Н	Н	Н	Н	Н	Н	H
L	X	Х	X	Х	X	X	Х	L
X	L	Χ	X	X	Х	X	X	L
X	X	L	X	X	X	X	X	L
X	Х	Х	L	X	Х	X	X	L
X	X	X	X	L	Х	X	X	L
X	X	X	X	X	L	Х	X	L
×	X	Χ	Χ	X	X	L	X	L
×	Χ	Х	X	Χ	Χ	Χ	L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H = \overline{A + B + C + D + E + F + G + H}$

description

The AN810LJ is a minimum-size, 8-input positive-AND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AN810LJ A.B.C.D.E.F.G.H.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP MAX	UNIT
VT	Input threshold voltage		2.4	V
Ci	Input capacitance		0.07	pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.94	pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A thru H	Y	0.34	0.88	1.89	ns
[†] PHL	Adiidii		0.25	0.7	1.54	113
ΔtPLH	A thru H	V	0.62	1.69	3.41	ns/pF
ΔtPHL	Attiluti	nru n	0.26	0.52	0.98	113/01

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

i Ins


AND-OR GATE WITH 2X OUTPUT $Y = (A \cdot B) + (C \cdot D)$

D3015, OCTOBER 1987

INTERNAL MACRO

FUNCTION TABLE

		OUTPUT			
I	Α	В	С	D	Y
I	Н	Н	Х	Х	Н
	X	. X	Н	Н	н
l	Any	other c	ombin	ation	L



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = (A \cdot B) + (C \cdot D)$

description

The AO220LJ is a 2-wide, 2-input AND-OR gate CMOS macro featuring a 2X output-drive capability to enhance its performance. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AO220LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER‡	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	1	1.8		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_{\Gamma} = t_{f} = 1 \text{ ns}$	0.76		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{\rm I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C,D	V	0.24	0.62	1.28	ns
t _{PHL}	Α,Β,Ο,Β	1	0.35	0.97	2.35	115
ΔtpLH	ABCD	V	0.16	0.46	0.9	ns/pF
ΔtpHL	A,B,C,D	1	0.16	0.38	0.74	ι ι ι ο/ρΓ

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[Inst

A0221LJ AND-NOR GATE WITH 1X OUTPUT $Y = (A \cdot B) + (C \cdot D)$


D3015, OCTOBER 1987

INTERNAL MACRO

FUNCTION TABLE

	OUTPUT			
Α	В	С	D	Y
Η.	Н	Х	Х	L
Х	X	Н	Н	L
Any	other c	ombin	ation	н

logic symbol[†]



Similar to 1/2 7451

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A \cdot B) + (C \cdot D)}$

description

The AO221LJ is a 2-wide, 2-input AND-NOR gate CMOS macro with a 1X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AO221LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER‡	TEST CONDITIONS	TYP MAX	UNIT
٧T	Input threshold voltage		1.8	V
Ci	Input capacitance		0.07	pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.28	pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C,D		0.25	0.5	1.25	ns
^t PHL	Α,Β,Ο,Β		0.17	0.38	0.7	115
ΔtplH	A,B,C,D	V	0.58	1.68	3.42	ns/pF
ΔtpHL	, A,B,C,D		0.34	0.75	1.5	пэ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



A0241LJ AND-NOR GATE WITH 1X OUTPUT $Y = (A1 \cdot A2) + (B1 \cdot B2) + (C1 \cdot C2) + (D1 \cdot D2)$


D3015, OCTOBER 1987 - REVISED OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

	INPUTS								
A1	A2	B1	B2	C1	C2	D1	D2	Y	
Н	Н	Х	Χ	X	Х	X	Х	L	
X	Χ	Н	Н	X	Χ	X	Χ	L	
X	Χ	Χ	X	Н	Н	X	Χ	L	
X	Χ	X	X	X	X	Н	Н	L	
	Any other combination								

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A1 \cdot A2) + (B1 \cdot B2) + (C1 \cdot C2) + (D1 \cdot D2)}$

description

The AO241LJ is a 4-wide, 2-input AND-NOR gate CMOS macro with a 1X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AO241LJ A1,A2,B1,B2,C1,C2,D1,D2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.07		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.36		pF

For Supply Current, Icc., see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{\rm I}=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Any	V	0.46	1.23	3.15	ne
[†] PHL	Any	'	0.3	0.92	1.95	ns
ΔtpLH	Any	V	0.16	0.44	0.88	ns/pF
ΔtPHL	Any	1	0.12	0.3	0.59	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas V

A0320LJ 2-WIDE, 3-INPUT AND-OR GATE WITH 1X OUTPUT Y = (A1-A2-A3) + (B1-B2-B3)


D3015, OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

	INPUTS							
A1	A2	А3	B1	B2	В3	Y		
Н	Н	Н	X	Х	Х	Н		
X	Χ	Χ	Н	Н	Н	н		
	Any	other c	ombin	ation		L		

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = (A1 \cdot A2 \cdot A3) + (B1 \cdot B2 \cdot B3)$

description

The AO320LJ is a 2-wide, 3-input AND-OR gate with a 1X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AO320LJ A1, A2, A3, B1, B2, B3, Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.07	·,	рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.6		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Any	V	0.26	0.8	1.82	ns
^t PHL	Ally	1	0.38	1.06	2.84	115
ΔtpLH	Any	V .	0.36	0.89	1.78	ns/pF
ΔtPHL	Any	1	0.28	0.63	1.22	Пъ/рг

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

2-WIDE, 4-INPUT AND-NOR GATE WITH 1X OUTPUT $Y = (A1 \cdot A2 \cdot A3 \cdot A4) + (B1 \cdot B2 \cdot B3 \cdot B4)$


D3015, OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

		OUTPUT						
A1	A2	А3	A4	B1	B2	В3	B4	Y
Н	Н	Н	Н	X	Х	X	X	L
Х	Χ	Χ	Χ	Н	Н	Н	Н	L
	Α	н						

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A1 \cdot A2 \cdot A3 \cdot A4) + (B1 \cdot B2 \cdot B3 \cdot B4)}$

description

The AO421LJ is a 2-wide, 4-input AND-NOR gate with a 1X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AO421LJ A1, A2, A3, A4, B1, B2, B3, B4, Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage		1.9		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_f = t_f = 1 \text{ ns}$	0.38		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_1 = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Any	V	0.23	0.72	2.13	nc
^t PHL	Any	T	0.24	0.62	1.63	ns
ΔtpLH	Anu	V	0.6	1.67	3.43	ns/pF
ΔtpHL	Any	T	0.45	1.3	1.63	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas VI Instruments


D3015, OCTOBER 1987

INTERNAL MACRO

FUNCTION TABLE

		NPUT	OUTPUT	
ſ	A1	B1	Y	
ſ	Н	Х	Х	L
	X .	Н	Н	L
	L	L	X	Н
	L	Х	L	н

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A1 + (B1 \cdot B2)}$

description

The BF001LJ is an expandable 1-2-input AND-NOR CMOS macro. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF001LJ A1,B1,B2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧ _T	Input threshold voltage		1.8		٧
Ci	Input capacitance	· · · · · · · · · · · · · · · · · · ·	0.07		ρF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.19		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A1	_	0.25	0.31	0.46	ns
t _{PHL}		'	0.09	0.28	0.42	113
t _{PLH}	B1,B2		0.2	0.46	1.12	ns
^t PHL	01,02	•	0.19	0.37	0.59	115
ΔtplH	Any	V	0.6	1.67	3.4	ns/pF
ΔtpHL	Any	'	0.34	0.67	1.46	пърг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




D3015, OCTOBER 1988

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
A1	A2	B1	B2	Υ
Н	X	Χ	Χ	L
Х	Н	Χ	Χ	L
Х	Χ	Н	Н	L
L	L	L	Χ	н
L	L	Χ	L	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

POSITIVE LOGIC EQUATION: $Y = \overline{A1 + A2 + (B1 \cdot B2)}$

description

The BF006LJ is a 1-1-2-input AND-NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF006LJ A1.A2.B1.B2.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.07		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.18		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

BF006LJ $\begin{array}{ll} AND-\underline{NOR} & \underline{GATE} \\ Y &= & \underline{A1 + A2 + (B1 \cdot B2)} \end{array}$

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	Any A	Y	0.29	0.48	1.05	no
t _{PHL}	Ally A	1	0.08	0.32	0.5	ns
tPLH	Any D	Y	0.25	0.72	1.77	
tpHL tpHL	Any B	T	0.19	0.39	0.63	ns
ΔtpLH	Any A	Y	0.85	2.47	5.1	
ΔtpHL	Any A	T	0.34	0.5	0.84	ns/pF
ΔtpLH	Any P		0.89	2.51	5.08	20/05
ΔtpHL	Any B		0.35	0.78	1.53	ns/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $Y = \overline{(A1 \cdot A2) + (B1 \cdot B2) + (C1 \cdot C2)}$


D3015, OCTOBER 1987

INTERNAL MACRO

FUNCTION TABLE

	INPUTS						
A1	A2	B1	B2	C1	C2	Y	
Н	Н	X	Х	Х	Х	L	
Х	Χ	Н	Н	X	Χ	L	
X	X	X	X	Н	Н	L	
	Any other combination						

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A1 \cdot A2) + (B1 \cdot B2) + (C1 \cdot C2)}$

description

The BF011LJ is a 3-wide, 2-input AND-NOR CMOS macro. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF011LJ A1,A2,B1,B2,C1,C2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER‡	PARAMETER [‡] TEST CONDITIONS		MAX	UNIT
VT	Input threshold voltage		1.7		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.34		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Λnv	Y	0.31	8.0	2.39	ns
t _{PHL}	Any		0.18	0.42	0.77	
ΔtpLH	Any	V	0.84	2.5	5.12	ns/pF
ΔtPHL	Any	1	0.34	0.76	1.58	113/01


[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



INTERNAL MACRO

FUNCTION TABLE

1	INPUTS						
A1	A2	B1	B2	C1	C2	Y	
Н	Н	X	X	Х	X	L	
X	Χ	Н	Н	Н	Χ	L	
X	Χ	Н	Н	X	Н	L	
	Any other combination					Н	



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A1 \cdot A2 + [B1 \cdot B2 \cdot (C1 + C2)]}$

description

The BF022LJ is a 2-wide, 2-3-input sum-of-products AND-NOR CMOS macro. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF022LJ A1,A2,B1,B2,C1,C2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		PARAMETER [‡] TEST CONDITIONS		MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.31		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

8-20

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	Any A	Y	0.35	0.8	1.8	no
^t PHL	AllyA	1	0.19	0.38	0.55	ns
^t PLH	Any B	Y	0.24	0.61	1.39	20
t _{PHL}	Any b		0.26	0.52	0.97	ns
^t PLH	Any C	Y	0.38	1.19	2.69	nc
^t PHL	Arry C	1	0.22	0.53	1.07	ns
$\Delta t_{\sf PLH}$	Any A	Any A Y	0.86	2.49	5.1	no/nE
Δt_{PHL}	Ally A	•	0.34	0.74	1.48	ns/pF
$\Delta t_{\sf PLH}$	Any B	Y	0.62	1.7	3.38	nc/nE
Δt_{PHL}	Any B	1	0.38	1.04	2.12	ns/pF
Δ tPLH	-H A= C V	Y	0.9	2.51	5.02	ns/pF
Δt_{PHL}	Any C	1	0.4	1.05	2.2	нэ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL MACRO

FUNCTION TABLE

,	INPUTS	OUTPUT	
A1	B1	B2	Y
Н	Н	×	L
Н	X	Н	L
L	X	×	Н
×	L	L	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A1 \cdot (B1 + B2)}$

description

The BF051LJ is a 2-wide, 1-2-input OR-NAND CMOS macro. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF051LJ A1,B1,B2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER‡		PARAMETER [‡] TEST CONDITIONS		MAX	UNIT
VT	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.27		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
[†] PLH	A1	Y	0.2	0.27	0.38	ne
t _{PHL}	AI	T	0.19	0.33	0.44	ns
[†] PLH	Any B	Y	0.24	0.49	1.07	ns
t _{PHL}			0.16	0.33	0.58	
ΔtpLH	A1	Y	0.34	0.86	1.7	ns/pF
ΔtpHL	7 ^1	1	0.36	0.72	1.44	пъ/рг
Δt _t PLH	Anu D	V	0.58	1.68	3.4	ns/pF
ΔtPHL	Any B	, Y	0.34	0.74	1.48	115/05

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL MACRO

FUNCTION TABLE

	INPUTS					
A1	A2	B1	B2	Y		
Н	Х	Н	×	L		
Н	X	X	Н	L		
×	Н	Н	×	L		
×	Н	X	Н	L		
L	L	X	×	Н		
×	X	L	L	н		

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A1+A2) \cdot (B1+B2)}$

description

The BF053LJ is a 2-wide, 2-input OR-NAND gate CMOS macro. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF053LJ A1,A2,B1,B2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		PARAMETER [‡] TEST CONDITIONS		MAX	UNIT
٧ _T	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.3		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Δον	Υ	0.21	0.52	1.32	ns
[†] PHL	Any		0.19	0.38	0.69	
ΔtPLH	Δον		0.6	1.69	3.42	ns/pF
ΔtPHL	Any	T	0.34	0.74	1.46	по/рг

 $[\]S$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.




D3015, OCTOBER 1988

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
A1	A2	B1	B2	Υ
Н	Н	Н	Х	L
Н	Н	Χ	Н	L
L	Χ	Х	Х	Н
X	L	Χ	Х	Н
X	Χ	L	L	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A1 \cdot A2 \cdot (B1 + B2)}$

description

The BF056LJ is an expandable 3-wide, 1-1-2-input OR-NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: BF056LJ A1,A2,B1,B2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.07		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.26		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	Any A	V	0.19	0.33	0.57	ns
tPHL		'	0.23	0.39	0.62	113
^t PLH	Any B	Y	0.27	0.63	1.39	ns
t _{PHL}		'	0.19	0.42	0.86	115
ΔtpLH	Δην Δ	V	0.34	0.87	1.71	ns/pF
ΔtpHL	Any A	1	0.38	0.99	2.05	115/61
ΔttPLH	Any D	V	0.59	1.68	3.4	ns/pF
ΔtpHL	Any B		0.38	1	2.06	Пэ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



EN210LJ 2-INPUT EXCLUSIVE-NOR GATE


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
Α	В	Y
L	L	Н
L	Н	L
н	L	L
Н	Н	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \oplus B} = A \cdot B + \overline{A \cdot B}$

description

The EN210LJ is a minimum-size, 2-input exclusive-NOR gate CMOS function. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: EN210LJ A.B.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		V
Ci	Input capacitance		0.17		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	0.52		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A or B	Υ	0.23	0.57	1.09	ns
t _{PHL}			0.32	0.85	2.02	
ΔtpLH	A or B	V	0.34	0.89	1.72	ns/pF
ΔtpHL	AOIB	T	0.26	0.57	1.06	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

EX210LJ 2-INPUT EXCLUSIVE OR GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
Α	В	Y
L	L	L
L	Н	н
H	L	н
н	Н	. L

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984

POSITIVE LOGIC EQUATION: $Y = A \oplus B = \overline{A} \cdot B + A \cdot \overline{B}$

description

The EX210LJ is a minimum-size, 2-input exclusive-OR gate CMOS function. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: EX210LJ A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.17		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.76		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	A or B	Y	0.35	0.81	1.6	ns
t _{PHL}	AOrb		0.29	0.75	1.48	
ΔtpLH	A or B	Υ.	0.36	0.89	1.72	ns/pF
ΔtpHL	AOIB		0.24	0.5	0.9	113/pi

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

EX220LJ 2-INPUT EXCLUSIVE-OR GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
Α	В	Y
L	L	L
L	Н	н
Н	L	н
н	Н	L

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A \oplus B = \overline{A} \cdot B + A \cdot \overline{B}$

description

The EX220LJ is a 2-input exclusive-OR gate CMOS function featuring twice the capacitive-drive capability when compared to the EX210LJ exclusive-OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: EX220LJ A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_Δ = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.16		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.1		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A or B	Υ	0.37	0.86	1.75	ns
tPHL			0.29	0.81	1.61	
ΔtPLH	A or B		0.18	0.45	0.88	ns/pF
ΔtpHL		'	0.16	0.3	0.56	115/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NA210LJ 2-INPUT POSITIVE-NAND GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPUTS		OUTPUT
Α	В	Υ
Н	Н	L
L	X	н
X	L	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B} = \overline{A} + \overline{B}$

description

The NA210LJ is a minimum-power, 2-input positive-NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA210LJ A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 ^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧ _T	Input threshold voltage		2.1		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	0.27		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A or B	A or B Y	0.19	0.3	0.52	ns
t _{PHL}			0.17	0.33	0.47	113
ΔtpLH	A or B	V	0.34	0.87	1.7	ns/pF
ΔtPHL		ı	0.34	0.72	1.44	по/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NA220LJ 2-INPUT POSITIVE-NAND GATE WITH 2X OUTPUT

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INPUTS		OUTPUT
Α	В	Y
Н	Н	L
L	Х	н
X	L	н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B} = \overline{A} + \overline{B}$

description

The NA220LJ is a 2-input positive-NAND gate featuring twice the capacitive-drive capability when compared to the NA210LJ NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA220LJ A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER‡	TEST CONDITIONS	TYP M	IAX	UNIT
VT	Input threshold voltage		2.1		٧
Ci	Input capacitance		0.15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.52		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A or B	A or B Y	0.15	0.29	0.5	ne
tPHL temperature			0.1	0.28	0.46	ns
ΔtpLH	A or B	V	0.2	0.43	0.84	ns/pF
ΔtpHL	1 7016	1	0.24	0.39	0.72	пэ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NA310LJ 3-INPUT POSITIVE NAND GATE

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUTS	OUTPUT	
Α	В	С	Y
Н	Н	Н	L
L	Χ	Х	Н
Х	L	X	н
×	Х	L	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C} = \overline{A} + \overline{B} + \overline{C}$

description

The NA310LJ is a minimum-power, 3-input positive-NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA310LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_{\Gamma} = t_{f} = 1 \text{ ns}$	0.28		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C	Y	0.21	0.36	0.73	
^t PHL			0.2	0.4	0.72	ns
ΔtpLH	A,B,C	_	0.34	0.88	1.72	ns/pF
ΔtPHL		1	0.38	0.99	2.04	ns/pi

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

8-30

NA311LJ 3-INPUT NAND GATE WITH ACTIVE-LOW INPUT

D3015, OCTOBER 1988

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUTS			OUTPUT
7	4	В	С	Y
	_	Н	Н	L
ŀ	+	Χ	Χ	Н
;	K	L	Х	Н
>	×	Χ	L	H,

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{\overline{A} \cdot B \cdot C} = A + \overline{B} + \overline{C}$

description

The NA311LJ is a 3-input NAND gate with active-low A input. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA311LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		٧
Ci	Input capacitance		0.07		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.6		pF

For Supply Current, Icc., see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A.B.C	Y	0.17	0.38	0.78	ne
tpHL	Α,Β,Ο		0.2	0.46	1.09	ns
ΔtpLH	A B C		0.34	0.88	1.72	ns/pF
ΔtpHL	A,B,C	'	0.37	0.99	2.05	HS/PF

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NA320LJ 3-INPUT POSITIVE-NAND GATE WITH 2X OUTPUT

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

ı	NPUTS	OUTPUT	
Α	В	С	Y
Н	Н	Н	L.
L	Χ	Χ	н
X	L	Χ	н
X	X	L	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C} = \overline{A} + \overline{B} + \overline{C}$

description

The NA320LJ is 3-input positive-NAND gate featuring twice the capacitive-drive capability when compared to the NA310LJ NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA320LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		٧
Ci	Input capacitance		0.15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.52		pF

For Supply Current, Icc., see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{L} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	A,B,C	V	0.14	0.34	0.65	ns
t _{PHL}	7,5,0	,	0.16	0.36	0.61	113
ΔtpLH	A,B,C	V	0.2	0.44	0.86	ns/pF
ΔtpHL	A,B,C	T	0.22	0.5	1.04	пъ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

8-32

NA410LJ 4-INPUT POSITIVE-NAND GATE

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	С	D	Y
Н	Н	Н	Н	L
L	Χ	Х	Χ	Н
Х	L	Х	Х	н
Х	Х	L	Χ	н
Х	Х	X	L	н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C \cdot D} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$

description

The NA410LJ is a minimum-size, 4-input positive-NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA410LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.4		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.29		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{\rm I}=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C,D	V	0.19	0.4	0.82	ne
t _{PHL}	Α,Β,Ο,Β	1	0.21	0.46	0.95	ns
ΔtpLH	ABCD	V	0.34	0.88	1.74	ns/pF
ΔtPHL	A,B,C,D	1	0.44	1.27	2.66	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas Instruments

NA4201J **4-INPUT POSITIVE-NAND GATE** WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	C	D	Y
H	Н	Н	Η.	L
L	X	Χ	Х	н
Х	L	Χ	X	н
Х	X	L	X	н
X	X	Χ	L	н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C \cdot D} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$

description

The NA420LJ is a 4-input positive-NAND gate featuring twice the capacitive-drive capability when compared to the NA410LJ NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA420LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.4		٧
Ci	Input capacitance		0.15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.56		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	A,B,C,D	4000	0.14	0.38	0.77	ns/pF
tpHL tpHL	А,Б,О,Б	T	0.2	0.44	0.92	па/рг
ΔtPLH	ABCD		0.18	0.44	0.9	ns/pF
ΔtPHL	A,B,C,D	, T	0.22	0.64	1.34	пѕ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



NA510LJ 5-INPUT POSITIVE-NAND GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUTS					
Α	В	С	D	E	Y	
Н	Н	Н	Н	Н	L	
L	Χ	Χ	Χ	Х	н	
Х	L	Χ	X	Х	н	
х	Х	L	X	Х	н	
Х	Х	Χ	L	Х	Н	
х	Х	Х	X	L	н	

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C \cdot D \cdot E} = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E}$

description

The NA510LJ is a minimum-size, 5-input positive-NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA510LJ A,B,C,D,E,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.5		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.34		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	A thru E	Y	0.2	0.46	1.01	ns
t _{PHL}	7 (110)		0.26	0.61	1.43	113
ΔtPLH	A thru E	V	0.34	0.88	1.76	ns/pF
ΔtPHL	Aunue	ī	0.5	1.56	3.3	По/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas Instruments

NA520LJ 5-INPUT POSITIVE NAND GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

		OUTPUT			
Α	В	С	D	E	Y
Н	Н	Н	Н	Н	L
L	X	Χ	X	X	н
X	L	X	X	Χ	н
X	X	L	X	X	н
X	X	X	L	X	н
×	X	X	. X	L	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C \cdot D \cdot E} = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E}$

description

The NA520LJ is a 5-input positive-NAND gate featuring twice the capacitive-drive capability when compared to the NA510LJ NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA520LJ A.B.C.D.E.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.5		٧
Ci	Input capacitance		0. 15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.6		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{\rm I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A thru E	Y	0.14	0.42	0.89	
t _{PHL}			0.24	0.56	1.26	ns
ΔtplH	A thru E		0.18	0.45	0.92	ns/pF
ΔtphL	AuliuE	1	0.25	0.78	1.66	1 115/PF

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



NA810LJ R-INPUT POSITIVE-NAND GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

			INP	UTS				OUTPUT
Α	В	С	D	E	F	G	Н	Y
Н	Н	Н	Н	Н	Н	Н	Н	L
L	X	Х	X	X	Х	X	Х	Н
X	L	X	X	X	Х	Х	Х	Н
X	X	L	X	X	Х	Х	Х	Н
×	X	Х	L	Х	Х	X	Х	н
×	X	Х	Х	L	Х	Х	Х	н
x	X	Х	Х	Х	L	Х	X	Н
x	Х	Х	Х	X	Х	L	X	Н
×	Х	Х	Х	Χ	Х	Χ	L	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E} + \overline{F} + \overline{G} + \overline{H}$

description

The NA810LJ is a minimum-power, 8-input positive-NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA810LJ A,B,C,D,E,F,G,H,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.4		٧
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.2		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A thru H	Υ .	0.27	0.85	1.86	ns
t _{PHL}	7 4 11 11		0.46	1.26	2.75	113
ΔtpLH	A thru H	V	0.34	0.88	1.72	ns/pF
ΔtpHL	Autun	T T	0.24	0.55	1.02	по/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas VI

NA820LJ 8 INPUT POSITIVE NAND GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

			INP	UTS				OUTPUT
Α	В	С	D	E	F	G	Н	Y
Н	Н	Н	Н	Н	Н	Н	Н	L
L	X	X	Х	X	Х	X	X	н
X	L	X	X	X	X	X	X	н
X	X	L	Х	X	X	X	X	Н
X	X	Χ	L	Χ	Х	Х	Х	н
X	X	X	X	L	Х	X	X	н
X	X	×	Х	X	L	X	X	н
X	X	X	Х	Х	X	L	X	Н
X	X	Χ	Χ	Χ	×	Х	L	н

logic symbol[†]



Equivalent to 7430

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E} + \overline{F} + \overline{G} + \overline{H}$

description

The NA820LJ is an 8-input positive-NAND gate featuring twice the capacitive-drive capability when compared to the NA810LJ NAND gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NA820LJ A,B,C,D,E,F,G,H,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.4		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.7		рF

 $^{^{\}ddagger}$ For Supply Current, I $_{
m CC}$, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A thru H	Y	0.31	0.9	1.97	
t _{PHL}	Aunun		0.48	1.36	3.04	ns
ΔtPLH	A thru H	Υ	0.16	0.44	0.86	ns/pF
ΔtpHL	Attilan		0.16	0.37	0.7	113/06

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



NO210LJ 2 INPUT POSITIVE NOR GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	UTS	OUTPUT
I	Α	В	Y
Γ	Н	Х	L
١	X	Н	L
	L	L	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B} = \overline{A \cdot B}$

description

The NO210LJ is a minimum-size, 2-input positive-NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO210LJ A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP MAX	UNIT
VT	Input threshold voltage	·	1.8	V
Ci	Input capacitance		0.07	pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.18	pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A or B	Y	0.21	0.35	0.67	ns
t _{PHL}			0.09	0.31	0.49	115
ΔtpLH	A or B	V	0.58	1.67	3.4	ns/pF
ΔtpHL	A 01 B	ľ	0.34	0.5	0.82	115/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NO220LJ 2 INPUT POSITIVE NOR GATE WITH 2X OUTPUT

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

INP	JTS	OUTPUT
Α	В	Y
Н	X	L
×	Н	L
L	L	Н

logic symbol†



Equivalent to 1/4 7402

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B} = \overline{A \cdot B}$

description

The NO220LJ is a 2-input positive-NOR gate featuring twice the capacitive-drive capability when compared to the NO210LJ NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO220LJ A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		ER [‡] TEST CONDITIONS		MAX	UNIT
VT	Input threshold voltage		1.8		٧
Ci	Input capacitance		0.15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.3		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH t	A or B	Υ.,	0.22	0.35	0.62	ns
tPHL	AOIB		0.02	0.23	0.43	115
ΔtpLH	A or B		0.29	0.82	1.72	ns/pF
ΔtpHL	AOIB	I	0.22	0.32	0.45	Πο/μι

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

Texas VI

NO310LJ 3-INPUT POSITIVE-NOR GATE

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

ı	NPUTS	OUTPUT	
Α	В	С	Y
Н	Х	X	L
Х	Н	X	L
Х	X	Н	L
L	L	L	Н

logic symbol†



Equivalent to 1/3 7427

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C} = \overline{A \cdot B \cdot C}$

description

The NO310LJ is a minimum-size, 3-input positive-NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO310LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER [‡]		PARAMETER [‡] TEST CONDITIONS		MAX	UNIT
VT	Input threshold voltage	,	1.7		V
Ci	Input capacitance		0.07		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.21		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C	Υ	0.27	0.57	1.45	ns
t _{PHL}	Α,υ,υ		0.1	0.34	0.51	115
ΔtpLH	A,B,C	V	0.84	2.48	5.1	ns/pF
ΔtpHL	A,b,C	Y	0.34	0.49	0.88	ils/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NO320LJ 3-INPUT POSITIVE NOR GATE WITH 2X OUTPUT

D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUT	OUTPUT	
Α	В	С	Y
Н	Х	X	L
X	Н	X	L
X	X	Н	L
L	L	L	Н

logic symbol[†]



Equivalent to 1/3 7427

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$

description

The NO320LJ is a 3-input positive-NOR gate featuring twice the capacitive-drive capability when compared to the NO310LJ NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO320LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 ^{\circ}\text{C}$

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.7	1000000 1000 1000 1000 1000 1000 1000	٧
Ci	Input capacitance		0.15		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.34		рF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C	Υ .	0.25	0.49	1.22	ns
t _{PHL}	Α,Β,Ο		0.03	0.25	0.47	115
ΔtPLH	A,B,C	V	0.41	1.23	2.58	ns/pF
ΔtpHL	А,В,С		0.23	0.31	0.45	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NO410LJ 4-INPUT POSITIVE-NOR GATE


D3015, OCTOBER 1987 - REVISED OCTOBER 1988

INTERNAL GATE MACRO

FUNCTION TABLE

	OUTPUT			
A B C D				Y
Н	X	X	X	L
Χ	Н	Χ	Χ	L
Х	Χ	Н	X	L
Х	\mathbf{X}_{i}	Χ	Н	L
L	L	L	L	Н

logic symbol[†]



Equivalent to 1/2 4002

† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C + D} = \overline{A \cdot B \cdot C \cdot D}$

description

The NO410LJ is a minimum-size, 4-input positive-NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO410LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.96		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{\rm I}=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C,D		0.4	0.95	1.95	ne
t _{PHL}	Α,Β,Ο,	T	0.22	0.68	1.47	ns
Δtplh	A,B,C,D	V	0.36	· 0.88	1.71	ns/pF
ΔtpHL	A,D,C,D	1	0.22	0.49	0.88	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



NO420LJ 4-INPUT POSITIVE NOR GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	С	D	Υ
Н	X	X	X	L
X	Η :	Χ	X	L
X	X	Н	Х	L
X	X	X	Н	L
L	L	L	L	н

logic symbol[†]



Equivalent to 1/2 4002

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C + D} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$

description

The NO420LJ is a 4-input positive-NOR gate featuring twice the capacitive-drive capability when compared to the NO410LJ NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO420LJ A.B.C.D.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.2		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C,D	V	0.39	1.02	2.15	ns
^t PHL			0.22	0.74	1.61	113
ΔtpLH	A,B,C,D	V	0.17	0.45	0.87	ns/pF
ΔtpHL	۸,۵,۰,۵	. 1	0.11	0.3	0.59	пэрг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NO510LJ 5-INPUT POSITIVE-NOR GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	1	NPUT	3		OUTPUT
Α	В	С	D	E	Y
Н	X	Х	Х	X	L
Х	Н	Χ	Χ	X	L
Х	X	Н	X	X	L
Х	X	Χ	Н	X	L
Х	X	Х	Х	Н	L
L	L	L	L	L	Н

logic symbol†



Equivalent to 1/2 74260

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C + D + E} = \overline{A \cdot B \cdot C \cdot D \cdot E}$

description

The NO510LJ is a minimum-size, 5-input positive-NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO510LJ A.B.C.D.E.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER‡	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.7		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.96		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{\rm I}=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C,D,E		0.41	1.19	3.12	ns
[†] PHL	A,D,O,D,E	1	0.23	0.71	1.5	115
Δ tpLH	ABCDE	V	0.36	0.88	1.7	no/nE
Δ t PHL	A,B,C,D,E	T	0.22	0.5	0.9	ns/pF

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

in to ents not

NO520LJ 5-INPUT POSITIVE-NOR GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

	l	OUTPUT			
Α	В	С	D	E	Y
Н	Х	X	X	Х	L
X	Н	Χ	Χ	Χ	L.
X	X	Н	X	X	L
X	Χ	X	Н	X	L
X	X	X	X	Н	L.
L	L	L	L	L	Н

logic symbol[†]



Equivalent to 1/2 74260

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C + D + E} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \cdot \overline{E}$

description

The NO520LJ is a 5-input positive-NOR gate featuring twice the capacitive-drive capability when compared to the NO510LJ NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO520LJ A,B,C,D,E,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.7		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.25		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A B C D E	V	0.41	1.22	3.08	ns
t _{PHL}	A,B,C,D,E	1	0.24	0.77	1.66	115
ΔtpLH	A,B,C,D,E	V	0.17	0.45	0.88	ns/pF
ΔtpHL	A,B,C,D,E		0.11	0.3	0.58	115/pr

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

n to ents not INS

NO810LJ 8-INPUT POSITIVE-NOR GATE


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

				INP	UTS				OUTPUT
	Α	В	С	D	E	F	G	Н	Y
	Н	X	Х	X	Х	X	X	Х	L
	Х	Н	X	X	X	X	X	X	L
	×	X	Н	X	X	X	X	X	L
	×	Χ	X	Н	Х	X	X	X	L
	Х	X	X	X	Н	X	X	X	L
	X	X	X	X	X	Н	X	X	L
	X	X	X	X	X	X	Н	X	L
	X	X	X	X	X	X	X	Н	L
ĺ	L	L	L	L	L	L	L	L	Н

logic symbol[†]



Equivalent to 4078

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A + B + C + D + E + F + G + H} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \cdot \overline{E} \cdot \overline{F} \cdot \overline{G} \cdot \overline{H}$

description

The NO810LJ is a minimum-power, 8-input positive-NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO810LJ A,B,C,D,E,F,G,H,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	·	1.6		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_f = t_f = 1 \text{ ns}$	1.3		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
[†] PLH	A thru: H	V	0.55	1.63	4.23	20
t _{PHL}	A thru H	ı	0.21	0.75	1.56	ns
ΔtpLH	A thru H	V	0.36	0.89	1.72	20/25
ΔtpHL	Amun	T	0.24	0.49	0.9	ns/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NO820LJ 8-INPUT POSITIVE-NOR GATE WITH 2X OUTPUT


D3015, OCTOBER 1987

INTERNAL GATE MACRO

FUNCTION TABLE

		OUTPUT						
Α	В	С	D	Ε	F	G	Н	Y
Н	X	X	X	X	Х	Х	X	L
Х	Н	X	Х	X	Х	Х	Х	L
Х	×	Н	X	X	X	X	X	L
X	X	X	Н	X	X	Х	X	L
×	X	X	X	Н	Χ	X	Χ	L
×	X	X	X	X	Н	X	X	L
X	X	X	X	X	X	Н	X	L
×	X	X	X	X	X	X	Н	L
L	L	L	L	L	L	L	L	н

logic symbol†



Equivalent to 4078

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A+B+C+D+E+F+G+H} = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \cdot \overline{E} \cdot \overline{F} \cdot \overline{G} \cdot \overline{H}$

description

The NO820LJ is an 8-input positive-NOR gate featuring twice the capacitive-drive capability when compared to the NO810LJ NOR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: NO820LJ A,B,C,D,E,F,G,H,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.6		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.4		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	A thru H	Y	0.58	1.72	4.49	ns
tPHL			0.23	0.81	1.7	
ΔtpLH	A thru U	Ÿ	0.18	0.45	0.9	ns/pF
ΔtpHL	A thru H	1	0.12	0.3	0.56	115/μΓ

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

OA220LJ 2-WIDE, 2-INPUT OR-AND GATE WITH 2X OUTPUT $Y = (A + B) \cdot (C + D)$


D3015, OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	С	D	Y
L	L	X	X	L
X	Χ	L	L	L
An	у Н	An	у Н	Н

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = (A+B) \cdot (C+D)$

description

The OA220LJ is a 2-wide, 2-input OR-NAND gate with a 2X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OA220LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.6		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР§	MAX	UNIT
t _{PLH}	Any	Y	0.25	0.63	1.25	ns
tPHL			0.34	0.99	2.38	
ΔtpLH	Any	V	0.18	0.45	0.88	ns/pF
ΔtpHL	Any	ĭ	0.15	0.39	0.78	115/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

3-WIDE, 2-INPUT OR-NAND GATE WITH 1X OUTPUT $Y = \overline{(A1 + A2) \cdot (B1 + B2) \cdot (C1 + C2)}$


D3015, OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

		INP		OUTPUT		
A1	A2	B1	B2	C1	C2	Y
L	L	X	X	X	Χ	Н
X	Χ	L	L	Χ	X	Н
X	Χ	Χ	Χ	L	L	н
An	у Н	An	у Н	An	у Н	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A1+A2)\cdot(B1+B2)\cdot(C1+C2)}$

description

The OA231LJ is a 3-wide, 2-input OR-NAND gate with a 1X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OA231LJ A1,A2,B1,B2,C1,C2,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.9		V
Ci	Input capacitance		0.07		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.38		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted), $C_1 = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	Anv	V	0.21	0.64	1.78	ns
†PHL	Ally	'	0.22	0.48	1.03	
∆tplH	Any.	V	0.6	1.69	3.42	ns/pF
Δ t $_{PHL}$	Any	T "	0.38	1	2.07] 113/pi

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

8-52

$\begin{array}{c} \text{OA241LJ} \\ \text{OR-NAND GATE WITH 4X OUTPUT} \\ \text{Y} = \overline{(\text{A1} + \text{A2}) \cdot (\text{B1} + \text{B2}) \cdot (\text{C1} + \text{C2}) \cdot (\text{D1} + \text{D2})} \end{array}$


D3015, OCTOBER 1987-REVISED OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

	INPUTS						OUTPUT	
A1	A2	B1	B2	C1	C2	D1	D2	Y
L	L	Х	Х	X	X	X	X	Н
X	Χ	L	L	Χ	Χ	Χ	Χ	Н
X	Χ	X	X	L	Ĺ	X	Χ	н
X	X	X	Χ	X	X	L	L	н
An	у Н	An	у Н	An	у Н	An	у Н	L

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{(A1+A2)\cdot(B1+B2)\cdot(C1+C2)\cdot(D1+D2)}$

description

The OA241LJ is a 4-wide, 2-input OR-NAND gate CMOS macro with a 4X output. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OA241LJ A1.A2.B1.B2.C1.C2.D1.D2.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.9		V
Ci	Input capacitance		0.07		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.4		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

		• •				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Anv	Y	0.27	0.88	2.46	ns
^t PHL	Arry		0.35	0.97	2.35	
ΔtpLH	Anu	Y	0.63	1.72	3.43	ns/pF
ΔtpHL	Any		0.46	1.29	2.7	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Texas Instruments

OR210LJ 2-INPUT POSITIVE-OR GATE

D3015. OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

INP	JTS	OUTPUT
A B		Y
Н	X	Н
Х	Н	н
L	L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A + B = \overline{A \cdot B}$

description

The OR210LJ is a minimum-power, 2-input positive-OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR210LJ A.B.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.48		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B	Υ	0.1	0.39	0.78	ns
t _{PHL}			0.32	0.71	1.47	113
ΔtpLH	A,B	V	0.38	0.88	1.7	ns/pF
ΔtpHL		1	0.26	0.55	1	Πο/μΓ

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

8-54

OR220LJ 2 INPUT POSITIVE OR GATE WITH 2X OUTPUT

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUTS		OUTPUT
1	A B		Y
	Н	X	Н
	X	Н	Н
	L	L	L

logic symbol[†]



Equivalent to 1/4 7432

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

POSITIVE LOGIC EQUATION: $Y = A + B = \overline{A \cdot B}$

description

The OR220LJ is a 2-input positive-OR gate featuring twice the capacitive-drive capability when compared to the OR210LJ OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR220LJ A.B.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		PARAMETER [‡] TEST CONDITIONS		MAX	UNIT
٧T	Input threshold voltage		1.8		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.8		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B	Υ	0.17	0.46	0.83	ns
tPHL			0.35	0.82	1.72	
ΔtpLH	A D	V	0.16	0.44	0.86	ns/pF
Δt_{PHL}	A,B	Ť	0.14	0.36	0.7	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OR310LJ 3-INPUT POSITIVE-OR GATE

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

I	NPUTS	OUTPUT		
Α	В	С	Y	
Н	X	Х	Н	
X	Н	X	Н	
X	X	• Н	Н	
L	L	L	L	

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A + B + C = \overline{\overline{A \cdot B \cdot C}}$

description

The OR310LJ is a minimum-power, 3-input positive-OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR310LJ A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.7		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.45		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C	Y	0.12	0.43	0.84	ns
^t PHL			0.41	1.04	2.44	
ΔtpLH	A,B,C	V	0.34	0.88	1.73	ns/pF
ΔtpHL		1	0.29	0.64	1.21	115/01

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OR320LJ 3-INPUT POSITIVE-OR GATE WITH 2X OUTPUT

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

ı	NPUTS	OUTPUT	
Α	В	С	Y
Н	Х	Х	Н
X	Н	X	н
X	X	Н	н
L	L	L	L

logic symbol†



Equivalent to 1/4 4075

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A + B + C = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C}}$

description

The OR320LJ is a 3-input positive-OR gate featuring twice the capacitive-drive capability when compared to the OR310LJ OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR320LJ A.B.C.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		1.7		V
Ci	Input capacitance		0.07		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.89		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C	Y	0.2	0.52	0.93	ns
t _{PHL}			0.43	1.2	2.88	
ΔtpLH	A,B,C	V	0.16	0.44	0.87	ns/pF
ΔtpHL		1	0.18	0.42	0.83	пъ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

	INP	OUTPUT		
Α	В	С	D	Y
Н	Х	X	Х	H
X	H	X	Х	н
X	X	Н	X	Н
X	X	X	. H	н
L	L	L	L	L

logic symbol[†]



Equivalent to 1/2 4072

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A+B+C+D = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}}$

description

The OR410LJ is a minimum-power, 4-input positive-OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR410LJ A.B.C.D.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage		1.6		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.55		pF

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C,D	Y	0.12	0.46	0.85	ns
t _{PHL}			0.49	1.34	3.43	
∆tPLH	A,B,C,D	Υ	0.34	0.89	1.75	ns/pF
Δt_{PHL}			0.31	0.72	1.39	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OR420LJ 4-INPUT POSITIVE-OR GATE WITH 2X OUTPUT


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

INPUTS				OUTPUT
Α	В	С	D	Y
Н	Х	X	X	Н
Χ	Н	X	Χ	н
Χ	Χ	Н	X	н
X	X	X	Н	н
L	L	L	L	L

logic symbol[†]



Equivalent to 1/4 4072

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A + B + C + D = \overline{A \cdot B \cdot C \cdot D}$

description

The OR420LJ is a 4-input positive-OR gate featuring twice the capacitive-drive capability when compared to the OR410LJ OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR420LJ A,B,C,D,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltage		1.6		V	
Ci	Input capacitance		0.07		pF	
C _{pd}	Equivalent power dissipation capacitance	$t_{\Gamma} = t_{f} = 1 \text{ ns}$	1.16		pF	

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C,D	Y	0.2	0.51	0.91	ns
t _{PHL}			0.51	1.53	3.98	
ΔtpLH	A,B,C,D	Υ	0.16	0.45	0.89	ns/pF
ΔtPHL			0.19	0.49	0.97	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



OR510LJ 5-INPUT POSITIVE-OR GATE


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

	INPUTS					
Α	В	С	D	E	. Y	
Н	X	X	Х	X	Н	
X	Н	X	X	X	н	
X	X	Н	X	X	н	
X	X	X	Н	X	Н	
X	X	X	, X	Н	н	
L	L	L	L	L	L	

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A+B+C+D+E = \overline{A \cdot B \cdot C \cdot D \cdot E}$

description

The OR510LJ is a minimum-size, 5-input positive-OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR510LJ A,B,C,D,E,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage	-	1.7		V
Ci	Input capacitance		0.07	,	pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.74		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A,B,C,D,E	_	0.12	0.46	0.97	ns
t _{PHL}	Λ,Β,Ο,Β,Ε	,	0.35	0.97	2.49	113
ΔtpLH	A,B,C,D,E	V	0.35	0.89	1.73	ns/pF
Δ^{t} PHL	A,B,O,D,E	1	0.32	0.79	1.6	пъ/рг

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

OR810LJ 8-INPUT POSITIVE-OR GATE


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL GATE MACRO

FUNCTION TABLE

			INP	UTS				OUTPUT
Α	В	С	D	Ε	F	G	Н	Y
Н	Х	Х	Х	Х	X	Х	Х	Н
X	Н	Х	X	Х	X	X	X	н
X	X	Н	X	Х	X	X	X	н
×	Χ	Χ	Н	X	X	X	X	н
X	X	Х	X	Н	X	X	X	Н
X	X	Х	X	X	Н	X	X	н
X	X	X	X	X	X	Н	X	Н .
X	Χ	Χ	X	X	X	X	Н	Н
L	L	L	L	L	L	L	L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = A+B+C+D+E+F+G+H = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H}$

description

The OR810LJ is a minimum-size, 8-input positive-OR gate. When the gate is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OR810LJ A,B,C,D,E,F,G,H,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage		1.6		V
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.97		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	A thru H		0.13	0.5	0.98	ns
t _{PHL}	Atmun	1	0.53	1.43	3.83	115
ΔtpLH	A thru H		0.34	0.89	1.76	ns/pF
ΔtpHL	Attituri	1	0.34	0.9	1.92	пэ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

	Introduction		1
	TGC100 Series Data		2
	Mechanical Data		3
	Definitions and Ratings	- F	4
	Library Summary		5
	Special Functions		6
	Buffers/Drivers		7
	Gates		8
·	Flip-Flops/Latches		9
	Clock Drivers/Generator/Oscillators		10

FLIP-FLOPS AND LATCHES FUNCTIONAL INDEX

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

D-TYPE FLIP-FLOPS

DESCRIPTION	f _{max}	MACRO	OUTPUT	CELLS	PAGE
	(MHz)	NAME	DRIVE	USED	
With Clear and Preset	115	DFB20LJ	2X	12	9-3
With Clear and Preset	100	DTB00LJ	0.5X	8	9-5
With Clear and Preset	170	DTB10LJ	1X	9	9-7
With Clear and Preset	193	DTB20LJ	2X	10	9-9
Clear Only	100	DTC00LJ	0.5X	7	9-11
Clear Only	185	DTC10LJ	1X	8	9-13
Clear Only	208	DTC20LJ	2X	9	9-15
Neither Preset nor Clear	100	DTN00LJ	0.5X	6	9-17
Neither Preset nor Clear	179	DTN10LJ	1X	7	9-19
Neither Preset nor Clear	208	DTN20LJ	2X	8	9-21
Preset Only	95	DTP00LJ	0.5X	7	9-23
Preset Only	167	DTP10LJ	1X	8	9-25
Preset Only	200	DTP20LJ	2X	9	9-27

D-TYPE FLIP-FLOPS (SOFTWARE)

DESCRIPTION	CELL NAME	OUTPUT DRIVE	EQUIVALENT NA210s	PAGE
4-Bit, 3-State Outputs, Active H Clear	S173LJ	1X	53	9-90
4-Bit, Complementary Outputs, Active L Clear	S175LJ	1X	31	9-94
8-Bit, Active L Clear	S273LJ	1X	55	9-97
8-Bit, 3-State Outputs	S374LJ	1X	76	9-100

J-K FLIP-FLOPS

DESCRIPTION	f _{max} (MHz)	MACRO NAME	OUTPUT DRIVE	CELLS USED	PAGE
With Clear and Preset	135	JKB20LJ	2X	12	9-29
With Clear and Preset	135	JKB21LJ	2X	12	9-31

9-1

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

LATCHES

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
Set-Reset	LAB20LJ	2X		4	9-33
	LAH12LJ	1X	3-state Q output	5	9-35
	LAH13LJ	1X	3-state QZ output	5	9-37
D-Type	LAH14LJ	1X	3-state Q and QZ outputs	5	9-39
	LAH20LJ	2X	Active-high enable	5	9-41
	LAH22LJ	2X	Active-high enable	4	9-43
Bus Holder	LH110LJ	1X	Latches 3-state bus	4	9-45
4-Bit D-Type	LH400LJ	1X	Active-high enable	11	9-46

LATCHES (SOFTWARE)

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	EQUIVALENT NA210s	PAGE
8-Bit D-Type, 3-State Output	S373LJ	1X	47	9-103
4-Bit Bistable	S375LJ	2X	16	9-107

SCAN LATCHES

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
	TDB10LJ	1X	Clear only	10	9-50
	TDC11LJ	1X	Clear, master and slave outputs	10	9-56
	TDN11LJ	1X		8	9-63
Master-Slave Scan-Input D-Type Latches	TDN12LJ	1X	Master and slave outputs	10	9-69
	TDN13LJ	1X	Slave D input, master and slave outputs	12	9-76
	TDN22LJ	2X	Master and slave outputs	10	9-83

TOGGLE FLIP-FLOP

DESCRIPTION	^f max (MHz)	MACRO NAME	OUTPUT DRIVE	CELLS USED	PAGE
With Clear and Preset	131	TAB20LJ	2X	9	9-48

DFB20LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET AND CLEAR

D3015, OCTOBER 1987


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	INPUT	S		OUT	PUTS
PREZ	CLRZ	CLK	D	a	QZ
L	Н	X	Х	Н	L
Н	L	X	X	L	н
L	L	X	X	L*	L*
Н	Н	Ť	Н	Н	L
н	н	1	L	L	н
Н	Н	L	X	00	\overline{a}_0

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol[†]



Similar to 1/2 7474

description

The DFB20LJ hardwired gate-array macro implements a D-type flip-flop. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DFB20LJ CLRZ.PREZ.D.CLK.Q.QZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	115	MHz
		CLRZ low	3		
t _w	Pulse duration	PREZ low	3		ns
		CLK high or low	4.3		
		CLRZ inactive	3		
t _{su}	Setup time	PREZ inactive	1		ns
		D high or low	3		
th	Hold time	D high or low	1		ns

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMET	ER [†]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	9		2.4		V
	CLRZ PREZ		0.21			
_		PREZ		0.22	······································	
Ci	Input capacitance	D		0.07		pF
		CLK		0.12		
^	Equivalent power		4 - 4 - 4 - 4	0.00		
C _{pd}	dissipation capacitanc	е	$t_r = t_f = 1 \text{ ns}$	2.06		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр‡	MAX	UNIT
tpLH	CLK	0	0.71	2	4.21	
tPHL	CLK	Q	0.5	1.37	2.9	ns
t _{PLH}	CLK	QZ	0.72	2.04	4.36	ns
t _{PHL}	CLK	Q2	0.5	1.33	2.73	115
t _{PLH}	CLRZ	QZ	0.58	1.53	3.22	nc
t _{PHL}	CLAZ	Q	0.32	0.76	1.47	ns
^t PLH	PREZ	Q	0.57	1.49	3.11	ns
t _{PHL}	FNEZ	QZ	0.3	0.77	1.49	115
ΔtpLH	CLK	Q	0.18	0.46	0.92	ns/pF
ΔtpHL	CLK	Q .	0.16	0.35	0.64	ns/pr
ΔtpLH	CLK	QZ	0.19	0.46	0.92	ns/pF
Δ tPHL) OLK	Q2	0.16	0.34	0.65	115/01
ΔtpLH	CLRZ	QZ	0.17	0.47	0.93	ns/pF
ΔtpHL	J OLNZ	Q	0.16	0.34	0.65	115/PF
ΔtpLH	PREZ	Q	0.17	0.47	0.93	ns/pF
ΔtpHL	11162	QZ	0.16	0.31	0.59	113/μΓ

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTBOOLJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET. CLEAR. AND UNBUFFERED OUTPUTS

D3015, OCTOBER 1987


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	INPUT	S		OUT	PUTS
PREZ	CLRZ	CLK	D	Q	QZ
L	Н	X	Х	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	L*	L*
Н	н	1	Н	Н	L
Н	Н	1	L	L	н
Н	Н	L	X	a_0	\overline{a}_0

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTB00LJ hardwired gate-array macro implements a D-type flip-flop at minimum gate size. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTB00LJ CLRZ.PREZ.D.CLK.Q.QZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	100	MHz
		CLRZ low	6		
t_W	Pulse duration	PREZ low	7		ns
		CLK high or low	5		
		CLRZ inactive	0		
t _{su}	Setup time	PREZ inactive	1		ns
		D high or low	2		
th	Hold time	D high or low	0		ns

DTBOOLJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET, CLEAR, AND UNBUFFERED OUTPUTS

D3015, OCTOBER 1987

electrical characteristics, VCC = 5 V, TA = 25°C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
	CLRZ			0.19	i in the state of	
		PREZ		0.18		
Ci	Input capacitance	D		0.07		pF
		CLK	ah samantu	0.07	***********************	1
(Equivalent power	***	4 _ 4 _ 4 _ 4 _ 0	4.0		
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	1.9		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР‡	MAX	UNIT
^t PLH	CLK	Q	0.49	1.38	2.83	
t _{PHL}	- OLK	Q .	0.48	1.39	2.9	ns
^t PLH	CLK	QZ	0.4	1.15	2.37	20
^t PHL	OLK	Q2	0.39	1.09	2.21	ns
tPLH .	CLRZ	QZ	0.29	0.42	0.64	ns
t _{PHL}	CLNZ	Q	0.41	0.8	1.45	115
^t PLH	PREZ	Q	0.23	0.33	0.55	no
^t PHL	T FNEZ	QZ	0.48	1.18	2.45	ns
ΔtpLH	CLK	Q	0.78	1.96	3.88	ns/pF
Δ t $_{PHL}$	- OLK	Q	0.82	1.98	3.86	пѕ/рг
ΔtplH	CLK	QZ	0.38	0.9	1.74	ns/pF
Δ t $_{PHL}$	OLK	Q2	0.34	0.8	1.56	пъ/рг
Δ tPLH	CLRZ	QZ	0.26	0.84	1.76	no/nE
ΔtpHL	CLAZ	Q	0.58	1.62	3.34	ns/pF
ΔtpLH	PREZ	Q	0.34	0.88	1.68	ns/pF
Δ t $_{PHL}$	11162	QZ .	0.32	0.8	1.56	Πο/μπ

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTB10LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET AND CLEAR

D3015, OCTOBER 1987


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	INPUT	S		OUT	PUTS
PREZ	CLRZ	CLK	D	Q	QZ
L	Н	X	X	Н	٦
Н	L	X	Χ	L	Н
L	L	X	Χ	L*	L*
н	Н	Ť	Н	Н	L
Н	н	1	L	L	Н
Н	н	L	Χ	00	\overline{a}_0

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol†



Similar to 1/2 7474

description

The DTB10LJ hardwired gate-array macro implements a D-type flip-flop with 1X drive outputs. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTB10LJ CLRZ,PREZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	170	MHz
		CLRZ low	1.8		
t _W Pulse duration	PREZ low	2.4		ns	
		CLK high or low	2.9		
		CLRZ inactive	0		
tsu	Setup time	PREZ inactive	0.4		ns
		D high or low	1.9		
th	Hold time	D high or low	0		ns

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMET	ER [†]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	i		2		V
		CLRZ		0.19		
C: Innut consoitance	PREZ		0.18]	
Ci	Input capacitance	D ·		0.07		pF
		CLK		0.07		
<u> </u>	Equivalent power		t - t - 1 no	2.1	***************************************	
C _{pd}	dissipation capacitance	•	$t_r = t_f = 1 \text{ ns}$	2.1		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР‡	MAX	UNIT
t _{PLH}	CLK	Q	0.47	1.46	3.11	
^t PHL	OLK	ų ,	0.52	1.53	3.2	ns
^t PLH	CLK	QZ	0.39	1.16	2.39	ns
^t PHL	OLK	QZ	0.37	1.07	2.24	115
^t PLH	CLRZ	QZ	0.61	1.65	3.52	ns
^t PHL	OLITZ	Q	0.33	0.71	1.35	113
^t PLH	PREZ	Q	0.56	1.51	3.23	ns
t _{PHL}	FNEZ	QZ	0.44	1.12	2.31	115
Δ tPLH	CLK	Q	0.36	0.88	1.7	ns/pF
Δ tPHL	OLK	Q .	0.24	0.52	0.96	113/01
ΔtPLH	CLK	QZ	0.38	0.9	1.76	ns/pF
Δt_{PHL}	OLK	Q2	0.28	0.66	1.22	115/PF
Δ tpLH	CLRZ	QZ	0.36	0.9	1.74	ns/pF
ΔtPHL	OLNZ	Q	0.26	0.52	0.96	115/PF
Δt PLH	PREZ	Q	0.36	0.88	1.68	ns/pF
ΔtpHL	FNCZ	QZ	0.3	0.66	1.26	115/PF

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTB:20LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-F-LOP WITH PRESET, CLEAR, AND 2X OUTPUTS

D3015, OCTOBER 1987


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	INPUTS					
PREZ	CLRZ	CLK	D	Q	QZ	
L	Н	X	Х	Н	L	
Н	L	X	Х	L	Н	
L	L	X	X	L*	L*	
Н	Н	1	Н	Н	L	
Н	н	1	L	L	Н	
Н	Н	L	Χ	α ₀	$\overline{\alpha}_0$	

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTB20LJ hardwired gate-array macro implements a D-type flip-flop featuring twice the capacitive-drive capability when compared to the DFB10LJ flip-flop. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTB20LJ CLRZ,PREZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-rair temperature

			MIN	MAX	TILAU
fclock	Clock frequency		0	193	MIHz
t _w		CLRZ low	2.2		
	Pulse duration	PREZ low	2.8		ns
		CLK high or low	2.6		
		CLRZ inactive	0		
t _{su}	Setup time	PREZ inactive	0.8		กเร
		D high or low	2.1		1
th	Hold time	D high or low	0.6		nss

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMET	ER†	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	e		2		V
,	C _i Input capacitance	CLRZ		0.19		
		PREZ		0.18	***************************************	1
Oi -		D D	D		0.07	***************************************
,		CLK		0.07		
	Equivalent power			0.0	***************************************	
C _{pd}	dissipation capacitano	е	$t_r = t_f = 1 \text{ ns}$	2.6		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр‡	MAX	UNIT
[†] PLH	CLK	Q	0.51	1.68	3.64	
[†] PHL	OLK		0.54	1.65	3.53	ns
^t PLH	CLK	QZ	0.41	1.18	2.46	
^t PHL	ÇLK	QZ.	0.36	1.08	2.26	ns
^t PLH	CLRZ	QZ	0.62	1.7	3.62	ns
tPHL	CLNZ	Q	0.33	0.74	1.4	115
^t PLH	PREZ -	Q	0.6	1.74	3.77	ne
[†] PHL		QZ	0.43	1.11	2.28	ns
ΔtpLH	CLK	0	0.18	0.42	0.84	ns/pF
ΔtPHL	CLK	Q	0.14	0.32	0.6	ПБ/РГ
ΔtpLH	CLK	QZ	0.18	0.48	0.96	ns/pF
ΔtpHL	CLK	Q/Z	0.16	0.42	0.84	Пэ/рг
ΔtpLH	CLRZ	QZ	0.18	0.48	0.96	ns/pF
ΔtpHL	OLNZ	Q	0.16	0.32	0.64	пэ/рг
ΔtpLH	PREZ	Q	0.18	0.42	0.8	ns/pF
ΔtpHL	LHEZ	QZ	0.18	0.44	0.9	пэ/рг

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

DTCOOLJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND UNBUFFERED OUTPUTS


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	I.	NPUTS		OUT	PUTS
	CLRZ	CLK	D	σ	QZ
	L	×	Х	L	Н
	Н	1	Н	Н	L
į	Н	1	L	L	Н
ĺ	Н	L	Χ	ao	\overline{o}_0

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTC00LJ hardwired gate-array macro implements a D-type flip-flop at minimum gate size. The flip-flop incorporates a direct clear input providing the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTC00LJ CLRZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	100	MHz
	tw Pulse duration	CLRZ low	6		
t _w Pulse du	Pulse duration	CLK high or low	5		ns
1	0-4	CLRZ inactive	0	errengen i i jamen errengien jame	
^t su	Setup time	D high or low	2		ns
th	Hold time	D high or low	0		ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMET	ER‡	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage)		2		V
		CLRZ		0.19		
C _i Input capacitance	CLK		0.07		pF	
		D		0.07		1
<u> </u>	Equivalent power		4 - 4 - 1 - 0	10		25
C _{pd}	dissipation capacitance	е	$t_r = t_f = 1 \text{ ns}$	1.8		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.



PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	CLK	Q	0.47	1.29	2.57	
^t PHL	CLK	'	0.48	1.33	2.76	ns
^t PLH	CLK	QZ	0.4	1.15	2.34	
t _{PHL}	CLK	Q2	0.4	1.06	2.11	ns
t _{PLH}	CLRZ	QZ	0.28	0.41	0.59	
tPHL	CLNZ	Q	0.36	0.71	1.31	ns
ΔtpLH	CLK	Q	0.78	1.92	3.82	no/nE
ΔtpHL	CLK		0.76	1.86	3.58	ns/pF
ΔtpLH	CLK	QZ	0.38	0.88	1.7	no/nE
ΔtpHL	1 OLK	QZ	0.32	0.76	1.5	ns/pF
ΔtpLH	CLRZ	QZ	0.24	0.76	1.66	ns/pF
ΔtpHL	OLAZ	Q	0.54	1.4	2.8	1 HS/PF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTC10LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

l I	NPUTS		OUT	PUTS
CLRZ	CLK	D	Q	QZ
L	X	Х	L	Н
н	1	Н	Н	L
н	1	L	L	Н
Н	L	Χ	00	\overline{o}_0

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

description

The DTC10LJ hardwired gate-array macro implements a D-type flip-flop with 1X drive outputs. The flip-flop incorporates a direct clear input providing the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTC10LJ CLRZ.D.CLK.Q.QZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	185	MHz
t _W	Pulse duration	CLRZ low	2.6		
	Pulse duration	CLK high or low	2.7		ns
	Cotus time	CLRZ inactive	0.6		
^t su	Setup time	D high or low	1.5		ns
th	Hold time	D high or low	0.7		ns

electrical characteristics, $V_{CC} = 5 V$, $T_A = 25$ °C

and the second second	PARAMET	ERT	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
	v	CLRZ	0.19			
Ci	Input capacitance	CLK		0.07		pF
	D			0.07		
	Equivalent power dissipation capacitance			2.1		pF
C _{pd}			$t_r = t_f = 1$ ns			

[†] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [‡]	MAX	UNIT
t _{PLH}	CLK	Q	0.47	1.44	3.02	no
^t PHL	OLK	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0.52	1.54	3.21	ns
t _{PLH}	CLK	QZ	0.39	1.07	2.19	200
^t PHL	CLK	Q2	0.38	1.11	2.29	ns
t _{PLH}	CLRZ	QZ	0.55	1.4	2.92	200
^t PHL	CLNZ	Q	0.3	0.65	1.22	ns
ΔtpLH	CLK	Q	0.38	0.9	1.72	ns/pF
ΔtpHL	OLK	· ·	0.26	0.52	0.96	ns/pr
ΔtρLΗ	CLK	QZ	0.36	0.9	1.72	ns/pF
ΔtpHL	J	Q2	0.28	0.64	1.2	115/μΓ
ΔtpLH	CLRZ	QZ	0.36	0.9	1.72	ns/pF
Δtphl	CLAZ	Q	0.26	0.52	0.96	1 115/06

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTC20LJ D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND 2X OUTPUTS


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

INPUTS			OUT	PUTS
CLRZ	CLK	D	Q	QZ
L	X	Х	L	Н
Н	1	Н	H	L
Н	1	L	L	Н
Н	L	X	αo	\overline{o}_0

logic symbol[†]



Equivalent to 1/4 74175

description

The DTC20LJ hardwired gate-array macro implements a D-type flip-flop featuring twice the capacitive-drive capability when compared to the DTC10LJ. The flip-flop incorporates a direct clear input providing the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTC20LJ CLRZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	208	MHz
•	Pulse duration	CLRZ low	2.1		no
^t w	Pulse duration	CLK high or low	2.4		ns
	Catua tima	CLRZ inactive	0.6	· · · · · · · · · · · · · · · · · · ·	
^t su	Setup time	D high or low	1.6	,	ns
th	Hold time	D high or low	0.7		ns

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMET	ER [†]	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltag	e		2		V
	CLRZ			0.19		
C_{i}	Input capacitance	CLK		0.07	TARREST TO THE STATE OF THE STA	рF
	D			0.07		
	Equivalent power dissipation capacitance		1	2.6		
C _{pd}			$t_r = t_f = 1 \text{ ns}$	2.6		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [‡]	MAX	UNIT
^t PLH	CLK	a	0.52	1.63	3.46	ns
t _{PHL}] CLK	ď	0.55	1.64	3.45	115
^t PLH	CLK	QZ	0.39	1.12	2.26	ne
^t PHL	CLK	QZ	0.35	1.09	2.28	ns
^t PLH	CLRZ	QZ	0.56	1.45	3.01	
t _{PHL}	CLAZ	a	0.32	0.67	1.3	ns
Δ tpLH	CLK	Q	0.18	0.44	0.86	ns/pF
$\Delta t_{ extsf{PHL}}$] CLK	u u	0.14	0.32	0.62	ns/pr
ΔtpLH	CLK	QZ	0.18	0.44	0.9	ns/pF
Δt_{PHL}	CLK	QZ.	0.18	0.44	0.86	ns/pr
$\Delta t_{\sf PLH}$	CLRZ	QZ	0.18	0.46	0.9	ns/pF
ΔtpHL	CLNZ	Q	0.14	0.34	0.62	пъ/рг

[‡] Typical values are at V_{CC} = 5 V, T_A = 25 °C.

DTNOOLJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH UNBUFFERED OUTPUTS


D3015, OCTOBER 1987

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

INPU	TS	OUT	OUTPUTS		
CLK	D	Q	QZ		
1	Н	Н	L		
†	L	L	Н		
L	X	00	$\overline{\alpha}_0$		

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTN00LJ hardwired gate-array macro implements a D-type flip-flop at minimum gate size. The flip-flop provides the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTN00LJ D.CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	100	MHz
t _W	Pulse duration	CLK high or low	5		ns
t _{su}	Setup time	D high or low	2		ns
th	Hold time	D high or low	0		ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMET	rer‡	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltag	e		2		V
C.	CLK	CLK		0.07		25
Ci	Input capacitance D			0.07		pF
<u> </u>	Equivalent power dissipation capacitance		+ - + - 1 no	1.7		
C _{pd}			$t_r = t_f = 1 \text{ ns}$	1.7		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ŤYPŤ	MAX	UNIT
t _{PLH}	CLK	Q	0.45	1.23	2.48	no
t _{PHL}	CLK	ļ. u	0.44	1.26	2.55	ns
tPLH	CLK	QZ	0.38	1.07	2.18	
^t PHL	CLK	Q2	0.38	1.03	2.05	ns
Δ t PLH	CLK	Q	0.7	1.6	3.06	no/nE
Δt_{PHL}	CLK	· ·	0.78	1.84	3.6	ns/pF
ΔtpLH .	CLK	QZ	0.38	0.9	1.72	ns/pF
Δ t $_{PHL}$	CLK	QZ	0.28	0.56	1.04	ns/pr

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTN10LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP


D3015, OCTOBER 1987

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

INPU	OUTI	PUTS	
CLK	D	Q	QZ
1	Н	Н	L
t	L	L	Н
L	X	αo	$\overline{\alpha}_0$

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTN10LJ hardwired gate-array macro implements a D-type flip-flop with 1X drive outputs. The flip-flop provides the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTN10LJ D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	179	MHz
t _W	Pulse duration	CLK high or low	2.8		ns
t _{su}	Setup time	D high or low	0.7		ns
th	Hold time	D high or low	0.6		ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltag	e		2		V
0	CLK		0.07			
Ci	Input capacitance D			0.07	***	pF
Equivalent power		4 - 4 - 1 - 0	_		~c	
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	2		pF

For Supply Current, ICC, see the TGC100 Series Data.

DTN10LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	CLK	Q	0.43	1.32	2.75	ns
^t PHL	CLK	Q	0.5	1.43	2.99	115
tPLH t	CLK	QZ	0.39	1.07	2.19	20
t _{PHL}	CLK	Q2	0.38	1.12	2.28	ns
ΔtpLH	CLK	Q	0.38	0.88	1.68	ns/pF
ΔtpHL	- OLK	Q	0.24	0.52	0.92	ns/pr
ΔtpLH	CLK	QZ	0.36	0.9	1.72	ns/nE
ΔtpHL	OLK	QZ	0.28	0.62	1.2	ns/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTN20LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH 2X OUTPUTS


D3015, OCTOBER 1987

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

INPU	TS	OUTPUTS		
CLK	CLK D		QZ	
t	Н	Н	L	
1	L	L	Н	
L	X	αo	\overline{a}_0	

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTN20LJ hardwired gate-array macro implements a D-type flip-flop featuring twice the capacitive-drive capability when compared to the DTN10LJ. The flip-flop provides the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTN20LJ D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	208	MHz
t _w	Pulse duration	CLK high or low	2.4		ns
t _{su}	Setup time	D high or low	0.7		ns
th	Hold time	D high or low	0.6		ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER‡			TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	9		2		٧
C. Innut considered	CLK		0.07		pF	
Ci	input capacitance	Input capacitance D		0.07		pr
Equivalent power		$t_r = t_f = 1 \text{ ns}$	2.4		pF	
C _{pd}	dissipation capacitance		ir - if = 1115	2.4		bL

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	CLK	Q	0.47	1.49	3.19	
t _{PHL}	OLK	ų į	0.52	1.56	3.24	ns
t _{PLH}	CLK	QZ	0.39	1.1	2.25	
^t PHL	OLK	QΖ	0.35	1.1	2.3	ns
ΔtpLH	CLK	Q	0.18	0.44	0.82	ns/pF
ΔtpHL	OLK		0.14	0.3	0.6	115/PF
ΔtpLH	CLK	QZ	0.18	0.46	0.9	ns/nE
ΔtpHL	CLK	Q2	0.18	0.42	0.84	ns/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTPOOLJ D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH PRESET AND UNBUFFERED OUTPUTS


D3015, OCTOBER 1987

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

1	OUT	PUTS		
PREZ	CLK	D	a	QZ
L	X	X	Н	L
Н	1	Н	Н	L
Н	1	L	L	Н
Н	L	X	αo	\overline{o}_0

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTP00LJ hardwired gate-array macro implements a D-type flip-flop at minimum gate size. The flip-flop incorporates a direct preset input providing the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTP00LJ PREZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	95	MHz
	Pulse duration	PREZ low	6		no
τ _W	Pulse duration	CLK high or low	5.3		' ns
•	Catua tima	PREZ inactive 0	0		
^t su	Setup time	D high or low	2		ns
th	Hold time	D high or low	0	——————————————————————————————————————	ns

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage			2		V
PREZ			0.18	-		
Ci	C _i Input capacitance CLK			0.07		pF
		D		0.07	-	
<u> </u>	Equivalent power		t - t - 1 no	1.9		-F
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	1.9		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

Texas Instruments

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
†PLH	CLK	Q	0.52	1.35	2.65	
t _{PHL}	- CLK	Q	0.54	1.44	2.91	ns
^t PLH	CLK	QZ	0.44	1.18	2.36	no
tPHL	- CLK	Q2	0.41	1.04	2.03	ns
tPLH	PREZ	Q	0.58	1.47	3.13	no
tPHL	- FNEZ	QZ	0.44	1.05	2.19	ns
ΔtpLH	CLK	Q	0.68	1.58	3.06	20/25
ΔtpHL	- CLK	Q	0.8	1.96	3.84	ns/pF
ΔtpLH	CLK	QZ	0.38	0.9	1.74	20/25
Δt _{PHL}	CLK	Q2	0.28	0.58	1.06	ns/pF
ΔtpLH	PREZ	Q	0.16	0.42	0.8	20/25
ΔtpHL	- FREZ	QZ	0.14	0.44	0.86	ns/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTP10LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET


D3015, OCTOBER 1987

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

1	OUT	PUTS		
PREZ	PREZ CLK D			QZ
L	X	Х	Н	L
Н	1	Н	Н	L
Н	1	L	L	Н
н	L	X	a_0	\overline{o}_0

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTP10LJ hardwired gate-array macro implements a D-type flip-flop with 1X drive outputs. The flip-flop incorporates a direct preset input providing the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTP10LJ PREZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	167	MHz
	Pulse duration	PREZ low	2.6	·	
τ _W		CLK high or low	3		ns
	Setup time	PREZ inactive 0	0.2		
^t su		D high or low	1.6		ns
th	Hold time	D high or low	0		ns

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$

	PARAMET	ER‡	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage	Э		2		V
		PREZ		0.18		
C_{i}	C _i Input capacitance	CLK		0.07		pF
		D		0.07		1
<u> </u>	Equivalent power			2.2		
C _{pd}	dissipation capacitanc	е	$t_r = t_f = 1 \text{ ns}$	2.2		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

Texas V

Copyright © 1987, Texas Instruments Incorporated

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
[†] PLH	CLK	Q	0.51	1.34	2.75	ne
[†] PHL	CLK	ų ų	0.57	1.55	3.19	ns
tPLH t	CLK	QZ	0.45	1.19	2.4	no
[†] PHL	CLK	Q2	0.41	1.13	2.29	ns
[†] PLH	PREZ	Q	0.5	1.28	2.68	na
[†] PHL	FNE2	QZ	0.43	1.07	2.23	ns
ΔtpLH	CLK	Q	0.34	0.88	1.7	ns/pF
ΔtPHL	- OLK	G	0.24	0.52	0.92	ns/pr
ΔtPLH	CLK	QZ	0.36	0.9	1.76	ns/pF
ΔtPHL	CLK	Q2	0.28	0.64	1.22	ns/pr
ΔtPLH	PREZ	Q	0.36	0.88	1.68	ns/pF
ΔtpHL	FREZ	QZ	0.28	0.64	1.2	115/βΕ

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

DTP20LJ D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET AND 2X OUTPUTS


D3015, OCTOBER 1987

INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

I	NPUTS		ОUТІ	PUTS
PREZ	CLK	D	Q	QZ
L	X	X	Н	L
н	1	Н	Н	L
Н	†	L	L	Н
Н	L	X	00	\overline{o}_0

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DTP20LJ hardwired gate-array macro implements a D-type flip-flop featuring twice the capacitive-drive capability when compared to the DTP10LJ. The flip-flop incorporates a direct preset input providing the IC designer a custom storage element to embed in ASICs in its most efficient form. It can be used as a stand-alone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DTP20LJ PREZ,D,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	200	MHz
	Pulse duration	PREZ low	2.6		
τ _W	ruise duration	CLK high or low	2.5		ns
•	Setup time	PREZ inactive	0.2		
^t su		D high or low	1.6		ns
th	Hold time	D high or low	0		ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETE	₹	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
		PREZ		0.18		
Ci	C _i Input capacitance	CLK		0.07		pF
		D		0.07		
<u> </u>	Equivalent power		t - t - 1 no	2.5		pF
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	2.5		· μr

For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр†	MAX	UNIT
^t PLH	CLK	Q	0.53	1.53	3.18	no
tPHL .	- OLK	ų ų	0.59	1.69	3.5	ns
tPLH .	CLK	QZ	0.46	1.22	2.46	no
t _{PHL}	CLK	Q/Z	0.39	1.1	2.3	ns
t _{PLH}	PREZ	Q	0.58	1.47	3.13	no
tPHL .	FNEZ	QZ	0.44	1.05	2.19	ns
$\Delta t_{\sf PLH}$	CLK	Q	0.16	0.42	0.82	no/nE
ΔtpHL	CLK	ų d	0.14	0.3	0.6	ns/pF
Δ tpLH	CLK	QZ	0.18	0.48	0.98	ns/pF
Δ t $_{PHL}$	- CLK	Q2	0.18	0.44	0.84	пъ/рг
$\Delta t_{\sf PLH}$	PREZ	Q	0.16	0.42	0.8	ns/pF
ΔtpHL	FREZ	QZ	0.14	0.44	0.86	пъ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

JKB20LJ J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET, CLEAR, AND 2X OUTPUTS

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	IN	PUTS			OUT	PUTS
PREZ	CLRZ	CLK	J	KZ	Q	QZ
L	Н	Х	Х	X	Н	L
Н	L	Χ	X	X	L	н
L	L	Χ	Х	Х	L*	L*
Н	Н	1	L	L	L	н
Н	Н	1	Н	L	TOG	GLE
Н	Н	t	L	Н	a_0	\overline{Q}_0
Н	Н	1	Н	Н	Н	L
Н	н	L	Х	Х	QΟ	\overline{Q}_0

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol†



Equivalent to 1/2 74109

description

The JKB20LJ hardwired gate-array macro implements a positive-edge-triggered J-K flip-flop featuring the capacitive-drive capability of a 2X output. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function decision-making storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-resolution device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: JKB20LJ CLRZ,PREZ,KZ,J,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
t _w		CLRZ low	4	,	
	Pulse duration	PREZ low	4		ns
		CLK high or low	3.7		
		CLRZ inactive	1		
t _{su}	Setup time	PREZ inactive	0		ns
		J or KZ high or low	4		
th	Hold time	J or KZ high or low	0		ns

Texas VI

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

JKB20LJ J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET, CLEAR, AND 2X OUPUTS

D3015, OCTOBER 1987

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETE	Rf	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			1.8		V
C. January and St. Company	CLRZ		0.17			
	lanut aanaaitanaa	PREZ		0.18		
Ci	Input capacitance	J,KZ		0.07	***************************************	pF
		CLK		0.08	**************************************	
	Equivalent power		1 1 1 1 1 1 1 1	•		
المصا	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	3		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

	T		-T			r
PARAMETER	FROM	то	MIN	TYP‡	MAX	UNIT
	(INPUT)	(OUTPUT)				
t _{PLH}	CLK	Q	0.74	2.13	4.45	ns
t _{PHL}	OLK	l Q	0.72	2.07	4.34	113
tPLH	CLK	QZ	0.53	1.47	2.99	ns
t _{PHL}	OLK	Q2_	0.59	1.58	3.28	113
^t PLH	CLRZ	QZ	0.59	1.69	3.61	ns
t _{PHL}	CLAZ	Q	0.38	0.91	1.78	115
t _{PLH}	PREZ	Q	0.62	1.58	3.26	ns
t _{PHL}	FNEZ	QZ	0.37	0.81	1.6	115
ΔtpLH	CLK	Q	0.2	0.44	0.86	ns/pF
ΔtpHL	OLK	Q	0.14	0.34	0.64	HS/PF
ΔtpLH	CLK	QZ	0.18	0.46	0.92	ns/pF
ΔtpHL	OLK	QZ	0.12	0.36	0.68	По/рг
ΔtpLH	CLRZ	QZ	0.2	0.44	0.86	no/nE
ΔtpHL	OLAZ	Q	0.18	0.38	0.74	ns/pF
ΔtpLH	PREZ	Q	0.18	0.48	0.94	ns/pF
ΔtpHL	FNEZ	QZ	0.14	0.36	0.68	тіз/рг

 $[\]ddagger$ Typical values are at V_{CC} = 5 V, T_A = 25°C.



JKB21LJ J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET, CLEAR, AND 2X OUTPUTS

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	IN	PUTS			OUTI	PUTS
PREZ	CLRZ	CLKZ	J	KZ	Q	QZ
L	Н	X	X	X	Н	L
н	L	Χ	X	Χ	Ŀ	Н
L	L	X	Χ	Χ	L*	L*
н	Н	1	L	L	L	Н
Н	Н	↓	Н	Ļ	TOG	GLE
н	Н	↓	L	Н	Q ₀	\overline{Q}_0
Н	Н	↓	Н	Н	Н	L
Н	Н	L	Χ	Χ	Q ₀	\overline{Q}_0

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

description

The JKB21LJ hardwired gate-array macro implements a negative-edge-triggered J-K flipflop featuring the capacitive-drive capability of a 2X output. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function decision-making storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-resolution device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: JKB21LJ CLRZ,PREZ,KZ,J,CLKZ,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
t _w		CLRZ low	4		
	Pulse duration	PREZ low	3		ns
		CLKZ high	3.7		
		CLRZ inactive	0		
t _{su}	Setup time	PREZ inactive	0		ns
		J or KZ high or low	3		
th	Hold time	J or KZ high or low	.0		ns

Copyright © 1987, Texas Instruments Incorporated

JKB21LJ J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH PRESET, CLEAR, AND 2X OUTPUTS

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltage			1.8		V
		CLRZ		0.16		
C.	Input capacitance	PREZ		0.18		
Ci		J,KZ	1	0.07		pF
		CLKZ		0.08		
<u> </u>	Equivalent power		t - t/ - 1 no	3.2		25
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	3.2		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр‡	MAX	UNIT
t _{PLH}	CLKZ	Q	0.77	2.08	4.33	ns
tPHL	CLKZ	ď	0.8	2.28	4.81	115
tpLH	CLKZ	QZ	0.63	1.69	3.49	
tPHL	CLAZ	Q/Z	0.59	1.55	3.19	ns
tPLH	CLRZ	QZ	0.59	1.69	3.61	20
tPHL	CLRZ	Q	0.38	0.91	1.78	ns
tPLH	PREZ -	Q .	0.61	1.58	3.26	no
tPHL	PNEZ	QZ	0.37	0.81	1.6	ns
ΔtpLH	CLKZ	Q	0.18	0.44	0.88	ns/pF
ΔtpHL	CLAZ	ų .	0.18	0.34	0.66	пърг
ΔtpLH	CLKZ	QZ	0.2	0.46	0.9	no/nE
ΔtpHL	- CLRZ	Q/Z	0.14	0.34	0.66	ns/pF
ΔtpLH	CLRZ	QZ	0.2	0.44	0.86	ne/nE
ΔtpHL	OLAZ	Q	0.18	0.38	0.74	ns/pF
ΔtpLH	PREZ	Q	0.2	0.48	0.94	nc/nE
ΔtpHL	T FREZ	QZ	0.14	0.36	0.68	ns/pF

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LAB20LJ S-R LATCHES WITH 2X OUTPUTS

D3015, OCTOBER 1987


INTERNAL LATCH HARDWIRED MACRO

FUNCTION TABLE

INP	UTS	OUTPUTS		
SZ	RZ	Q	QZ	
Н	Н	Q ₀	\overline{Q}_0	
L	Н	Н	L	
Н	L	L	Н	
L	L	L*	L*	

 This configuration is nonstable; that is, it will not persist when either SZ or RZ returns to its inactive (H) level.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 19-1984.

description

The LAB20LJ hardwired function implements an \overline{S} - \overline{R} latch element. The latch incorporates direct inputs for both set (SZ) and reset (RZ) providing the custom IC designer a latch element to embed in ASICs in its most efficient form: as stand-alone bit-storage devices or as additions to larger latched functions. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LAB20LJ SZ,RZ,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER;		MIN	MAX	UNIT
		RZ low	1.8		
	Dulas duration	SZ low	1.8		1
^t w	t _W Pulse duration	RZ inactive	1.8		ns
		SZ inactive	1.8		

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2.1		٧
	Input conscitones RZ			0.07		ρF
Ci	Input capacitance	SZ		0.07		l br
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	1.6		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

Texas VI

Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
tPLH	SZ	Q	0.44	1.1	2.24	
^t PHL	RZ	- u	0.31	0.68	1.28	ns
^t PLH	RZ	QZ	0.44	1.1	2.24	
^t PHL	SZ	1 42	0.31	0.68	1.28	ns
ΔtpLH	D7 C7	Q,QZ	0.18	0.44	0.86	/
Δt _{PHL}	RZ,SZ	U,UZ	0.14	0.3	0.6	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

LAH12LJ D-TYPE LATCH WITH 3-STATE Q OUTPUT


D3015, OCTOBER 1988

INTERNAL LATCH MACRO

FUNCTION TABLE

	INPUTS	OUTPUT	
G	С	D	Q
Н	Н	Н	Н
Н	Н	L	L
н	L	X	Q ₀
L	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

description

The LAH12LJ hardwired function implements a D-type latch element with a 3-state Q output. Information present at the data input is transferred to the Q output when the C input is high and output enable G is high. The output follows the data input as long as C is high and G is high. When enable G is high and C goes low, the data present at the data input when the transistion occurs is retained at the outputs until C is taken high. The outputs are placed in a high-impedance state, Z, by a low logic level at G. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LAH12LJ D.C.G.Q:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
t _w	Pulse duration	C high	2		ns
t _{su}	Setup time	D high or low	2		ns
th	Hold time	D high or low	0		ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage			2		V
		С		0.15		
Ci	Input capacitance	D		0.07	- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1-	рF
		G		0.15		
C _{pd}	Equivalent power dissipation capacit	ance	$t_f = t_f = 1 \text{ ns}$	1.48		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

LAH12LJ D-TYPE LATCH WITH 3-STATE O OUTPUT

D3015, OCTOBER 1988

•	•		• • •				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	С	Q	R _I = ∞	0.42	1.12	2.29	20
^t PHL	0	Q	nL - w	0.49	1.33	2.57	ns
^t PZH	D	Q	R _I = ∞	0.49	1.27	2.5	ns
t _{PZL}	Б	٧	nL - w	0.64	1.43	2.85	113
^t PHZ	G	Q	$R_L = 40 \text{ k}\Omega$ to GND	0.19	0.28	0.31	20
[†] PLZ	G	Q	$R_L = 20 \text{ k}\Omega \text{ to VCC}$	0.07	0.29	0.42	ns
^t PHZ	G	Q	$R_L = 40 \text{ k}\Omega \text{ to GND}$		3.14		ns
t _{PLZ}	G	Q	$R_L = 20 \text{ k}\Omega \text{ to VCC}$		1.43		115
ΔtpLH	С	Q		0.39	0.97	1.88	ns/pF
ΔtPHL	C	Q.		0.27	0.64	1.26	пъ/рг
ΔtpLH	D	Q		0.4	0.97	1.88	20/2E
Δ tPHL	D	Q	, i	0.25	0.64	1.27	ns/pF
ΔtpZH	G	Q		0.28	0.81	1.79	ns/pF
ΔtpZH	G	Q	,	0.35	0.64	1.29	пэ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LAH13LJ D-TYPE LATCH WITH 3-STATE OZ OUTPUT


D3015, OCTOBER 1988

INTERNAL LATCH MACRO

FUNCTION TABLE

	INPUTS	OUTPUT	
G	С	D	QZ
Н	Н	Н	L
Н	Н	L	н
Н	L	X	QZ ₀
L	X	Х	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

description

The LAH13LJ hardwired function implements a D-type latch element with a 3-state QZ output. Information present at the data input is transferred to the QZ output when the C input is high and output enable G is high. The output follows the data input as long as C is high and G is high. When enable G is high and C goes low, the data present at the data input when the transition occurs is retained at the outputs until C is taken high. The outputs are placed in a high-impedance state, Z, by a low logic level at G. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LAH13LJ D.C.G.QZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN MAX	UNIT
t _W	Pulse duration	C high	2	ns
t _{su}	Setup time	D high or low	2	ns
th	Hold time	D high or low	0	ns

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		٧
		С		0.15		
Ci	Input capacitance	D	7	0.07		pF
		G	7	0.15		
C _{pd}	Equivalent power dissipation of	apacitance	$t_r = t_f = 1 \text{ ns}$	1.48		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

Texas Instruments

Copyright © 1988, Texas Instruments Incorporated

LAH13LJ D-TYPE LATCH WITH 3-STATE OZ OUTPUT

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	С	QZ	R _I = ∞	0.4	1.14	2.21	ns
tPHL	C	QZ	n[− ∞	0.37	1	1.99	115
^t PZH	D	QZ	R ₁ = ∞	0.51	1.26	2.53	ns
t _{PZL}	Ь	Q/Z	\(\(\(\sigma \)	0.47	1.16	2.53	113
^t PZH	G	QZ	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0.19	0.28	0.31	ns
t _{PZL}	G	Q2	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.09	0.29	0.43	1115
^t PHZ	G	QZ	$R_L = 40 \text{ k}\Omega \text{ to GND}$		3.12		ns
^t PLZ	G	Q/Z	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		1.44		113
ΔtpLH	<u> </u>	QZ		0.4	0.97	1.89	ns/pF
ΔtpHL	,C	QZ		0.27	0.64	1.27	113/pr
ΔtpLH	D	QZ		0.39	0.96	1.89	ns/pF
ΔtpHL	. U	Q2		0.27	0.63	1.24	113/05
ΔtpZH	G	QZ		0.28	0.81	1.79	ns/pF
ΔtpZH	<u></u>	. QZ		0.34	0.64	1.29	пэ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LAH14LJ D-TYPE LATCH WITH 3-STATE COMPLEMENTARY OUTPUTS


D3015, OCTOBER 1988

INTERNAL LATCH HARDWIRED MACRO

FUNCTION TABLE

	INPUTS			PUTS
G	C	D	Q	QZ
Н	Н	Н	Н	L
н	Н	L	L	Н
н	L	X	Q ₀	QZ_0
L	X	X	Z	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

description

The LAH14LJ hardwired macro implements a D-type latch element with complementary 3-state Q and QZ outputs. Information present at the data input is transferred to the outputs when the C input is high and output enable G is high. The outputs follow the data input as long as C is high and G is high. When enable G is high and C goes low, the data present at the data inputs when the transition occurs is retained at the outputs until C is taken high. The outputs are placed in a high-impedance state, Z, by a low logic level at G. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LAH14LJ D.C.G.Q.QZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
t _w	Pulse duration	C high	2		ns
t _{su}	Setup time	D high or low	2		ns
th	Hold time	D high or low	0		ns

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		٧
		С		0.15		
Ci	Input capacitance	D		0.07		pF
		G		0.23		
C _{pd}	Equivalent power dissipation capa	citance	$t_r = t_f = 1 \text{ ns}$	1.8		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

TEXAS INSTRUMENTS

Copyright © 1988, Texas Instruments Incorporated

LAH14LJ D-TYPE LATCH WITH 3-STATE COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	С	Q	D ~	0.46	1.27	2.57	no
tPHL		Q	R _L = ∞	0.56	1.45	2.8	ns
t _{PLH}	С .	QZ	R _I = ∞	0.41	1.13	2.18	ns
t _{PHL}	0 .	Q2		0.37	1	1.99	115
tPLH	D	Q	R _L = ∞	0.55	1.43	2.81	ns
tPHL	Ь	ď	w	0.64	1.55	3.11	115
^t PLH	D	QZ	R _I = ∞	0.5	1.24	2.5	ns
^t PHL		Q/Z	\(\(\(\(\)\)__ \\	0.47	1.15	2.22	115
^t PZH	G	Q	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0.23	0.29	0.35	ns
^t PZL	u	G	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.1	0.3	0.44	. 115
t _{PHZ}	G	Q	$R_L = 40 \text{ k}\Omega \text{ to GND}$		3.27		ns
t _{PLZ}		3	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		1.41		113
t _{PZH}	G	QZ	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0.22	0.29	0.33	ns
t _{PZL}		Q/Z	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.1	0.3	0.43	113
t _{PHZ}	G	QZ	$R_L = 40 \text{ k}\Omega \text{ to GND}$		3.16		ns
^t PLZ		Q/Z	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		1.42		113
ΔtpLH	С	Q		0.39	0.96	1.89	ns/pF
Δt_{PHL}		, a		0.25	0.64	2.8	113/01
ΔtpLH	С	QZ		0.39	0.97	1.89	ns/pF
ΔtpHL		G/Z		0.27	0.64	1.27	113/01
ΔtpZH	D	Q		0.38	0.96	1.89	ns/pF
ΔtpZH		Q .		0.27	0.64	1.26	113/01
ΔtpLH	D	QZ		0.37	0.96	1.89	ns/pF
ΔtpHL		Q/Z		0.27	0.64	1.25	113/01
ΔtpZH	G	0		0.26	0.82	1.77	ns/pF
ΔtpZL	G .	Q		0.34	0.64	1.3	119/61
ΔtpZH	G	QZ		0.27	0.81	1.77	ns/pF
Δt_{PZL}	. G		and the second second	0.34	0.64	1.3	115/pr

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LAH20LJ D-TYPE LATCH WITH ACTIVE-HIGH ENABLE AND 2X OUTPUTS

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL LATCH HARDWIRED MACRO

FUNCTION TABLE

INP	JTS	OUTPUTS		
D	С	Q	QZ	
L	Н	L	Н	
Н	Н	н	L	
×	L	α ₀	\overline{a}_0	

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

description

The LAH20LJ hardwired function implements a D-type latch element. Information present at the data input is transferred in true form to the Q output and in inverted form to the QZ output when the enable input is high, and the outputs will follow the data input as long as enable C remains high. When enable goes low, the data that was present at the data input when the transition occurred is retained at the outputs until enable is taken high. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LAH20LJ D.C.Q.QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
t _w	Pulse duration, C high	1.6		ns
t _{su}	Setup time, D high or low	2		ns
th	Hold time, D high or low	0		ns

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
VΤ	Input threshold voltage			2		V
	D D			0.07		-5
Ci	Input capacitance C	С		0.17		pF
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	2.2		pF

For Supply Current, ICC, see the TGC100 Series Data.

D3015, OCTOBER 1987

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
^t PLH	С	Q	0.39	1.16	2.4	ns
^t PHL		Q .	0.47	1.34	2.72	115
^t PLH	С	QZ	0.35	0.94	1.84	no
^t PHL		Q2	0.28	0.87	1.76	ns
t _{PLH}	D	Q	0.5	1.31	2.64	
^t PHL		u	0.57	1.48	3.05	ns
^t PLH	D	QZ	0.44	1.08	2.19	nc
^t PHL		UZ.	0.41	1.02	2.01	ns
∆tPLH	Any	Q,QZ	0.16	0.44	0.86	ns/pF
7tbHF	Ally		0.14	0.3	0.6	115/pr

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

LAH22LJ D-TYPE LATCH WITH ACTIVE-HIGH ENABLE, CLEAR, AND 2X OUTPUTS


D3015, OCTOBER 1988

INTERNAL LATCH HARDWIRED MACRO

FUNCTION TABLE

	INPUTS				
CLRZ	D	С	Q		
Н	L	Н	L		
Н	Н	Н	Н		
Н	X	L	Q ₀		
L	Χ	Χ	L		

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The LAH22LJ hardwired function implements a D-type latch element with a direct clear input. Information present at the data input is transferred to the Q output when the enable input is high, and the output will follow the data input as long as enable C remains high. When enable goes low, the data that was present at the data input when the transition occurred is retained at the outputs until enable is taken high. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LAH22LJ D.C.CLRZ.Q:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN MAX	UNIT
t _W	Pulse duration	C high	2	200
		CLRZ low	3	ns
	Setup time	D high or low	2	
tsu		CLRZ inactive	2	ns
th	Hold time	D high or low	0	ns

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
		D		0.07		
Ci	Input capacitance	С		0.15		рF
		CLRZ		0.07		
C _{pd}	Equivalent power dissipation capacitar	nce	$t_r = t_f = 1 \text{ ns}$	0.8		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

TEXAS VI

D3015, OCTOBER 1987 - REVISED OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
tPLH	С	Q	0.37	0.89	1.8	200
t _{PHL}		ų ,	0.37	1.16	2.49	ns
t _{PHL}	CLRZ	Q	0.4	0.91	1.82	ns
^t PLH	_ D	Q	0.37	0.89	1.73	
t _{PHL}			0.42	0.98	1.99	ns
ΔtpHL	CLRZ	Q	0.15	0.34	0.63	ns/pF
ΔtpLH	Any other	Q	0.18	0.48	0.96	ns/pF
Δt_{PHL}	Arry ourier	ų .	0.16	0.38	0.73	ns/pr

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LH110LJ 3-STATE BUS HOLDER LATCH

D3015, OCTOBER 1987

INTERNAL LATCH HARDWIRED MACRO

logic symbol



description

The LH110LJ hardwired function implements a bus-holder latch element for 3-state internal buses. When driven to either a high- or low-logic level, the output of the holder latch reinforces the bus state. The holder is particularly useful in providing stable bus levels during a system period when all 3-state bus drivers transition through the high-impedance state prior to the next driven level. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LH110LJ A;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER†	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		V
C _{i/o}	Input/output capacitance		0.56		pF
C _{pd}	Equivalent power dissipation capacitance	$t_{\Gamma} = t_{f} = 1 \text{ ns}$	0.76		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.



LH400LJ 4-BIT D-TYPE LATCH WITH ACTIVE-HIGH ENABLE


D3015, OCTOBER 1987

INTERNAL LATCH HARDWIRED MACRO

FUNCTION TABLE (EACH LATCH)

INPL	JTS	OUTPUTS		
D _n	С	Qη	QZ _n	
L	Н	L	Н	
Н	Н	Н	L	
X	L	αo	\bar{a}_0	

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The LH400LJ hardwired function implements a 4-bit D-type latch element. Information present at the data input is transferred in true form to the Q output and in inverted form to the QZ output when the enable input is high, and the outputs will follow the data input as long as enable C remains high. When enable goes low, the data that was present at the data input at the time the transition occurred is retained at the outputs until enable is taken high. When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: LH400LJ D1,D2,D3,D4,C,Q1,Q1Z,Q2,Q2Z,Q3,Q3Z,Q4,Q4Z;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
	Pulse duration	C high	5		200
'W	C low		5		ns
t _{su}	Setup time, D high or lo	W	4		ns
th	Hold time, D high or low		1		ns

Texas Instruments

LH400LJ 4-BIT D-TYPE LATCH WITH ACTIVE-HIGH ENABLE

D3015, OCTOBER 1987

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMETER†		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
(1	Dn		0.08	· · · · · · · · · · · · · · · · · · ·	
Ci	Input capacitance	С		0.07		pF
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	3.92		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP‡	MAX	UNIT
tPLH	С		0.51	1.35	2.73	ns
t _{PHL}		Qn	0.47	1.17	2.27	113
^t PLH	С	QZ _n	0.57	1.36	2.67	ns
t _{PHL}		αz _n	0.58	1.51	3.07	115
[†] PLH	D _n		0.3	0.71	1.33	
^t PHL		Q _n	0.38	0.85	1.66	ns
t _{PLH}	_	0.7	0.49	1.06	2.07	ns
t _{PHL}	D _n	QZ _n	0.35	0.88	1.68	1115
ΔtPLH	Λ		0.36	0.89	1.72	ns/pF
ΔtpHL	Any	Qn	0.26	0.57	1.07	па/рг
ΔtPLH	Any	07	0.66	1.59	3.09	ns/pF
ΔtPHL	Ally	QZ _n	0.73	1.85	3.61	Пэ/рг

 $^{^{\}ddagger}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

TAB20LJ TOGGLE FLIP-FLOP WITH CLEAR AND PRESET

D3015, OCTOBER 1987


INTERNAL FLIP-FLOP HARDWIRED MACRO

FUNCTION TABLE

	INPUTS			
PREZ	CLRZ	CLK	Q	QZ
L	Н	Х	Н	L
Н	L	Χ	L	Н
Ł	L	Х	L*	L*
н	н	L	\overline{a}_0	\overline{o}_0
н	н	L	σ_0	\overline{o}_0

^{*} This configuration is nonstable; that is, it will not persist when PREZ or CLRZ returns to its inactive (high) level.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The TAB20LJ hardwired gate-array macro implements a toggle flip-flop. The flip-flop incorporates direct inputs for both preset and clear providing the IC designer a full-function storage element to embed in ASICs in its most efficient form. It can be used as a standalone, bit-storage device or as an addition to larger synchronous functions such as registers or counters. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TAB20LJ CLRZ,PREZ,CLK,Q,QZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency	,	0	131	MHz
		CLRZ low	4.1		
tw	Pulse duration	PREZ low	2.7		ns
		CLK high or low	3.8		1
	Setup time	CLRZ inactive	0.3		
^t su		PREZ inactive	0		ns

TAB20LJ TOGGLE FLIP-FLOP WITH CLEAR AND PRESET

D3015, OCTOBER 1987

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltage	9		2		V	
		CLRZ		0.2			
C_i	C _i Input capacitance	PREZ		0.2		pF	
		CLK		0.2		1	
^	Equivalent power		4 - 4 - 4	^			
Cpd	^{Cpd} dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	3		pF	

[†] For Supply Current, ICC, see the TGC100 Series Data.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP‡	MAX	UNIT
[†] PLH	CLK	Q	0.41	1.2	2.48	
t _{PHL}	- OLK	Q .	0.37	1.08	2.3	ns
t _{PLH}	CLK	QZ	0.53	1.68	3.68	ns
[†] PHL		Q2	0.55	1.67	3.55	115
†PLH	CLRZ	QZ	0.6	1.75	3.76	
t _{PHL}	CLAZ	Q	0.45	1.11	2.28	ns
t _{PLH}	PREZ	Q	0.62	1.71	3.63	ns
t _{PHL}	FNEZ	QZ	0.33	0.72	1.39	115
ΔtplH	CLK	Q	0.2	0.48	0.98	ns/pF
ΔtPHL	OLK	Q .	0.18	0.44	0.84	ns/pr
ΔtpLH	CLK	QZ	0.18	0.44	0.82	ns/pF
ΔtpHL	OLK	C/2	0.14	0.32	0.6	пърг
ΔtpLH	CLRZ	QZ	0.18	0.42	0.82	ns/pF
ΔtpHL	OLNZ	Q	0.16	0.44	0.9	пэ/рг
ΔtρLΗ	PREZ	Q	0.18	0.48	0.96	ns/pF
Δ t $_{PHL}$] 1162	QZ	0.16	0.34	0.64	113/μ1

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


D3015, OCTOBER 1988

INTERNAL MACRO

FUNCTION TABLE

			INPU	TS.			OUTI	OUTPUTS	
DA	DATA PATH		SCAN PATH		MASTER SLAVE		MASTER SLAVE		
S	R	DMC	SCAND	TMC	CLRZ	SLC	Q1	Q2	
X	X	X	X	X	L	L	L	Q2 ₀	
X	Χ	Χ	X	Х	L	Н	L	Ĺ	
Х	X	L	×	L	Н	L	Q1 ₀	020	
L	L	Н	×	L	н	L	Q10	Q2 ₀	
Н	Χ	Н	×	L	н	L	Н	Q2 ₀	
L	Н	Н	X	L	н	L	L	Q2 ₀	
X	Χ	Ŀ	d1	Н	Н	L	d1	Q2 ₀	
Х	Χ	Н	×	Н	Η٠	L	?	Q2 ₀	
Х	Χ	L	×	L	н	Н	Q1 ₀	Q10	
L	L	H	X	L	Н	Н	Q1 ₀	Q1 ₀	
Н	X	Н	×	L	н	Н	Н	Н	
L	Н	Н	×	L	Н	Н	L	L	
Х	Χ	L	d1	Н	н	Н	d1	d1	
Х	Χ	H	X	Н	Н	Н	?	?	

logic symbol[†]



[†] This symbol is in accordance with ANSI/ IEEE Std 91-1984 and IEC Publication 617-12.

description

The TDB10LJ macro implements a scan-input R-S/D-type latch with 1X drive master and slave outputs. The macro consists of an R-S/D-type master input-data and scan-data latch with active-low clear and single slave latch. In the data- or scan-path mode, either DMC or TMC can be used to select the entry and storage of data. When TMC is low and DMC is high, the Q1 output follows the R-S inputs. When DMC is subsequently taken low, the Q1 output is latched. When DMC is low and TMC is high, the Q1 output follows the SCAND input. When TMC is subsequently taken low, the Q1 output is latched. Data entered is available to the slave output latch, which follows the selected master input latch while SLC is high. Data at the Q2 output is latched by taking SLC low. The clock generator, CK120LJ provides nonoverlapping clock signals timed specifically for driving the DMC, TMC, and SLC clocks. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TDB10LJ DMC,TMC,SLC,S,R,SCAND,CLRZ,Q1,Q2;

D3015, OCTOBER 1988

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1)

			MIN	MAX	UNIT
fopr	Operating frequency	У	0	76	MHz
		CLRZ low	3		
	Pulse duration	DMC or TMC high	3		20
t _w	ruise duration	SLC high	2		ns
		R-S high	3		
		S high or low before DMC↓	4		
		R high or low before DMC↓	4		
t _{su}	Setup time	SCAND high or low before TMC↓	3		ns
		DMC or TMC low before SLC† (non-overlap)	3.5		
		SLC low before DMC or TMC† (non-overlap)	3.5		
		R-S high or low after DMC↓	0		
th	Hold time	SCAND high or low after TMC↓	0		
		DMC or TMC low after SLC↓ (non-overlap)	3.5		

NOTE 1: Additional data regarding pulse-duration, setup-time, and hold-time are incorporated in the engineering workstation library.

	PARAMI	TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltag	je		2		٧
		CLRZ		0.07		
1	DMC		0.15	· · · · · · · · · · · · · · · · · · ·		
		R		0.07		
Ci	Input capacitance	S		0.07		рF
Ì		SCAND		0.07		
		SLC		0.15		
		TMC		0.15		
C _{pd}	Equivalent power dis	sipation capacitance	$t_r = t_f = 1 \text{ ns}$	4.6		pF

[†] For supply current, ICC, see the TGC100 Series Data.

TGC100 SERIES

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	CLRZ	Q1	0.38	0.79	1.5	ns
^t PHL	OLNZ	Q'	0.61	1.52	3.1	115
^t PLH	CLRZ	Q2	0.54	1.24	2.45	ns
^t PHL	OLAZ	QZ	0.61	1.52	3.1	115
^t PLH	DMC	Q1	0.52	1.38	2.74	ns
^t PHL	DIVIC	Q1	0.67	1.6	3.15	115
^t PLH	DMC	Q2	0.68	1.83	3.69	ns
^t PHL	DIVIC	Q2	0.83	2.1	4.27	115
t _{PLH}	R	Q1	0.63	2.08	4.57	
^t PHL	n	Q2	0.78	2.57	5.69	ns
[†] PLH	S	01	0.51	1.27	2.54	
t _{PHL}	3	Q1	0.72	1.92	4.04	ns
[†] PLH		Q2	0.64	1.73	3.47	
[†] PHL	S	Q2	0.88	2.39	5.16	ns
t _{PLH}	004410		0.52	1.26	2.5	
t _{PHL}	SCAND	Q1	0.59	1.6	3.35	ns
tPLH	01.0	00	0.35	0.92	1.84	
t _{PHL}	SLC	Q2	0.52	1.17	2.21	ns
^t PLH	T140		0.51	1.39	2.75	
tPHL	TMC	Q1	0.67	1.6	3.14	ns
tPLH	T. 40		0.68	1.83	3.7	
t _{PHL}	TMC	Q2	0.82	2.09	4.26	ns
ΔtpLH	0.07		0.35	0.9	1.77	, _
Δt_{PHL}	CLRZ	Q1	0.3	0.73	1.41	ns/pF
ΔtpLH	0. 57		0.36	0.89	1.7	, _
Δt_{PHL}	CLRZ	Q2	0.24	0.49	0.9	ns/pF
ΔtpLH	5140		0.35	0.9	1.76	/ . 5
ΔtpHL	DMC	Q1	0.26	0.58	1.06	ns/pF
ΔtpLH	5140		0.36	0.89	1.7	
ΔtpHL	DMC	Q2	0.21	0.49	0.89	ns/pF
7ibHL	D	Q1	0.27	0.58	1.06	ns/pF
ΔtpHL	R	Q2	0.22	0.49	0.9	ns/pF
ΔtpLH	^		0.36	0.91	1.76	
ΔtpHL	S	Q1	0.28	0.58	1.06	ns/pF

 $^{^\}dagger$ Typical values are at VCC = 5 V, TA = 25°C.



Copyright © 1988, Texas Instruments Incorporated

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
ΔtpLH	s	Q2	0.36	0.88	1.7	ns/pF
ΔtpHL]	Q2	0.23	0.5	0.9	ns/pr
ΔtpLH	SCAND	Q1	0.36	0.91	1.76	ns/pF
ΔtpHL	JOAND	Q'	0.29	0.57	1.07	ns/pr
∆tpLH	SLC	Q2	0.37	0.89	1.7	ns/pF
ΔtpHL	320		0.24	0.5	0.9	Пъ/рг
ΔtpLH	TMC Q1	0.36	0.9	1.76	ns/pF	
ΔtpHL			0.26	0.58	1.06	ns/pr
∆tpLH	тмс	Q2	0.37	0.89	1.7	ns/pF
ΔtpHL	7	Q2	0.22	0.49	0.89	ns/pr

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

D3015, OCTOBER 1988






FIGURE 1. TIMING DIAGRAM

D3015, OCTOBER 1988



NOTE: SLC is high.

FIGURE 2. DMC OR TMC TO Q2 TIMING DIAGRAM



NOTE: DMC, TMC, SLC are high.

FIGURE 3. SCAND (OR R-S) TO Q2 OR QZ2 TIMING DIAGRAM

D3015, OCTOBER 1988

INTERNAL LATCH MACRO


FUNCTION TABLE

	INPUTS						OUT	PUTS	;
DATA	PATH	SCAN F	PATH		TER AVE	MASTER SLAVE			
D	DMC	SCAND	TMC	CLR	SLC	Q1	QZ1	Q2	QZ2
X	X	X	X	Н	Н	L	Н	L	Н
X	L	X	L	L	L	Q1 ₀	$QZ1_{0}$	Q2 ₀	QZ20
d1	Н	X	L	L	L	d1	d1Z	Q2 ₀	QZ20
X	L	d2	Н	L	L	d2	d2Z	Q2 ₀	QZ20
d1	Н	d2	Н	L	L	?	?Z	Q2 ₀	QZ20
X	L	. X	L	L	Н	Q10	QZ10	Q10	QZ10
d1	Н	Х	L	L	Н	d1	d1Z	d1	d1Z
X	Ĺ	d2	Н	L	Н	d2	d2Z	d2	d2Z
d1	Н	d2	Н	L	Н	?	?Z	?	?Z

description

The TDC11LJ macro implements a scan-input D-type latch with 1X-drive master and slave outputs. The macro consists of a dual D-type master input-data and scan-data latch with active-high clear and complementary outputs and a single slave latch with complementary outputs. In the data-or scan-path mode, either DMC or TMC can select the entry and storage of data. When TMC is low and DMC is high, the Q1 output follows the R-S

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

inputs when DMC is subsequently taken low, the Q1 output is latched. When DMC is low and TMC is high, the Q1 output follows the SCAND input. When TMC is subsequently taken low, the Q1 output is latched. Data entered is available to the slave output latch, which follows the selected master input latch while SLC is high. Data at the Q2 and QZ2 outputs is latched by taking SLC low. The clock generator, CK120LJ, provides nonoverlapping clock signals timed specifically for the DMC, TMC, and SLC clocks. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TDC11LJ D.SCAND.CLR.DMC.TMC.SLC.Q1.QZ1.Q2.QZ2:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

D3015, OCTOBER 1988

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1)

			MIN	MAX	UNIT
fopr	Operating frequency	/	0	100	MHz
		CLR high	3		
t _w	Pulse duration	DMC or TMC high	2.5		ns
		SLC high	2.5		
	Cat time	D high or low before DMC↓	3		
		SCAND high or low before TMC↓	3		ns
tsu	Setup time	DMC or TMC low before SLC† (non-overlap)	2		115
		SLC low before DMC or TMC↑ (non-overlap)	2		
		D high or low after DMC↓	0		
th	Hold time	SCAND high or low after TMC↓	0		ns
		DMC or TMC low after SLC↓ (non-overlap)	2		

NOTE 1: Additional data regarding pulse-duration, setup-time, and hold-time are incorporated in the engineering workstation library.


	PARAMI	ETER†	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltag	је		2		٧
		CLR		0.07		
		D		0.07		
<u> </u>	1	DMC	7	0.15		~=
Ci	Input capacitance	SCAND		0.07		pF
		SLC		0.15		
		TMC		0.15		
C _{pd}	Equivalent power dis	sipation capacitance	$t_f = t_f = 1 \text{ ns}$	3.99		рF

[†] For supply current, ICC, see the TGC100 Series Data.

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	CLR	QZ1	0.19	0.46	0.84	
[†] PHL	CLA	Q1	0.39	1.01	1.96	ns
[†] PLH		QZ2	0.47	1.36	2.87	20
[†] PHL	CLR	Q2	0.56	1.67	3.48	ns
[†] PLH	D	Q1	0.56	1.47	2.96	
^t PHL		Q1	0.57	1.59	3.45	ns
^t PLH	D	QZ1	0.41	1.08	2.35	
^t PHL		QZI	0.46	1.19	2.4	ns
[†] PLH	D	00	0.77	2.07	4.21	
[†] PHL		Q2	0.77	2.23	4.98	ns
t _{PLH}	D	QZ2	0.66	1.95	4.37	
[†] PHL	U U	QZ2	0.73	1.91	3.89	ns
t _{PLH}	DMC	01	0.56	1.58	3.21	
^t PHL	DMC	Q1	0.68	1.61	3.22	ns
^t PLH	DMC	071	0.49	1.09	2.13	
tPHL		QZ1	0.45	1.3	2.66	ns
^t PLH	DMC	02	0.75	2.17	4.48	
^t PHL	DIVIC	Q2	0.84	2.25	4.73	ns
^t PLH	DMO	070	0.74	1.95	4.13	
^t PHL	DMC	QZ2	0.71	2.01	4.15	ns
tPLH	004110		0.57	1.47	2.96	
t _{PHL}	SCAND	Q1	0.58	1.6	3.45	ns
t _{PLH}	COAND	074	0.41	1.08	2.36	
tpHL	SCAND	QZ1	0.46	1.19	2.4	ns
^t PLH	004110		0.77	2.07	4.21	
tPHL	SCAND	Q2	0.77	2.23	4.98	ns
^t PLH	COAND	070	0.66	1.95	4.37	
t _{PHL}	SCAND	QZ2	0.73	1.91	3.89	ns
tpLH	01.0		0.36	0.99	2.01	
tPHL	SLC	Q2	0.6	1.3	2.5	ns
^t PLH	01.0	070	0.5	1	1.89	
tPHL	SLC	QZ2	0.3	0.83	1.68	ns
	TMC		0.57	1.59	3.22	
^t PLH		Q1	0.57	1.00	0.22	ns

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.





TGC100 SERIES

TDC11LJ MASTER-SLAVE SCAN-INPUT D-TYPE LATCH WITH MASTER CLEAR AND MASTER AND SLAVE 1X OUTPUTS

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
tPLH	T140	074	0.49	1.09	2.13	
[†] PHL	TMC	QZ1	0.46	1.31	2.67	ns
tpLH	TMC	00	0.79	2.18	4.49	
tpHL	TMC	Q2	0.84	2.25	4.73	ns
tPLH	TMC	070	0.74	1.95	4.13	
t _{PHL}	TIVIC	QZ2	0.71	2.02	4.16	ns
7tbrH	CLR	QZ1	0.35	0.88	1.71	ns/pF
Δt_{PHL}	CLH	Q1	0.3	0.68	1.31	ns/pr
∆tpLH	CLR	QZ2	0.35	0.89	1.75	no/nE
ΔtpHL	CLH	Q2	0.25	0.48	0.9	ns/pF
ΔtpLH	D	01	0.36	0.88	1.69	no/nE
Δt _{PHL}	D	Q1	0.27	0.53	0.96	ns/pF
Δ tplh	<u> </u>	074	0.36	0.9	1.75	/- F
Δ tphL	D	QZ1	0.27	0.62	1.16	ns/pF
Δ tpLH	D		0.36	0.87	1.67	
Δt_{PHL}		Q2	0.24	0.49	0.88	ns/pF
ΔtpLH	D	0.70	0.36	0.89	1.74	
Δt _{PHL}		QZ2	0.24	0.51	0.92	ns/pF
7tbrH			0.35	0.87	1.69	ns/pF
Δt _{PHL}	DMC	Q1	0.24	0.52	0.96	
7tbrH			0.35	0.89	1.75	
Δt _{PHL}	DMC	QZ1	0.27	0.61	1.16	ns/pF
Δt _{PLH}			0.36	0.87	1.66	
Δ^{t}_{PHL}	DMC	Q2	0.24	0.48	0.9	ns/pF
ΔtPLH			0.35	0.89	1.75	
ΔtPHL	DMC	QZ1	0.27	0.61	1.16	ns/pF
∆t _{PLH}			0.35	0.88	1.69	
Δt _{PHL}	SCAND	Q1	0.26	0.53	0.96	ns/pF
7tbrH			0.36	0.9	1.75	
Δt _{PHL}	SCAND	QZ1	0.27	0.62	1.16	ns/pF
ΔtPLH	00.1115		0.36	0.87	1.67	, _
	SCAND	Q2	0.24	0.49	0.88	ns/pF
			0	0	0.00	
7 the state of the	SCAND	QZ2	0.36	0.89	1.74	ns/pF

[†] Typical values are at VCC = 5 V, TA = 25°C.



D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
$\Delta t_{\sf PLH}$	SLC	Q2	0.37	0.89	1.7	ns/pF
ΔtPHL	SLO	Q2	0.23	0.49	0.9	ns/pr
ΔtPLH	SLC	QZ2	0.35	0.9	1.76	ns/pF
Δtphl		QZZ	0.24	0.51	0.93	пэ/рг
Δtplh	TMC	Q1	0.36	0.87	1.69	20/2E
ΔtpHL	TIVIC	QT	0.24	0.52	0.96	ns/pF
ΔtplH	TMC	QZ1	0.35	0.89	1.75	no/nE
ΔtPHL	TIVIC	QZI	0.27	0.61	1.16	ns/pF
ΔtpLH	T110	0.34	0.87	1.67	ns/pF	
ΔtpHL	TMC	Q2	0.24	0.48	0.9	пѕ/рг
ΔtplH	TMC	QZ1	0.35	0.89	1.75	ns/pF
Δ t $_{PHL}$	TIVIC	QZI	0.27	0.61	1.16	пэ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

D3015, OCTOBER 1988




FIGURE 1. TIMING DIAGRAM

D3015, OCTOBER 1988




FIGURE 2. DMC OR TMC TO Q2 OR QZ2 TIMING DIAGRAM




FIGURE 3. D OR SCAND TO Q2 OR QZ2 TIMING DIAGRAM


D3015, OCTOBER 1988

INTERNAL LATCH MACRO

FUNCTION TABLE

			OUT	PUTS		
DATA	PATH	SCAN	PATH	SLAVE	001	-013
D	DMC	SCAND	TMC	SLC	Q	QZ
X	L	X	L	L	Q ₀	QZ_0
d1	Н	Х	L	L	Q ₀	QZ_0
X	L	d2	Н	L	Q ₀	QZ_0
d1	Н	d2	Н	L	Q ₀	QZ_0
X	L	Х	L	н	Q ₀	QZ_0
d1	Н	Х	L	н	d1	d1Z
X	L	d2	Н	н	d2	d2Z
d1	Н	d2	Н	Н	?	?Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The TDN11LJ macro implements a scan-input D-type latch with 1X-drive outputs. The macro consists of a dual D-type input master latch for data and scan-data and a single slave latch with complementary outputs. In the data- or scan-path mode, either DMC or TMC can select the entry and storage of data. When TMC is low and DMC is high, the Q1 output follows the R-S inputs. When DMC is subsequently taken low, the Q1 output is latched. When DMC is low and TMC is high, the Q1 output follows the SCAND input. When TMC is subsequently taken low, the Q1 output is latched. Data entered is available to the slave output latch, which follows the selected master input latch while SLC is high. Data at the Q and QZ outputs is latched by taking SLC low. The clock generator, CK120LJ, provides nonoverlapping clock signals timed specifically for driving the DMC, TMC, and SLC clocks. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TDN11LJ D.SCAND.DMC.TMC.SLC.Q.QZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

D3015, OCTOBER 1988

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1)

			MIN	MAX	UNIT
fopr	Operating frequenc	у		100	MHz
	Pulse duration DMC or TMC high SLC high	DMC or TMC high	2.5		20
^t w		SLC high	7 2.5		ns
	Setup time	D high or low before DMC↓	3		
		SCAND high or low before TMC↓	3	2	
^t su		DMC or TMC low before SLC† (non-overlap)	2		ns
		SLC low before DMC or TMC† (non-overlap)	2		
		D high or low after DMC↓	0		
^t h	Hold time	SCAND high or low after TMC↓	0		ns
		DMC or TMC low after SLC↓ (non-overlap)	2		

NOTE 1: Additional data regarding pulse-duration, setup-time, and hold-time are incorporated in the engineering workstation library.

PARAMETER†			TEST CONDITIONS	TYI	MAX	UNIT
٧T	Input threshold voltage	је		2		V
		D		0.07	- 1	
		DMC		0.15	***************************************	
Ci	Input capacitance	SCAND		0.07		рF
		TMC		0.15		
		SLC		0.15		
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	2.2		pF

[†] For supply current, I_{CC}, see the TGC100 Series Data.

D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}		Q	0.6	1.52	2.98	ns
tPHL	D		0.71	1.95	4.3	
	tPLH D	QZ	0.59	1.67	3.69	ns
			0.57	1.36	2.68	
t _{PLH}	DMC	Q	0.59	1.62	3.17	ns
t _{PHL}			0.78	1.97	4.07	
^t PLH	DMC	QZ	0.68	1.68	3.46	ns
^t PHL		QZ.	0.56	1.47	2.85	
^t PLH	SCAND	Q	0.61	1.52	2.98	ns
^t PHL		Q	0.71	1.95	4.3	
t _{PLH}	SCAND	QZ	0.59	1.67	3.69	ns
^t PHL		QZ	0.57	1.36	2.67	
t _{PLH}	SLC		0.36	0.99	2.01	ns
t _{PHL}		Q	0.6	1.3	2.5	
tPLH	SLC	QZ	0.5	1	1.89	ns
^t PHL		QZ.	0.3	0.83	1.69	
^t PLH	TMC	Q	0.62	1.63	3.19	ns
tPHL			0.78	1.97	4.07	
t _{PLH}	TMC	QZ	0.68	1.68	3.45	ns
t _{PHL}		QZ	0.57	1.48	2.88	
ΔtpLH	D	Q	0.37	0.8	1.7	ns/pF
ΔtpHL	D		0.22	0.5	0.9	
ΔtpLH	D	QZ	0.37	0.9	1.75	ns/pF
ΔtpHL		QZ	0.23	0.51	0.93	
ΔtpLH	DMC	Q	0.37	0.89	1.7	ns/pF
ΔtpHL		Q	0.24	0.5	0.9	
ΔtpLH	DMC	QZ	0.36	0.9	1.75	ns/pF
ΔtpHL		ŲΖ	0.23	0.51	0.94	
ΔtpLH	SCAND	Q	0.36	0.88	1.7	ns/pF
ΔtpHL			0.22	0.5	0.9	
ΔtpLH	SCAND	QZ	0.37	0.9	1.75	ns/pF
ΔtpHL		QΖ	0.23	0.51	0.93	
ΔtpLH	SLC	0	0.37	0.89	1.7	ns/pF
ΔtpHL		Q	0.23	0.49	0.9	

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25°C.



D3015, OCTOBER 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
ΔtpLH	SLC	QZ	0.35	0.9	1.76	ns/pF
Δt_{PHL}			0.24	0.51	0.93	
7tb[H	TMC	Q	0.36	0.89	1.7	ns/pF
ΔtpHL			0.24	0.5	0.9	
ΔtpLH	TMC	QZ	0.36	0.9	1.76	ns/pF
ΔtpHL			0.23	0.51	0.93	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

D3015, OCTOBER 1988




FIGURE 1. TIMING DIAGRAM






FIGURE 2. DMC OR TMC TO Q OR QZ TIMING DIAGRAM




FIGURE 3. D OR SCAND TO Q OR QZ TIMING DIAGRAM


D3015, OCTOBER 1988

INTERNAL LATCH MACRO

FUNCTION TABLE

		INPUTS	3			OUT	PUTS	;
DATA	PATH	SCAN	PATH	SLAVE	MASTER SLAVE			
D	DMC	SCAND	TMC	SLC	Q1	QZ1	Q2	QZ2
X	L	X	L	L	Q1 ₀	QZ1 ₀	Q2 ₀	QZ2 ₀
d1	Н	X	L	L	d1	d1Z	Q2 ₀	$QZ2_0$
X	L	d2	Н	L	d2	d2Z	Q2 ₀	$QZ2_0$
d1	Н	d2	Н	L	?	?Z	Q2 ₀	${\tt QZ2_0}$
X	L	X	L	Н	Q1 ₀	$QZ1_0$	Q1 ₀	$QZ1_0$
d1	Н	X	L	Н	d1	d1Z	d1	d1Z
X	L	d2	Н	н	d2	d2Z	d2	d2Z
d1	Н	d2	Н	Н	?	?Z	?	?Z

logic symbol†



† This symbol is in accordance with ANSI/ IEEE Std 91-1984 and IEC Publication 617-12.

description

The TDN12LJ macro implements a scan-input D-type latch with 1X-drive master and slave outputs. The macro consists of a dual D-type master input-data and scan-data latch with complementary outputs and a single slave latch with complementary outputs. In the data- or scan-path mode, either DMC or TMC can select the entry and storage of data. When TMC is low and DMC is high, the Q1 output follows the R-S inputs. When DMC is subsequently taken low, the Q1 output is latched. When DMC is low and TMC is high, the Q1 output follows the SCAND input. When TMC is subsequently taken low, the Q1 output is latched. Data entered is available to the slave output latch, which follows the selected master input latch while SLC is high. Data at the Q2 and QZ2 outputs is latched by taking SLC low. The clock generator, CK120LJ, provides nonoverlapping clock signals timed specifically for driving the DMC, TMC, and SLC clocks. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TDN12LJ D.SCAND, DMC, TMC, SLC, Q1, QZ1, Q2, QZ2:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

D3015, OCTOBER 1988

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1)

			MIN	MAX	UNIT
fopr	Operating frequence	У	0	100	MHz
	t _w Pulse duration	DMC or TMC high			
t _W Pulse duration	ruise duration	SLC high	2.5		ns
		D high or low before DMC↓	3		
	Setup time	SCAND high or low before TMC↓	3		
tsu	Setup time	DMC or TMC low before SLC† (non-overlap)	2		ns
		SLC low before DMC or TMC↑ (non-overlap)	2		
		D high or low after DMC↓	0		
th Hold time	Hold time	SCAND high or low after TMC↓			ns
		DMC or TMC low after SLC↓ (non-overlap)	2		

NOTE 1: Additional data regarding pulse-duration, setup-time, and hold-time are incorporated in the engineering workstation library.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAM	ARAMETER† TEST CO		TYP	MAX	UNIT
VT	Input threshold voltage	је		2		V
		D		0.07		
		DMC		0.15		
Ci	Input capacitance	SCAND		0.07	***************************************	pF
		SLC		0.15	***************************************	
	TMC		0.15	V		
Cpd	Equivalent power dis	sipation capacitance	$t_r = t_f = 1 \text{ ns}$	3.69	· · · · · · · · · · · · · · · · · · ·	pF

[†] For supply current, ICC, see the TGC100 Series Data.

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
t _{PLH}			0.49	1.13	2.16	
t _{PHL}	D	Q1	0.56	1.54	3.32	ns
[†] PLH	1	074	0.39	1.03	2.21	
^t PHL	D	QZ1	0.39	0.87	1.66	ns
t _{PLH}	<u> </u>	00	0.72	1.72	3.42	
tPHL	D	Q2	0.76	1.17	4.83	ns
t _{PLH}	D	QZ2	0.66	1.89	4.23	
t _{PHL}	D	QZ2	0.61	1.56	3.09	ns
^t PLH	DMO	0.1	0.48	1.22	2.38	
†PHL	DMC	Q1	0.69	1.54	3.06	ns
t _{PLH}	DMC	071	0.51	1.02	1.96	
t _{PHL}	DMC	QZ1	0.37	0.97	1.88	ns
t _{PLH}	DMO	00	0.71	1.81	3.61	
t _{PHL}	DMC	Q2	0.85	2.17	4.58	ns
t _{PLH}	DMC	070	0.75	1.89	3.96	
t _{PHL}	DMC	QZ2	0.61	1.66	3.29	ns
t _{PLH}	CCAND	01	0.49	1.13	2.15	
t _{PHL}	SCAND	Q1	0.56	1.54	3.32	ns
[‡] PLH	SCAND	QZ1	0.39	1.03	2.21	
^t PHL	SCAND	QZI	0.39	0.87	1.66	ns
t _{PLH}	CCAND	00	0.72	1.72	3.42	
t _{PHL}	SCAND	Q2	0.76	2.17	4.84	ns
t _{PLH}	CCAND	070	0.66	1.89	4.23	
t _{PHL}	SCAND	QZ2	0.61	1.56	3.09	ns
t _{PLH}	CI C	Q2	0.36	0.99	2.01	
t _{PHL}	SLC	Q2	0.6	1.3	2.5	ns
tPLH	CI C	072	0.5	1	1.89	
tpHL	SLC	QZ2	0.3	0.83	1.68	ns
^t PLH	TMC	01	0.37	0.97	1.88	20
t _{PHL}	TMC	Q1	0.49	1.23	2.4	ns
tPLH	TMAC	074	0.51	1.02	1.96	
	TMC	QZ1	0.37	0.99	1.9	ns
[†] PHL			1 0.0.	0.00		1
[†] PHL [†] PLH	TMC	Q2	0.72	1.82	3.63	ns

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



Copyright © 1988, Texas Instruments Incorporated

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$ (Continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
tPLH	TMO	070	0.75	1.89	3.96	
tPHL	TMC	QZ2	0.62	1.67	3.3	ns
ΔtpLH	D	Q1	0.35	0.88	1.7	/
Δt_{PHL}	, ,	Q1	0.26	0.54	0.95	ns/pF
ΔtPLH	D	071	0.37	0.91	1.76	20/25
ΔtPHL	D	QZ1	0.24	0.52	0.95	ns/pF
ΔtPLH	D	Q2	0.36	0.87	1.68	nc/nE
ΔtPHL	D	Q2	0.24	0.5	0.89	ns/pF
ΔtPLH	D	QZ2	0.35	0.9	1.74	no/nE
Δt_{PHL}	D	QZZ	0.26	0.51	0.92	ns/pF
ΔtplH	DMC	Q1	0.35	0.88	1.7	ns/pF
Δt_{PHL}	DIVIC	Qi	0.24	0.53	0.95	ns/pr
ΔtpLH	DMC	QZ1	0.35	0.91	1.77	ns/pF
ΔtpHL	DIVIC	QZI	0.24	0.52	0.95	ns/pr
ΔtPLH	DMC	00	0.36	0.88	1.69	20/25
Δt_{PHL}	DMC	Q2	0.24	0.49	0.88	ns/pF
ΔtpLH	DMC	QZ2	0.36	0.89	1.75	ns/pF
ΔtpHL	DIVIC	QZZ	0.26	0.5	0.93	ns/pr
ΔtpLH	SCAND	Q1	0.35	0.88	1.71	ns/pF
Δ t $_{PHL}$	SCAND	ų di	0.26	0.54	0.95	HS/PF
Δt_{PLH}	SCAND	QZ1	0.37	0.91	1.76	ns/pF
Δ t $_{PHL}$	JOAND	QZI	0.24	0.52	0.95	115/þ1
Δt _{PLH}	SCAND	Q2	0.36	0.87	1.68	ns/pF
Δt_{PHL}	JOAND	Q2	0.24	0.5	0.89	113/01
Δt_{PLH}	SCAND	QZ2	0.35	0.9	1.74	ns/pF
Δt_{PHL}	JOAND	QZZ	0.26	0.51	0.92	113/β1
Δt_{PLH}	SLC	Q2	0.37	0.89	1.7	ns/pF
Δt_{PHL}	SLO .	QZ	0.23	0.49	0.9	113/01
Δt_{PLH}	SLC	QZ2	0.35	0.9	1.76	ns/pF
Δt_{PHL}	SLO	QZZ	0.24	0.51	0.93	113/p1
Δt_{PLH}	TMC	Q1	0.35	0.88	1.7	ns/pF
Δt_{PHL}	TIVIO		0.24	0.53	0.95	113/61
Δ tPLH	TMC	QZ1	0.35	0.91	1.77	ns/pF
ΔtPHL	TIVIO	Q(Z)	0.25	0.51	0.95	113/61

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$ (Continued)

PARAMETER	₹	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
Δt_{PLH}		TMC	Q2	0.36	0.88	1.69	ns/pF
ΔtpHL		TIVIC	QZ	0.24	0.49	0.87	
ΔtplH		TMC	QZ2	0.36	0.89	1.75	ns/pF
ΔtpHL		11010	QZZ	0.26	0.5	0.94	l lis/pr

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

D3015, OCTOBER 1988




FIGURE 1. TIMING DIAGRAM

9-74

D3015, OCTOBER 1988




FIGURE 2. DMC OR TMC TO Q2 OR QZ2 TIMING DIAGRAM




FIGURE 3. D OR SCAND TO Q2 OR QZ2 TIMING DIAGRAM

D3015, OCTOBER 1988

INTERNAL LATCH MACRO


FUNCTION TABLE

	MASTE	R INPUT	S	SLA	VE INP	UTS		OUTI	PUTS	
DATA	A PATH	SCAN F	PATH	SLAVE	SLAVE	DATA	M	ASTER	R SLA	VE
D	DMC	SCAND	TMC	SLC	D1	DSC	Q1	QZ1	Q2	QZ2
X	L	Х	L	L	Х	L	Q1 ₀	$\overline{\mathbf{Q}}\mathbf{Z}1_{0}$	Q2 ₀	QZ20
d1	Н	X	L	L	Х	L	d1	₫1Z	Q2 ₀	QZ20
X	L	d2	Н	L	Х	L	d2	₫2Z	Q2 ₀	QZ20
d1	Н	d2	Н	L	Х	L	?	?Z	Q2 ₀	QZ20
X	L	X	L	Н	Х	L	Q1 ₀	$\overline{\textbf{Q}}\textbf{Z}\textbf{1}_0$	Q1 ₀	QZ10
d1	Н	X	L	Н	Х	L	d1	₫1Z	d1	₫1Z
X	L	d2	Н	Н	Х	L	d2	₫2Z	d2	d2Z
d1	Н	d2	Н	Н	Х	L	?	?Z	?	?Z
X	L	X	L	L	d3	Н	Q10	$\overline{\text{Q}}\text{Z1}_{0}$	d3	d3Z
d1	Н	X	L	L	d3	Н	d1	₫1Z	d3	d3Z
X	L	d2	Н	L	d3	Н	d2	₫2Z	d3	d3Z
d1	Н	d2	Н	L	d3	Н	?	?Z	d3	d3Z
X	L	X	L	Н	d3	Н	Q1 ₀	$\overline{Q}Z1_{0}$?	?Z
d1	н	X	L	Н	d3	Н	d1	₫1Z	?	?Z
X	L	d2	Н	Н	d3	Н	d2	₫2Z	?	?Z
d1	Н	d2	Н	Н	d3	Н	?	?Z	?	?Z

description

The TDN13LJ macro implements a scan-input D-type latch with 1X-drive master and slave outputs. The macro consists of a dual D-type master inputscan-data latch data and complementary outputs and a single slave latch with a data input and complementary outputs. In the data- or scan-path mode, either DMC or TMC can select the entry and storage of data. When TMC is low and DMC is high, the Q1 output follows the R-S inputs. When DMC is subsequently taken low, the Q1 output is latched. When DMC is low and TMC is high. the Q1 output follows the SCAND input. When TMC is subsequently taken low, the Q1 output is latched. Data entered is available to the slave output latch.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



D3015, OCTOBER 1988

which follows the selected master input latch while SLC is high and DSC is low. Data at the Q2 and QZ2 outputs is latched by taking SLC low. When SLC is low and while DSC is high, the Q2 output follows the D1 input. When DSC is subsequently taken low, the Q2 output is latched. The clock generator, CK120LJ, provides nonoverlapping clock signals timed specifically for driving the DMC, TMC, and SLC clocks. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TDN13LJ D.D1,SCAND,DMC,DSC,TMC,SLC,Q1,QZ1,Q2,QZ2;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1)

			MIN	MAX	UNIT
fopr	Operating frequenc	су		100	MHz
	Pulse duration	DMC or TMC high	2.5		
t _W	ruise duration	SLC or DSC high	2.5		ns
		D high or low before DMC↓	3		
	SCAND high or low before TMC↓	3			
tsu	Setup time	D1 high or low before DSC↓	3		ns
		DMC or TMC low before SLC↑ (non-overlap)	2		
		SLC low before DMC or TMC↑ (non-overlap)	2		
		D high or low After DMC↓	0		
٠.	Hold time	SCAND high or low after TMC↓	0		
th Hold time	no a time	D1 high or low After DSC↓	0		ns
		DMC or TMC low after SLC↓ (non-overlap)	2		

NOTE 1: Additional data regarding pulse-duration, setup-time, and hold-time are incorporated in the engineering workstation library.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAM	ETER†	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	је		2		٧
		D		0.07		
	D1		0.07			
	DMC		0.15			
Ci	Input capacitance	DSC		0.15		pF
		SCAND		0.07		
		SLC		0.15		
		TMC		0.15		
Cpd	Equivalent power dis	sipation capacitance	$t_r = t_f = 1 \text{ ns}$	4		pF

[†] For supply current, ICC see the TGC100 Series Data.

Texas Instruments

Copyright © 1988, Texas Instruments Incorporated

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	רואט
^t PLH	D	01	0.51	1.16	2.21	
tPHL	D	Q1	0.58	1.62	3.45	ns
^t PLH	D	071	0.39	1.04	2.21	
tPHL	D	QZ1	0.39	0.87	1.66	ns
tPLH	D	Q2	0.74	1.76	3.5	
^t PHL	U	Q2	0.8	2.31	5.07	ns
tPLH	D	QZ2	0.67	1.99	4.4	
[‡] PHL	D	QZZ	0.63	1.6	3.15	ns
^t PLH	DMC	01	0.5	1.25	2.43	.2 ns
tPLH	DMC	Q1	0.71	1.61	3.2	
tPHL	DMC	QZ1	0.51	1.02	1.95	
tpLH	DMC	QZI	0.37	0.97	1.88	ns
tPHL .	DMC	00	0.72	1.87	3.71	
^t PHL	DMC	Q2	0.91	2.29	4.81	ns
tPLH	DMO	070	0.8	1.96	4.15	
t _{PHL}	DMC	QZ2	0.62	1.69	3.35	ns
tPLH	000	00	0.43	1.19	2.3	
[†] PHL	DSC	Q2	0.61	1.33	2.61	ns
tPLH	D00	070	0.51	1.02	1.97	
tPHL	DSC	QZ2	0.38	1.02	1.95	ns
tPLH	D4 .	00	0.42	1.04	1.98	
tPHL	D1	Q2	0.5	1.35	2.9	ns
tPLH	D.1	070	0.39	1.05	2.23	
[†] PHL	D1	QZ2	0.39	0.86	1.64	ns
^t PLH	COAND	04	0.51	1.16	2.2	
[†] PHL	SCAND	Q1	0.58	1.62	3.45	ns
tpLH	COAND	074	0.39	1.04	2.21	
tPHL	SCAND	QZ1	0.39	0.87	1.65	ns
^t PLH	COAND	00	0.74	1.76	3.5	
tPHL	SCAND	Q2	0.8	2.31	5.08	ns
tPLH	COAND	070	0.67	1.99	4.41	
t _{PHL}	SCAND	QZ2	0.63	1.59	3.15	ns
tPLH	01.0	00	0.42	1.18	2.27	
t _{PHL}	SLC	Q2	0.61	1.33	2.61	ns

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.




9-78

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$ (Continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр†	MAX	UNIT
tpLH	01.0	070	0.51	1.02	1.96	
tPHL	SLC	QZ2	0.38	1	1.96	ns
tPLH	TMC	01	0.51	1.26	2.45	
tPHL	TMC	Q1	0.71	1.61	3.2	ns
tPLH	TMC	074	0.51	1.02	1.96	
tPHL	TMC	QZ1	0.37	0.99	1.9	ns
t _{PLH}	TMC	Q2	0.73	1.88	3.74	
tPHL	TIVIC	Q2	0.9	2.29	4.81	ns
tPLH	TMC	070	0.8	1.97	4.15	
^t PHL	TIVIC	QZ2	0.63	1.7	3.38	ns
ΔtpLH	D	0.1	0.35	0.88	1.71	/
ΔtpHL	U	Q1	0.28	0.54	0.98	ns/pF
ΔtpLH	D	QZ1	0.37	0.9	1.76	20/25
ΔtpHL	U	QZI	0.24	0.52	0.95	ns/pF
ΔtpLH	D	00	0.36	0.88	1.69	/
ΔtpHL	D	Q2	0.22	0.49	0.89	ns/pF
ΔtpLH	D	070	0.36	0.89	1.74	no/nE
ΔtpHL	D	QZ2	0.26	0.5	0.92	ns/pF
ΔtpLH	DMC	Q1	0.35	0.88	1.71	ns/pF
ΔtpHL	DIVIC	Q	0.26	0.54	0.98	по/рг
ΔtpLH	DMC	QZ1	0.35	0.91	1.77	ns/pF
ΔtpHL	DIVIC	QZ1	0.24	0.52	0.95	пь/рг
ΔtpLH	DMC	Q2	0.37	0.88	1.69	ns/pF
ΔtpHL	DIVIC	Q2	0.24	0.5	0.9	пѕ/рг
ΔtpLH	DMC	QZ2	0.35	0.9	1.74	ns/pF
ΔtpHL	DIVIC	QZZ	0.26	0.51	0.94	ns/pr
ΔtpLH	DSC	Q2	0.37	0.88	1.7	ns/pF
7tbHr	DSC	Q2	0.25	0.51	0.92	пѕ/рг
ΔtpLH	DSC	QZ2	0.35	0.91	1.76	no/nE
ΔtpHL	DSC	QZZ	0.25	0.51	0.94	ns/pF
ΔtpLH	D1	Q2	0.38	0.89	1.7	ns/nF
ΔtPHL	וט	Q/2	0.25	0.51	0.91	⊸ ns/nF
7tbrH	D1	QZ2	0.37	0.9	1.75	ns/pF
ΔtPHL	DI	UZZ	0.24	0.51	0.93	119/bi

[†] Typical values are at VCC = 5 V, TA = 25°C.





D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$ (Continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
ΔtpLH	SCAND	Q1	0.35	0.88	1.71	20/25
ΔtPHL	SCAND	Q1	0.28	0.54	0.98	ns/pF
ΔtpLH	SCAND	QZ1	0.37	0.9	1.76	no/nE
ΔtPHL	SCAND	QZ1	0.24	0.52	0.95	ns/pF
ΔtpLH	SCAND	Q2	0.36	0.88	1.69	ns/pF
ΔtpHL	SCAND	Q Q	0.22	0.49	0.89	ns/pr
ΔtPLH	SCAND	QZ2	0.36	0.89	1.74	nc/nE
ΔtPHL	SCAND	QZ2	0.26	0.5	0.92	ns/pF
ΔtpLH	SLC	Q2	0.37	0.88	1.7	ns/pF
ΔtpHL	320		0.25	0.51	0.92	115/61
ΔtplH	SLC	QZ2	0.35	0.91	1.76	ns/pF
∆t _{PHL}	320	QZZ	0.24	0.51	0.94	113/01
ΔtpLH	тмс	Q1	0.35	0.88	1.71	ns/pF
ΔtPHL	TIVIO	Q i	0.26	0.54	0.98	115/01
ΔtpLH	TMC	QZ1	0.35	0.91	1.77	ns/pF
ΔtPHL	TIVIC	QZI	0.25	0.51	0.95	ns/pr
ΔtPLH	TMC	Q2	0.37	0.88	1.68	ns/pF
ΔtpHL	TIVIC	Q2	0.25	0.5	0.9	113/μΓ
$\Delta t_{\sf PLH}$	TMC	QZ2	0.35	0.9	1.74	ns/pF
ΔtpHL	TIVIO	QZZ	0.25	0.51	0.93	119/61

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

D3015, OCTOBER 1988




FIGURE 1. TIMING DIAGRAM






FIGURE 2. DMC OR TMC TO Q2 OR QZ2 TIMING DIAGRAM




FIGURE 3. D OR SCAND TO Q2 OR QZ2 TIMING DIAGRAM


D3015, OCTOBER 1988

INTERNAL LATCH MACRO

FUNCTION TABLE

	INPUTS					OUT	PUTS	
DATA	PATH	SCAN F	PATH	SLAVE	М	ASTER	R SLA	VE
D	DMC	SCAND	TMC	SLC	Q1	QZ1	Q2	QZ2
X	L	X	L	L	Q1 ₀	QZ1 ₀	Q2 ₀	QZ20
d1	Н	X	L	L	d1	d1Z	Q2 ₀	QZ20
X	L	d2	Н	L	d2	d2Z	Q2 ₀	QZ20
d1	Н	d2	Н	L	?	?Z	Q2 ₀	QZ20
X	L	X	L	Н	Q1 ₀	QZ10	Q1 ₀	QZ10
d1	Н	X	L	Н	d1	d1Z	d1	d1Z
X	L	d2	Н	Н	d2	d2Z	d2	d2Z
d1	Н	d2	Н	Н	?	?Z	?	?Z

logic symbol[†]



[†] This symbol is in accordance with ANSI/ IEEE Std 91-1984 and IEC Publication 617-12.

description

The TDN22LJ macro implements a scan-input D-type latch with 2X-drive master and slave outputs. The macro consists of a dual D-type master input-data and scan-data latch with complementary outputs and a single slave latch with complementary outputs. In the data- or scan-path mode, either DMC or TMC can select the entry and storage of data. When TMC is low and DMC is high, the Q1 output follows the R-S inputs. When DMC is subsequently taken low, the Q1 output is latched. When DMC is low and TMC is high, the Q1 output follows the SCAND input. When TMC is subsequently taken low, the Q1 output is latched. Data entered is available to the slave output latch, which follows the selected master input latch while SLC is high. Data at the Q2 and QZ2 outputs is latched by taking SLC low. The clock generator, CK120LJ, provides nonoverlapping clock signals timed specifically for driving the DMC, TMC, and SLC clocks. When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: TDN22LJ D,SCAND,DMC,TMC,SLC,Q1,QZ1,Q2,QZ2:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

D3015, OCTOBER 1988

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1)

			MIN	MAX	UNIT
fopr	Operating frequency			83	MHz
	t _W Pulse duration DMC or TMC high SLC high		0.5		
'W			2.5		ns
		D high or low before DMC↓	3		
	Catua tima	SCAND high or low before TMC↓	3		
^t su	Setup time	DMC or TMC low before SLC† (non-overlap)	2		ns
		SLC low before DMC or TMC† (non-overlap)	2		
		D high or low After DMC↓	0		
th	Hold time	SCAND high or low after TMC↓	0		ns
		DMC or TMC low after SLC↓ (non-overlap)	2		

NOTE 1: Additional data regarding pulse-duration, setup-time, and hold-time are incorporated in the engineering workstation library.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

PARAMETER†		TEST CONDITIONS	TYP	MAX	UNIT	
٧T	Input threshold voltage	ge		2	:	٧
		D		0.07		
		DMC	- T	0.15		
Ci	Input capacitance	SCAND	·	0.07		pF
		SLC		0.15		
		TMC		0.15		
Cpd	Equivalent power dis	sipation capacitance	$t_r = t_f = 1 \text{ ns}$	5.8		pF

[†] For supply current, ICC, see the TGC100 Series Data.

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
[†] PLH	n	01	0.53	1.28	2.48	
^t PHL	D	Q1	0.59	1.67	3.67	ns
^t PLH	D	QZ1	0.43	1.11	2.4	
^t PHL	D	QZI	0.4	0.92	1.74	ns
^t PLH	D	Q2		2.07	4.19	
^t PHL	D	Q2	0.85	2.57	5.73	ns
^t PLH	D	QZ2	0.69	2.18	4.9	ns
^t PHL		Q22	0.65	1.76	3.55	113
^t PLH	DMC	Q1	0.5	1.37	2.71	ns
^t PHL	DIVIO	Q i	0.68	1.68	3.43	113
[†] PLH	DMC	QZ1	0.49	1.12	2.18	ns
[†] PHL:	DIVIO	QZI	0.39	0.99	1.95	115
^t PLH	DMC	Q2	0.74	2.17	4.41	ns
^t PHL	DIVIO	Q2	0.89	2.55	5.48	113
^t PLH	DMC	QZ2	0.81	2.17	4.65	ns
^t PHL	DIVIO	Q22	0.61	1.88	3.8	113
^t PLH	SCAND	Q1	0.53	1.28	2.48	ns
^t PHL	JOAND	Q i	0.59	1.67	3.67	113
^t PLH	SCAND	QZ1	0.43	1.11	2.41	ns
^t PHL	SCAND	QZI	0.4	0.92	1.74	115
^t PLH	SCAND	Q2	0.77	2.07	4.19	ns
^t PHL	SCAND	Q2	0.85	2.57	5.73	115
^t PLH	SCAND	QZ2	0.69	2.18	4.91	
^t PHL	SCAND	Q22	0.65	1.76	3.55	ns
^t PLH	SLC	Q2	0.38	1.16	2.36	ns
^t PHL	SLO	Q2	0.64	1.46	2.92	115
^t PLH	SLC	QZ2	0.49	1.09	2.12	ne
[†] PHL	SLC	Q22	0.28	0.88	1.77	ns
t _{PLH}	TMC	Q1	0.51	1.37	2.73	
^t PHL	TIVIC	Q	0.68	1.68	3.43	ns
^t PLH	TMC	QZ1	0.49	1.12	2.18	nc
^t PHL	TIVIC	Q/Z I	0.4	1.01	1.99	ns
^t PLH	TMC	Q2	0.78	2.17	4.43	20
^t PHL	TIVIC	Q/Z	0.89	2.54	5.48	ns

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



Copyright © 1988, Texas Instruments Incorporated

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$ (Continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
^t PLH	TMC	QZ2	0.81	2.17	4.65	
^t PHL	TIVIC	QZZ	0.63	1.9	3.82	ns
Δtplh	D	Q1	0.18	0.43	0.85	20/25
ΔtPHL	D	Q1	0.14	0.33	0.6	ns/pF
ΔtPLH	D	QZ1	0.16	0.45	0.89	(
Δt_{PHL}	U	QZI	0.13	0.31	0.6	ns/pF
Δtplh	D	Q2	0.18	0.4	0.76	20/25
ΔtpHL	U	Q2	0.09	0.26	0.51	ns/pF
7tbrH	D	070	0.18	0.43	0.85	20/25
ΔtpHL	D	QZ2	0.18	0.32	0.59	ns/pF
Δtplh	DMC	Q1	0.19	0.43	0.84	/
ΔtPHL	DMC	Q	0.15	0.32	0.61	ns/pf
ΔtPLH	DMC	071	0.19	0.44	0.89	/
Δt_{PHL}	DMC	QZ1	0.12	0.33	0.62	ns/pf
ΔtpLH	DMO	- 00	0.18	0.39	0.77	/r
ΔtpHL	DMC	Q2	0.17	0.27	0.52	ns/pF
ΔtplH	DMC	070	0.16	0.43	0.86	20/25
ΔtpHL	DIVIC	QZ2	0.19	0.28	0.57	ns/pl
Δtplh	CCAND	. 01	0.18	0.43	0.85	20/21
ΔtPHL	SCAND	· Q1	0.14	0.33	0.6	ns/pl
ΔtPLH	CCAND	QZ1	0.16	0.45	0.89	20/21
ΔtPHL	SCAND	QZI	0.13	0.31	0.6	ns/pi
ΔtpLH	CCAND	00	0.18	0.4	0.76	/
ΔtpHL	SCAND	Q2	0.09	0.26	0.51	ns/pf
Δt_{PLH}	CCAND	070	0.18	0.43	0.85	
Δt_{PHL}	SCAND	QZ2	0.18	0.32	0.59	ns/pl
Δ tplh	CLC	00	0.18	0.42	0.82	20/21
Δt_{PHL}	SLC	Q2	0.11	0.29	0.56	ns/pf
Δt_{PLH}	CI C	QZ2	0.19	0.44	0.89	20/21
ΔtpHL	SLC	QZ2	0.17	0.3	0.6	ns/pf
∆tpLH	TMC	Q1	0.19	0.44	0.84	no/~!
ΔtpHL	TIVIC	Q1	0.15	0.32	0.61	ns/pf
ΔtpLH	TMC	071	0.19	0.44	0.89	20/20
Δt_{PHL}	TIVIC	QZ1	0.12	0.33	0.61	ns/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$ (Continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
ΔtpLH	TMc	Q2	0.16	0.4	0.77	ns/pF
ΔtpHL	TIVIC	Q/2	0.17	0.28	0.52	ПБ/РГ
ΔtpLH	TMC	QZ2	0.16	0.43	0.86	ns/pF
ΔtpHL	1 TIVIC	Q/Z/2	0.18	0.28	0.57	пэ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

D3015, OCTOBER 1988






FIGURE 1. TIMING DIAGRAM

D3015, OCTOBER 1988



NOTE: SLC is high.

FIGURE 2. DMC OR TMC TO Q2 OR QZ2 TIMING DIAGRAM



NOTE: DMC, TMC, SLC are high.

FIGURE 3. D OR SCAND TO Q2 OR QZ2 TIMING DIAGRAM

S173LJ 4 BIT D TYPE REGISTER WITH 3 STATE OUTPUTS

D3015, OCTOBER 1987


SOFTWARE MACRO

- 3-State Outputs Interface Internal Data Buses Directly
- Direct Clear Input Simplifies Initialization or Pattern Length
- Embedded Clock Driver Provides Symmetrical Performance Across Long Registers
- Use Registers in Parallel for 8-Bit, 16-Bit, 32-Bit Word Widths

description

The S173LJ gate-array software macro implements a 4-bit D-type register. The 4-bit length means that testability is simplified when constructing large registers. Gated enable inputs are provided on these macros for controlling the entry of data into the register. When both data enable inputs, GZ, are low, data at the D inputs are loaded on the next positive transition

logic symbol†



Equivalent to 74173

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

of the clock input. Buffer output enable inputs, MZ and NZ, are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are impressed on the data bus. The outputs are disabled by a high logic level at either output control input. The outputs then present a high impedance to the internal bus. When the outputs are disabled, sequential operation of the flip-flops is not affected. The S173LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV120LJ	1	2	2	0.78
IV211LJ	2	4	8	1.52
NA210LJ	1	12	12	3.24
NO210LJ	1	1	1	0.18
OR210LJ	2	1	2	0.48
R2406LJ	28	1	28	8.17
TOT	ALS	21	53	14.37

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



S173LJ 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987

When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S173LJ D1,D2,D3,D4,CLK,CLR,G1Z,G2Z,MZ,NZ,Q1,Q2,Q3,Q4;


FUNCTION TABLE (EACH FLIP-FLOP) (see Note 1)

	II.	NPUTS			ОИТРИТ
CLR	CLK	G1Z	G2Z	D	α
Н	X	Х	×	Х	L
L	L	X	×	X	α ₀
L	1	Н	×	X	Ω0
L	1	Χ	Н	X	Ω0
L	1	L	L	L	L
L	1	L	L	Н	н

 $\mathbf{Q}_{\mathbf{Q}} = \text{level of } \mathbf{Q} \text{ before the indicated steady-state input conditions were established.}$

NOTE 1: When either MZ or NZ (or both) is (are) high, the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected. D3015, OCTOBER 1987

logic diagram



absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.



S173LJ 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
		CLK,CLR		0.15		
Ci	Input capacitance	All others		0.07		pF
Co	Output capacitance			0.08		pF
	Equivalent power		1	14.37		
C _{pd}	dissipation capacita	ince [‡]	$t_r = t_f = 1 \text{ ns}$	14.37		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Notes 2 and 3), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	CLK	Q		2.3	4.5	
t _{PHL}		Q.		2.5	5.1	ns
tPHL	CLR	Q		2.1	4.3	ns
^t PZH	GZ	a		1.6	2.9	200
t _{PHZ}	G2	Q		2.5	4.4	ns
t _{PZL}	GZ	Q		1.7	3	
tPLZ	GZ.	Q.		2.1	3.7	ns
ΔtpZH	Δον	Q	0.38	0.96	1.9	ns/nE
ΔtPZL	Any	Ų	0.32	0.64	1.26	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

NOTES: 2. These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

3. Enable and delta-enable times are measured using the conditions specified for the IV211LJ.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S175LJ QUADRUPLE D-TYPE FLIP-FLOP WITH COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1987


SOFTWARE MACRO

- Four-Bit Register with Complementary Outputs
- Direct Clear Input Simplifies Initialization or Pattern Length
- Embedded Clock Driver Provides Clock Buffering
- Use Latches in Parallel for 8-Bit, 16-Bit, 32-Bit Word Widths

description

The S175LJ gate-array software macro implements a 4-bit register. The 4-bit length simplifies construction of large registers. This software macro reduces the input loading for implementation of larger registers, as standard library cells are used to buffer the clear input, and the R2406LJ register clock input is internally buffered. The S175LJ is implemented with the macro functions indicated.

logic symbol[†]



Equivalent to 74175

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV110LJ	1	1	1	0.21
IV140LJ	2	1	2	0.8
R2406LJ	28	1	28	8.17
TOT	ALS	3	31	9.18

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S175LJ D1,D2,D3,D4,CLK,CLRZ,Q1,Q1Z,Q2,Q2Z,Q3,Q3Z,Q4,Q4Z;


S175LJ QUADRUPLE D-TYPE FLIP-FLOP WITH COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1987

FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUTS		
CLRZ	CLK	D	Q	QZ	
L	X	Х	L	Н	
Н	†	Н	Н	L	
н	Ť	L	L	Н	
н	L	X	00	\overline{Q}_{O}	

logic diagram



absolute maximum ratings and recommended operating conditions

These are specified as a part of the TCG100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.



D3015, OCTOBER 1987

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
		CLRZ		0.07		
C _i II	Input capacitance	CLK		0.15		рF
		All others		0.08		
	Equivalent power		1	9.18		~E
C _{pd}	dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	9.10	pF	

 $^{^{\}dagger}\,\text{For Supply Current, I}_{\text{CC}},$ see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	CLK	Ω		1.4	2.7	
tPHL				1.7	3.5	ns
tPLH	CLK	QZ		1.8	3.9	
tPHL		Q2		1.7	3.4	ns
tPLH	01.07	QZ		2	3.8	
tPHL	CLRZ	Q		1.7	3.1	ns
ΔtpLH	Δ	0.07	0.37	0.9	1.73	no/nE
ΔtpHL	Any	Q,QZ	0.25	0.52	0.96	ns/pF

 $^{^{\}S}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S273LJ OCTAL D-TYPE FLIP-FLOP

D3015, OCTOBER 1987


SOFTWARE MACRO CELL

- 8-Bit Software Register
- Direct Clear Input Simplifies Initialization or Pattern Length
- Buffered Clear Simplifies System Design
- Use Registers in Parallel for Wide Words

description

The S273LJ gate-array software macro implements an 8-bit register. The 8-bit length simplifies construction of large registers. The software macro reduces the input loading for implementation of larger registers, as standard library cells are used to buffer the clear input. The S273LJ is implemented with the macro functions indicated.

logic symbol[†]



Equivalent to 74273

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV110LJ	1	1	1	0.21
IV140LJ 2		1	2	0.8
R2405LJ	26	2	52	7.02
TOTALS		4	55	8.03

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:


Label: S273LJ D1,D2,D3,D4,D5,D6,D7,D8,CLK,CLRZ,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8;

D3015, QCTOBER 1987

FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
CLRZ	CLK	Dn	Q
L	Х	X	L
н	1	Н	Н
н	1	L	L
Н	L	Χ	QΟ

logic diagram



D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
		CLRZ		0.07		
C _i Inp	Input capacitance	CLK		0.32		рF
		All others		0.08		
<u> </u>	Equivalent power		t - t - 1 no	8.03		рF
C _{pd}	dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	6.03		pr

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
[†] PLH	CLK			1.4	2.8	
^t PHL		<u>u</u>		1.6	3.3	ns
^t PHL	CLRZ	Q		2	3.4	ns
∆tPLH	Any	0	0.36	0.89	1.72	ns/pF
⊅tPHL		l d	0.26	0.51	0.95	пѕ/рг

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S374LJ 8-BIT D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987


SOFTWARE MACRO

- 3-State Outputs Interface with Internal Data Buses Directly
- Buffered Output Control Simplifies System Design
- Embedded Clock Drivers Provide Symmetrical Performance Across Long Registers
- Use Latches in Parallel for 16-Bit, 32-Bit, 64-Bit Word Widths

description

The S374LJ gate-array software macro implements an 8-bit D-type register. The macro is designed specifically for interfacing internal bus lines. The 8-bit length simplifies construction of large registers. The Output-Control input, OCZ, can be used to place the eight outputs in either a normal logic state (high- or low-logic levels) or a high-impedance state. When the outputs are enabled with OCZ low, the logic level at each of the eight outputs is impressed on the data bus. The outputs are disabled by a high logic level at

logic symbol†



Equivalent to 74374

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

OCZ. The outputs then present a high impedance to the internal bus. When the outputs are disabled, sequential operation of the flip-flops is not affected. The S374LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
BU130LJ	2	1	2	0.92
IV211LJ	2	8	16	3.04
R2406LJ	28	2	56	16.34
TO010LJ	2	1	2	_
TOTALS		12	76	20.3

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

9-100

S374LJ 8-BIT D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987-REVISED FEBRUARY 1989


When the flip-flop is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: \$374LJ D1,D2,D3,D4,D5,D6,D7,D8,CLK,OCZ,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8;

FUNCTION TABLE (EACH FLIP-FLOP)

INF	PUTS	ОИТРИТ	
OCZ	OCZ CLK Dn		Q
L	1	Н	Н
L	†	L	L
L	L	Х	σ_0
Н	X	X	Z

logic diagram





S374LJ 8-BIT D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

TGC100 SERIES

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
		OCZ		0.07		
Ci	Input capacitance	CLK	*	0.30		pF
		All others		0.08		1
Со	C _O Output capacitance			0.08		pF
<u> </u>	Equivalent power		t - t 1 pp	20.3		
C _{pd}	dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	20.3		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Notes 1 and 2), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	CLK	Q		2.3	4.5	
tPHL		<u> </u>		2.5	5.1	ns
^t PZH	OCZ	Q		1.3	2.4	
tPHZ				2.3	4	ns
tPZL	OCZ	Q		1.4	2.6	
tPLZ		u		1.8	3.2	ns
ΔtpLH	A == : :	Q	0.38	0.96	1.9	20/25
Δt_{PHL}	Any	u u	0.32	0.64	1.26	ns/pF

 $^{^{\}S}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

NOTES: 1. These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

2. Enable and delta-enable times are measured using the conditions specified for the IV211LJ.

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

S373LJ 8-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987


SOFTWARE MACRO

- 3-State Outputs Interface with Internal Data Buses Directly
- Buffered Output Enable Simplifies System Design
- Full Parallel Access for Loading
- Use Latches in Parallel for 16-Bit, 32-Bit, 64-Bit Word Widths

description

The S373LJ gate-array software macro implements an 8-bit D-type latch. The macro is designed specifically for interfacing with internal bus lines. The 8-bit length means that testability is simplified when constructing large latches. The eight latches of the S373LJ are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels

logic symbol†



Equivalent to 74373

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

that were set up at the D inputs. The output-control input (OCZ) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. When the outputs are enabled with OCZ low, the logic level at each of the eight outputs is impressed on the data bus. The outputs are disabled by a high logic level at OCZ. The outputs then present a high impedance to the internal bus. The output control does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off. The S373LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
1000111				
AO221LJ	2	8	16	2.24
BU150LJ	3	1	3	1.5
IV110LJ	1	8	8	1.68
IV140LJ	2	2	4	1.6
IV211LJ	2	8	16	3.04
TOTALS		27	47	10.06

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:


Label: S373LJ D1,D2,D3,D4,D5,D6,D7,D8,C,OCZ,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8;

FUNCTION TABLE (EACH LATCH)

IN	PUTS	OUTPUT	
OCZ	С	D	α
L	Н	Н	Н
L	Н	L	L
L	L	×	σ_0
Н	Х	Х	Z

S373LJ 8-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987





S373LJ 8-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, VCC = 5 V, TA = 25 °C

	PARAMETE	R [†]	TEST CONDITIONS	TYP	MAX	UNIT
<u> </u>		С		0.31		
Ci	Input capacitance	All others	7	0.07		pF
Co	Output capacitance			0.08		рF
<u> </u>	Equivalent power		1	10.06		
C _{pd}	dissipation capacita	ance [‡]	$t_r = t_f = 1 \text{ ns}$	10.06		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Notes 1 and 2), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	С	Q		1.8	3.4	
tPHL		u		2.3	4.4	ns
t _{PLH}		Q		1.1	2.1	200
tPHL	D	u		1.6	3.1	ns
tPZH	OCZ	Q		1.4	2.6	
tPZL	002	·		1.5	2.8	ns
tPHZ	ocz	a		3.2	4.2	no
tPHL	002	u u		2.4	3.4	ns
ΔtpLH	A	0	0.38	0.96	1.9	20/25
ΔtpHL	Any	a	0.32	0.64	1.26	ns/pF
ΔtpZH	_	Ω	0.18	0.86	1.76	no/nE
ΔtPZL	D	u u	0.24	0.62	1.26	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTES: 1. These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Acutal performance can be evaluated at post-layout simulation.

2. Enable and delta-enable times are measured using the conditions specified for the IV211LJ.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S375LJ 4-BIT BISTABLE LATCH

D3015, OCTOBER 1987


SOFTWARE MACRO

- Four-Bit Software Latches with Complementary Outputs
- Eliminates Skew and Mismatch of Long Versus Short Data Paths
- Use Latches in Parallel for 8-Bit, 16-Bit, 32-Bit Word Widths

description

The S375LJ gate-array software macro implements a 4-bit bistable latch. The 4-bit length simplifies construction of large registers. Information present at a Dn input is transferred to the Qn output when the CnCm input is high, and the Qn output will follow the data input as long as CnCm remains high. When CnCm goes low, the data (that

logic symbol[†]



Equivalent to 74375

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

was present at the Dn input at the time the transition occurred) is retained at the Qn output until CnCm is taken high. The S375LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
A0221LJ	2	4	8	1.12
IV110LJ	1	4	4	0.84
IV120LJ	1	4	4	1.56
TOTALS		12	16	3.52

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.


When the latch is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S375LJ D1,D2,D3,D4,C1C2,C3C4,Q1,Q1Z,Q2,Q2Z,Q3,Q3Z,Q4,Q4Z;

FUNCTION TABLE (EACH LATCH)

INPUTS		OUTI	PUTS
Dn	CnCm	Qn	QnZ
L	Н	L	Н
Н	Н	Н	L
Х	L	Qn ₀	$\overline{\Omega}n_0$

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation, produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_Δ = 25 °C

	PARAMETER [†]	TEST CONDITIONS	TYP	MAX	UNIT
Ci	Input capacitance		0.07		рF
Cpd	Equivalent power	$t_r = t_f = 1 \text{ ns}$	3.52		pF
Сра	dissipation capacitance [‡]	4 - 4 - 1113	3.32		Pi

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	D	Q		1	1.9	ns
^t PHL		Q		1.4	2.8	115
^t PLH	D	ΩZ		1.1	2.3	nc
^t PHL				0.7	1.3	ns
^t PLH	CnCm	Q		2	4.2	nc
t _{PHL}	CHCIII			1.9	3.2	ns
tPLH	CnCm	QZ		1.6	2.7	200
tPHL	CIICIII	UZ.		1.9	3.2	ns
Δ tpLH	A 201	Q	0.22	0.44	0.84	ns/pF
Δt_{PHL}	Any	Q	0.22	0.32	0.44	ris/pr
Δ tpLH	A D <i>V</i>	QZ	0.58	1.68	3.42	no/nE
Δt _{PHL}	Any	UZ	0.34	0.75	1.5	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

	Clock Drivers/Generator/Oscillators	10
	Flip-Flops/Latches	9
	Gates	8
	Buffers/Drivers	7
	Special Functions	6
	Library Summary	5
	Definitions and Ratings	4
- 12 - 12 - 13 - 13 - 13 - 13 - 13 - 13 - 13 - 13	Mechanical Data	3
	TGC100 Series Data	2
	Introduction	1

CLOCK GENERATOR AND OSCILLATORS FUNCTIONAL INDEX

D3015, OCTOBER 1988

CLOCK DISTRIBUTORS

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
	CKD03LJ	X	For use on TGC103	40	10-3
25-pF Clock Drivers	CKD05LJ	X	For use on TGC105	48	10-4
	CKD08LJ	X	For use on TGC108	64	10-5
	CKD12LJ	Х	For use on TGC112	74	10-6
35-pF Clock Drivers	CKD15LJ	Х	For use on TGC115	82	10-7
	CKD18LJ	X	For use on TGC118	98	10-8

CLOCK GENERATOR

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
Two-Phase Clock Generator	CK120LJ	1X	Non-overlapping for use with scan latches	10	10-9

OSCILLATORS

DESCRIPTION	MACRO NAME	COMMENTS	CELLS USED†	PAGE
Two-Pin Crystal Oscillators	OSI11LJ	55 to 75 MHz	0	10-15
	OSI12LJ	35 to 55 MHz	0	10-17
	OSI13LJ	20 to 35 MHz	0	10-19
	OSI14LJ	1 to to 20 MHz	0	10-21

[†] Two bond pads



NONINVERTING CLOCK DISTRIBUTORS GENERAL INFORMATION

D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

description

The six CKDnnLJs are clock-driver macros designed to drive large numbers of synchronous clock inputs with a minimum amount of skew. Utilizing pre-routed, high-current-density metallization, a unique layout is patterned for each of the six arrays offered in the TGC100 Series.

The CKD03LJ through CKD08LJ can drive up to 25 pF of load capacitance each and the CKD12LJ through CKD18LJ can drive up to 35 pF of load capacitance each in addition to the pre-routed metallization. Assuming a $C_{\rm in}$ of 0.07 pF, up to 350 D-type flip-flop clock inputs can be driven by the CKD03LJ, CKD05LJ, and CKD08LJ clock distribution macros, and up to 500 clock inputs can be driven by the CKD12LJ, CKD15LJ, and CKD18LJ macros. At full loading, clock speeds up to 50 MHz can be achieved.

The CKDxxLJ macro can be driven by an input buffer or a 2-pin oscillator for use as a master clock for the entire chip, or the CKDnnLJ may be driven by a 2X-output internal macro. Up to six CKDnnLJ macros can be used on each gate-array design for implementing functions such as multiple and/or two-phase, nonoverlapping clocks.

When clock distribution macros are used to drive over 150 simultaneously switching flip-flops, and especially at frequencies above 20 MHz, secondary V_{CC} and GND pins are necessary to handle the large currents. When driving 150 or more clock inputs, it is recommended that a secondary GND pin be added. When driving 300 or more clock inputs, it is recommended that 2 secondary GND pins and 1 secondary V_{CC} pin be added. When the CKD12LJ, CKD15LJ, and CKD18LJ are loaded with 450 clock inputs, a third secondary ground pin is recommended. The added secondary power pins reduce the effects of di/dt and IR drop on the IC.

CKD03LJ NONINVERTING CLOCK DISTRIBUTOR

D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CKD03LJ clock distributor provides high-fanout clock drivers with attendant current-handling metal interconnects that can be called as a macro into a design using the TGC103 gate array. When the clock distributor is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CKD03LJ A,CLK;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP N	ИAX	UNIT
VT	Input threshold voltage		2		V
Ci	Input capacitance		0.32		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	18.1		рF

[‡] For supply current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	^	V	1.21	1.94	3.05	ns
t _{PHL}	1 ^	1	1.19	1.95	3.12	115
ΔtpLH	^	V	13	23	37	nc/nE
ΔtPHL	^	1	14	25	42	ps/pF

 $[\]S$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

CKD05LJ NONINVERTING CLOCK DISTRIBUTOR


D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	Н

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CKD05LJ clock distributor provides high-fanout clock drivers with attendant current-handling metal interconnects that can be called as a macro into a design using the TGC105 gate array. When the clock distributor is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CKD05LJ A,CLK;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		٧
Ci	Input capacitance		0.32		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	24.1		pF

[‡] For supply current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Λ	_	1.32	2.18	3.44	ns
^t PHL	· A	'	1.33	2.21	3.55	113
ΔtpLH	٨	V .	11	18	30	ps/pF
ΔtpHL	^	ľ	12	21	35	ps/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

CKD08LJ NONINVERTING CLOCK DISTRIBUTOR

D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CKD08LJ clock distributor provides high-fanout clock drivers with attendant current-handling metal interconnects that can be called as a macro into a design using the TGC108 gate array. When the clock distributor is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CKD08LJ A,CLK;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		V
Ci	Input capacitance		0.32		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	31.6		pF

[‡] For supply current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	^	V	1.41	2.3	3.64	ne
t _{PHL}	^	1.35	2.29	3.7	ns	
ΔtpLH	٨	V	8	14	23	ps/pF
ΔtpHL	A	1	9	16	26	hs/hr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

CKD12LJ NONINVERTING CLOCK DISTRIBUTOR

D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

FUNCTION TABLE

INPUT	OUTPUT
Α	Υ
L	L
Н	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CKD12LJ clock distributor provides high-fanout clock drivers with attendant current-handling metal interconnects that can be called as a macro into a design using the TGC112 gate array. When the clock distributor is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CKD12LJ A.CLK:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		V
Ci	Input capacitance		0.32		pF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	36.6		pF

[‡] For supply current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	۸		1.45	2.36	3.75	ns
^t PHL	^	'	1.45	2.41	3.87	115
ΔtpLH	۸	V	7	13	21	nc/nE
ΔtpHL	A	T T	8	14	24	ps/pF

 $[\]S$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

10-6

CKD15LJ NONINVERTING CLOCK DISTRIBUTOR


D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	Н

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CKD15LJ clock distributor provides high-fanout clock drivers with attendant current-handling metal interconnects that can be called as a macro into a design using the TGC115 gate array. When the clock distributor is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CKD15LJ A,CLK:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		٧
Ci	Input capacitance		0.32	!	pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	40.8		рF

[‡] For supply current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	٨	Υ	1.48 .	2.45	3.88	ns
^t PHL	A		1.48	2.5	4.03	
ΔtplH	٨	Y	7	11	19	ps/pF
ΔtpHL	^		7	13	21	ps/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

CKD18LJ NONINVERTING CLOCK DISTRIBUTOR


D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACROS

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CKD18LJ clock distributor provides high-fanout clock drivers with attendant current-handling metal interconnects that can be called as a macro into a design using the TGC118 gate array. When the clock distributor is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CKD18LJ A.CLK:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2.3		٧
Ci	Input capacitance		0.32		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	40.8		pF

[‡] For supply current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	٨	Υ	1.48	2.45	3.88	ns
t _{PHL}	^		1.48	2.5	4.03	113
ΔtpLH	٨	Υ	7	11	19	ps/pF
Δt _{PHL}	^		7	13	21	ps/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

CK120LJ CLOCK GENERATOR WITH NONOVERLAPPING TWO-PHASE OUTPUTS


D3015, OCTOBER 1988

INTERNAL CLOCK DISTRIBUTION MACRO

FUNCTION TABLE

INPUT	OUTPUTS			
Α	CLK CLKZ			
L	L	Н		
Н	Н	L		

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The CK120LJ clock generator provides two-phase nonoverlapping clock inputs from a single clock input. The generator can be used with the dual clocks needed to strobe the TDXXXLJ scan latches. When the clock generator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: CK120LJ A,CLK,CLKZ:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage		2		V
Ci	Input capacitance		0.07		рF
Cpd	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	4.8		pF

[‡] For supply current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Α	CLK	1.94	5.64	11.65	ns
t _{PHL}		OLK	0.71	1.83	3.82	113
^t PLH	A	CLKZ	2.09	6.05	12.69	ns
[†] PHL			0.5	1.23	2.39	115
ΔtplH	A	CLK	0.19	0.55	1.12	ps/pF
Δt _{PHL}		CLK	0.15	0.33	0.62	ha/hr
ΔtpLH	A	CL K7	0.19	0.55	1.14	ns/pF
ΔtpHL		CLKZ	0.14	0.31	0.61	Π5/μΓ

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



CK120LJ CLOCK GENERATOR WITH NONOVERLAPPING TWO-PHASE OUTPUTS

D3015, OCTOBER 1988




FIGURE 1. A TO CLK OR CLKZ TIMING DIAGRAM

OSCILLATORS GENERAL INFORMATION

D3015, OCTOBER 1988

OSCILLATOR INPUT MACRO CELLS

- Crystal-Controlled Oscillator for Generating On-Chip Clock Signals
- Specified for Operation Over V_{CC} Range of 4.5 V to 5.5 V
- Dependable Texas Instruments Quality and Reliability

OSCILLATOR FUNCTIONAL INDEX

MACRO NAME	FREQUENCY RANGE (MHz)	CRYSTAL TYPE	PAGE
OSI11LJ	55 to 75	3rd Overtone	10-15
OSI12LJ	35 to 55	3rd Overtone	10-17
OSI13LJ	20 to 35	3rd Overtone	10-19
OSI14LJ	1 to 20	Fundamental	10-21

description

These four input macros are two-pin crystal oscillators designed for use with an external series- or parallel-resonant crystal and feedback resistor. On-chip frequencies from 1 to 75 MHz can be generated.


DESIGN CONSIDERATIONS

series- or parallel-mode crystal operation

A series- or parallel-mode crystal can be used, but a parallel-mode crystal should be used if frequency accuracy is important. Series- and parallel-mode crystals are identical except that the frequency of a series-mode crystal is set at the series-resonant, low-impedance frequency of operation. Parallel-mode crystals are tuned with a load capacitor in series that causes them to be tuned for operation between the series resonant frequency and the antiresonant, high-impedance frequency. The value of the load capacitor is specified to be typically 12 pF to 32 pF. This load capacitance value should be equal to the equivalent capacitance between the pins of the oscillator to which the crystal is connected. If accurate frequency of operation is desired, either the input or output capacitance can be set to produce the correct frequency with a given crystal or the crystal manufacturer can make a crystal that will operate at the correct frequency with the existing capacitance.

third-overtone frequency operation

The capacitance loading the input and output should be larger at lower frequencies and smaller at higher frequencies to provide gain sufficient for third-overtone oscillation yet insufficient for oscillation at unwanted frequencies. Third-overtone-frequency operation is achieved by adding an external LC circuit consisting of an inductor to ground through a capacitor. (See Figure 1.) The output pin capacitance and the inductor-capacitor combination form a tank circuit. The tank values are chosen so that its resonant frequency is at the second overtone frequency of the third-overtone crystal. This produces a phase shift that prevents oscillation at the fundamental frequency. Smaller values of output capacitance are used at higher frequencies to provide sufficient gain for oscillation.



† C_{in} and C_{out} are the total capacitance of the circuit board and components, excluding the integrated circuit.

FIGURE 1. OVERTONE FREQUENCY OPERATION OF OSI11LJ, OSI12LJ, OR OSI13LJ

Insufficient capacitance may produce oscillation at the fifth overtone. It is important to operate with as little capacitance as practical by loading the crystal at third-overtone frequencies to keep the crystal drive level low. Operation at 15 pF or less equivalent load capacitance allows the crystal to behave more as an inductor. High drive level can cause excessive frequency drift and possible crystal failure.

Good design practices include:

- Placing the oscillator pins in the least "noisy" area of the package pins.
- Placing the oscillator on two adjacent pin locations.
- Placing the oscillator between a V_{CC} and ground pin utilizing primary or secondary power pin locations.
- Placing large outputs, especially those operating at data rates near the oscillator frequency, away from the oscillator pins.

OSCILLATORS GENERAL INFORMATION

D3015, OCTOBER 1988

trial values recommended for third-overtone operation

OSI11LJ (See Figure 1)

3rd-overtone frequency	L _{tank}	C _{gnd}	C _{in} †	C _{out} †	R _{bias}
75 MHz	0.47 μΗ	1000 pF	10 pF	10 pF	90 kΩ
64 MHz	0.68 µ H	1000 pF	10 pF	10 pF	90 kΩ
55 MHz	1 μΗ	1000 pF	10 pF	10 pF	90 kΩ

OSI2LJ (See Figure 1)

3rd-overtone frequency	L _{tank}	Cgnd	C _{in} †	C _{out} †	R _{bias}
55 MHz	1 μΗ	1000 pF	10 pF	10 pF	90 kΩ
48 MHz	1.5 µH	1000 pF	10 pF	10 pF	90 kΩ
35 MHz	2.2 μΗ	1000 pF	10 pF	10 pF	90 kΩ

OSI3LJ (See Figure 1)

3rd-overtone frequency	L _{tank}	C _{gnd}	C _{in} †	C _{out} †	R _{bias}
35 MHz	2.2 µH	1000 pF	10 pF	10 pF	90 kΩ
28 MHz	3.3 µH	1000 pF	10 pF	10 pF	90 kΩ
20 MHz	N/A	N/A	27 pF	27 pF	90 kΩ

[†]C_{in} and C_{out} are the total capacitance of the circuit board and components, excluding the integrated circuit.

trial values recommended for fundamental operation

OSI14LJ (See Figure 2)

FUNDAMENTAL	REXT	R _{ext}
FREQUENCY	$(C_{in}^{\dagger} = C_{out}^{\dagger} = 30 \text{ pF})$	$C_{in}^{\dagger} = C_{out}^{\dagger} = 64 \text{ pF}$
20 MHz	0	0
16 MHz	220 Ω	0
12 MHz	470 Ω	220 Ω
8 MHz	1 kΩ	470 Ω
4 MHz	3.3 kΩ	1.5 kΩ
3 MHz	$6.8~\mathrm{k}\Omega$	3.3 kΩ
2 MHz	10 kΩ	4.7 kΩ
1 MHz	33 kΩ	15 kΩ




FIGURE 2. FUNDAMENTAL FREQUENCY OPERATION OF OSI14LJ

[†] C_{in} and C_{Out} are the total capacitance of the circuit board and components, excluding the integrated circuit. Typical values range from 10 pF to 64 pF. For operation at lower frequencies, increase the size of C_{Out} and/or add a series resistor between XO and C_{Out}.


OSI11LJ 55- TO 75-MHz CRYSTAL-CONTROLLED OSCILLATOR WITH 8X DRIVE

D3015, OCTOBER 1988

OSCILLATOR INPUT MACRO

- Crystal-Controlled Oscillator for Generating On-Chip Clock Signals from 55 to 75 MHz
- Specified for Operation Over V_{CC} Range of 4.5 V to 5.5 V
- Dependable Texas Instruments Quality and Reliability

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The OSI11LJ is a two-pin crystal oscillator designed for use with an external series- or parallel-resonant crystal and feedback resistor. As a third-harmonic, crystal-controlled oscillator, on-chip frequencies from 55 to 75 MHz can be generated. When the oscillator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OSI11LJ XI.XO.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT	
٧T	Input threshold voltage			2.5		V
Icc	Supply current		f _{OSC} = 64 MHz	12		mA
Ci	Input capacitance	XI		3.79		рF
Co	Output capacitance	XO		6.92		рF
	Equivalent power		f _{OSC} = 1 MHz,	10.9		~_
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	10.9		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

•	•		· -				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	ΧI	V		1.42	2.52	4.2	ns
[†] PHL	۸۱	1		1.14	2.33	4.04	1115
ΔtpLH	XI	VI V		40	160	350	no/nE
ΔtpHL	A1	T T		60	160	340	ps/pF

DESIGN CONSIDERATIONS

series- or parallel-mode crystal operation

A series- or parallel-mode crystal can be used. See oscillators general information for more detailed information on the selection of crystals.

third-overtone frequency operation

For detailed design considerations, including a schematic of the external component hookup, see the oscillators general information.

trial values recommended for third-overtone operation

OSI11LJ

3rd-overtone frequency	L _{tank}	C _{gnd}	c _{in} †	C _{out} †	R _{bias}
55 MHz	1 μΗ	1000 pF	10 pF	10 pF	90 kΩ
64 MHz	0.68 μH	1000 pF	10 pF	10 pF	90 kΩ
75 MHz	0.47 μH	1000 pF	10 pF	10 pF	90 kΩ

[†] Cin and Cout are the total capacitance of the circuit board and components, excluding the integrated circuit.

Good design practices include:

- Placing the oscillator pins in the least "noisy" area of the package pins.
- Placing the oscillator on two adjacent pin locations.
- Placing the oscillator between a V_{CC} and ground pin utilizing primary or secondary power pin locations.
- Placing large outputs, especially those operating at data rates near the oscillator frequency, away from the oscillator pins.


OSI12LJ 35- TO 55-MHz CRYSTAL-CONTROLLED OSCILLATOR WITH 4X DRIVE

D3015, OCTOBER 1988

OSCILLATOR INPUT MACRO

- Crystal-Controlled Oscillator for Generating On-Chip Clock Signals from 35 to 55 MHz
- Specified for Operation Over V_{CC} Range of 4.5 V to 5.5 V
- Dependable Texas Instruments Quality and Reliability

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The OSI12LJ is a two-pin crystal oscillator designed for use with an external series- or parallel-resonant crystal and feedback resistor. As a third-harmonic, crystal-controlled oscillator, on-chip frequencies from 35 to 55 MHz can be generated. When the oscillator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OSI12LJ XI,XO,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT	
٧T	Input threshold voltage			2.5		V
ICC	Supply current		f _{OSC} = 48 MHz	6.77		mA
Ci	Input capacitance	XI		3.79		рF
Со	Output capacitance	XO		6.89		pF
<u> </u>	Equivalent power		f _{OSC} = 1 MHz,	10.3		nE
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	10.3		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	ΧI	XI Y		1.3	2.37	3.99	ne
tPHL				1.05	2.19	3.87	ns
ΔtpLH	ΧI	VI V		60	170	370	ps/pF
ΔtpHL		T		70	180	350	ps/pr

OSI12LJ 35-TO 55-MHz CRYSTAL-CONTROLLED OSCILLATOR WITH 4X DRIVE

D3015, OCTOBER 1988

DESIGN CONSIDERATIONS

series- or parallel-mode crystal operation

A series- or parallel-mode crystal can be used. See oscillators general information for more detailed information on the selection of crystals.

third-overtone frequency operation

For detailed design considerations, including a schematic of the external component hookup, see the oscillators general information.

trial values recommended for third-overtone operation

OSI12LJ

3rd-overtone frequency	L _{tank}	C _{gnd}	c _{in} †	C _{out} †	R _{bias}
35 MHz	2.2 μΗ	1000 pF	10 pF	10 pF	90 kΩ
48 MHz	1.5 μΗ	1000 pF	10 pF	10 pF	90 kΩ
55 MHz	1 μΗ	1000 pF	10 pF	10 pF	90 kΩ

 $^{^\}dagger$ C_{in} and C_{out} are the total capacitance of the circuit board and components, excluding the integrated circuit.

Good design practices include:

- Placing the oscillator pins in the least "noisy" area of the package pins.
- Placing the oscillator on two adjacent pin locations.
- Placing the oscillator between a V_{CC} and ground pin utilizing primary or secondary power pin locations.
- Placing large outputs, especially those operating at data rates near the oscillator frequency, away from the oscillator pins.




OSI13LJ 20- TO 35-MHz CRYSTAL-CONTROLLED OSCILLATOR WITH 2X DRIVE

D3015, OCTOBER 1988

OSCILLATOR INPUT MACRO

- Crystal-Controlled Oscillator for Generating On-Chip Clock Signals from 20 to 35 MHz
- Specified for Operation Over V_{CC} Range of 4.5 V to 5.5 V
- Dependable Texas Instruments Quality and Reliability

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The OSI13LJ is a two-pin crystal oscillator designed for use with an external series- or parallel-resonant crystal and feedback resistor. As a third-harmonic, crystal-controlled oscillator, on-chip frequencies from 20 to 35 MHz can be generated. When the oscillator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OSI13LJ XI,XO,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2.5		V
Icc	Supply voltage		f _{osc} = 32 MHz	3.28		mA
Ci	Input capacitance	XI		3.79		рF
Co	Output capacitance	XO		6.98		pF
<u> </u>	Equivalent power	-	f _{OSC} = 1 MHz,	10.2		pF
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	10.2		þΓ

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	ΧI	Y	V		1.25	2.29	3.89	ns
t _{PHL}	XI	1		1	2.13	3.78	113	
ΔtpLH	ΧI	VI V		70	180	370	ps/pF	
ΔtPHL	^I			80	180	350	ha/hr	

TEXAS V

DESIGN CONSIDERATIONS

series- or parallel-mode crystal operation

A series- or parallel-mode crystal can be used. See oscillators general information for more detailed information on the selection of crystals.

third-overtone frequency operation

For detailed design considerations, including a schematic of the external component hookup, see the oscillators general information.

trial values recommended for third-overtone operation

3rd-overtone frequency	L _{tank}	C _{gnd}	C _{in} †	C _{out} †	R _{bias}
20 MHz	N/A	N/A	27 pF	27 pF	90 kΩ
28 MHz	3.3 μΗ	1000 pF	10 pF	10 pF	90 kΩ
35 MHz	2.2 μΗ	1000 pF	10 pF	10 pF	90 kΩ

TCin and Cout are the total capacitance of the circuit board and components, excluding the integrated circuit.

Good design practices include:

- Placing the oscillator pins in the least "noisy" area of the package pins.
- Placing the oscillator on two adjacent pin locations.
- Placing the oscillator between a V_{CC} and ground pin utilizing primary or secondary power pin locations.
- Placing large outputs, especially those operating at data rates near the oscillator frequency, away from the oscillator pins.




OSI14LJ 1- TO 20- MHz CRYSTAL-CONTROLLED OSCILLATOR

D3015, AUGUST 1988

OSCILLATOR INPUT MACRO

- Crystal-Controlled Oscillator for On-Chip Clock Signals of 1 to 20 MHz
- Specified for Operation Over V_{CC} Range of 4.5 V to 5.5 V
- Dependable Texas Instruments Quality and Reliability



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

description

The OSI14LJ is a two-pin crystal oscillator designed for use with an external series- or parallel-resonant fundamental crystal and feedback resistor. On-chip frequencies from 1 to 20 MHz can be generated. When the oscillator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OSI14LJ XI,XO,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltage			2.5		٧
Icc	Supply voltage		f _{OSC} = 16 MHz	2.18	_	mA
Ci	Input capacitance	XI		3.79		рF
Co	Output capacitance	XO		6.9		pF
C .	Equivalent power		$f_{OSC} = 1 MHz,$	10.1		ςE
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	10.1		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
[†] PLH	ΧI	V	′ C _L = 0	1.24	2.27	3.88	ns
t _{PHL}	NI NI	Y		0.99	2.11	3.76	115
ΔtpLH	VI	VI V		0.07	0.19	0.37	ps/pF
ΔtpHL		T .		0.08	0.19	0.35	hs/hr

D3015, AUGUST 1988

DESIGN CONSIDERATIONS

series- or parallel-mode crystal operation

A series- or parallel-mode crystal can be used. See oscillators general information for more detailed information on the selection of crystals.

fundamental frequency operation

For detailed design considerations, including a schematic of the external component hookup, see the oscillators general information.

trial values recommended for fundamental operation

Fundamental frequency	C _{in} †	C _{out} †	R _{bias}
16 MHz	32 pF	32 pF	90 kΩ

[†] C_{in} and C_{out} are the total capacitance of the circuit board and components, excluding the integrated circuit. Typical values range from 10 pF to 64 pF. For operation at lower frequencies, increase the size of C_{out} and/or add a series resistor between XO and C_{out}.

Good design practices include:

- Placing the oscillator pins in the least "noisy" area of the package pins.
- Placing the oscillator on two adjacent pin locations.
- Placing the oscillator between a V_{CC} and ground pin utilizing primary or secondary power pin locations.
- Placing large outputs, especially those operating at data rates near the oscillator frequency, away from the oscillator pins.



Input Buffers	11
Bidirectional Input/Output Buffers	12
Output Buffers	13
Arithmetic Functions and Comparators	14
Counters	15
Demultiplexers	16
Multiplexers	17
Registers	18
Register Files	19

D3015. OCTOBER 1987-REVISED OCTOBER 1988

EXTERNAL INPUT MACRO

Input buffers incorporate circuit elements that are designed to actively bypass electrostatic discharges. Guard-ring structures are employed to provide current-management techniques that allow the buffer to recover from exposure to high currents of up to 400 mA, thereby negating most common sources that can produce a latch-up condition.

The following input functions are available in the TGC100 Series Data.

NAME	DESCRIPTION	PAGE	
IPI00LJ	CMOS-COMPATIBLE INVERTING INPUT BUFFER	11-3	
IPI01LJ	CMOS-COMPATIBLE INPUT BUFFER	11-4	
IPI04LJ	TTL-COMPATIBLE INPUT BUFFER	11-5	
IPIO6LJ	CMOS-COMPATIBLE INVERTING	11-6	
IPIUBLJ	SCHMITT-TRIGGER INPUT BUFFER	11-0	
IPI09LJ	TTL-COMPATIBLE INPUT BUFFER WITH HYSTERESIS	11-8	
IPL01LJ	CMOS-COMPATIBLE INPUT BUFFER	11-9	
	WITH 70-μA PULL-UP SOURCE	11-9	
IPLO4LJ	TTL-COMPATIBLE INPUT BUFFER	11.10	
	WITH 70-μA PULL-UP SOURCE	11-10	
IPU01LJ	CMOS-COMPATIBLE INPUT BUFFER	11-11	
	WITH 70-μA PULL-DOWN SOURCE		
IPU04LJ	TTL-COMPATIBLE INPUT BUFFER	11.10	
	WITH 70-μA PULL-DOWN SOURCE	11-12	

IPIOOLJ CMOS-COMPATIBLE INVERTING INPUT BUFFER


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	Н
н	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: $Y = \overline{A}$

description

The IPI00LJ is an inverting input buffer that interfaces CMOS input voltage levels to CMOS internal-gate voltage levels. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPIOOLJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER‡		TEST CONDITIONS	TYP§	MAX	UNIT
٧T	Input threshold voltage		2.5		V
11	Input current	V _I = V _{CC} or 0		± 1	μА
Ci	Intrinsic input capacitance¶		3.79		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	2.63		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	А		0.37	0.95	1.64	no
^t PHL		^ '	0.64	1.13	1.87	ns
Δ t $_{PLH}$	А	` _	0.11	0.18	0.38	ns/pF
Δt_{PHL}		'	0.08	0.16	0.25	11S/PF

[‡]For Supply Current, I_{CC}, see the TGC100 Series Data.

Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.



[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IPI01LJ CMOS-COMPATIBLE INPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPI01LJ is an input buffer that interfaces CMOS input voltage levels to CMOS internal-gate voltage levels. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPI01LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	TYP§	MAX	UNIT
VT	Input threshold voltage		2.5		V
lj.	Input current	V _I = V _{CC} or 0		± 1	μΑ
Ci	Intrinsic input capacitance¶		3.79		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	1.8		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	А	A Y	0.74	1.1	1.63	ns
^t PHL			0.29	0.77	1.36	1113
Δ tpLH	Α	V	0.09	0.2	0.39	ns/pF
ΔtpHL	_ ^	,	0.11	0.17	0.27	1 113/PF

[‡]For Supply Current, I_{CC}, see the TGC100 Series Data.

Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.



[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IPIO4LJ TTL-COMPATIBLE INPUT BUFFER

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPI04LJ is an input buffer that interfaces TTL input voltage levels to CMOS internalgate voltage levels. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPIO4LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	TYP§	MAX	UNIT
VT	Input threshold voltage		1.3		V
l _l	Input current	VI = VCC or 0		± 1	μΑ
Ci	Intrinsic input capacitance		3.79		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns	2.18		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	А	Y	0.95	1.62	2.39	ne
^t PHL			0.14	1.22	2.82	ns
$\Delta t_{\sf PLH}$	А	A V	0.1	0.2	0.39	ns/pF
ΔtpHL		1	0.08	0.26	0.62	пъ/рг

[‡]For Supply Current, ICC, see the TGC100 Series Data.



[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.

IPI06LJ CMOS-COMPATIBLE INVERTING SCHMITT-TRIGGER INPUT BUFFER


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	Н
Н	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984

POSITIVE LOGIC EQUATION: $Y = \overline{A}$

description

The IPI06LJ is an inverting input buffer that interfaces CMOS Schmitt-trigger input voltage levels to CMOS internal-gate voltage levels. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPIO6LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Positive-going			3.35	3.85	V
V _{T+}	threshold level			3.30	3.65	\ \ \
\/_	Negative-going		0.9	1.65		V
V _T _	threshold level		0.9	1.03		\ \ \
V _{hys}	Hysteresis (V _{T+} - V _{T-})			1.7		V
11	Input current	VI = VCC or 0			± 1	μΑ
Ci	Intrinsic input capacitance (3.79		pF
C _{pd}	Equivalent power dissipation capacitance	t _r = t _f = 1 ns		2.04		pF

[‡]For Supply Current, I_{CC}, see the TGC100 Series Data.



[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.

IPI06LJ CMOS-COMPATIBLE INVERTING SCHMITT-TRIGGER INPUT BUFFER

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
^t PLH	А		1.67	2.22	2.8	ns
^t PHL		,	1.73	2.31	3.05	115
Δ tPLH	^		0.49	0.81	1.48	ns/pF
Δt_{PHL}	A	,	0.55	0.92	1.7	ПБ/РГ

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IPI09LJ TTL-COMPATIBLE INPUT BUFFER WITH HYSTERESIS

D3015, OCTOBER 1988

INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
L	L
Н	Н

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPI09LJ is an input buffer with hysteresis that interfaces TTL input levels to CMOS internal voltage levels. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPI09LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
VT+	Positive-going threshold level			1.67	2	٧
V _T _	Negative-going threshold level		0.8	1.23		٧
V _{hys}	Hysteresis (V _{T+} - V _{T-})			0.44		٧
11	Input current	$V_1 = V_{CC} \text{ or } 0$			±1	μΑ
Ci	Intrinsic input capacitance¶			3.79		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		2.15		рF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	А		1.04	1.74	2.59	ns
t _{PHL}			1.24	2.71	5.27	113
ΔtpLH	А	V	0.13	0.24	0.45	ns/pF
ΔtpHL		. "	0.19	0.44	0.83	ns/pr

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

Total input capacitance is dependent on the package type and is equal to the sum of package capacitance and intrinsic input capacitance.

IPL01LJ CMOS-COMPATIBLE INPUT BUFFER WITH 70-µA PULL-UP SOURCE

D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
L	L
Н	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPL01LJ is an input buffer that interfaces CMOS input voltage levels to CMOS internal-gate voltage levels. A 70-µA pull-up current source terminates the input pad to V_{CC}. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IP01LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	TYP§	MAX	UNIT
VT	Input threshold voltage		2.5		V
1.	Input current	$V_I = V_{CC}$		±1	
η	input current	V _I = 0	-70		μΑ
Ci	Intrinsic input capacitance¶		3.79		рF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.82		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	А	V	0.75	1.15	1.71	ns
t _{PHL}			0.35	0.82	1.45	113
ΔtpLH	^	V	0.1	0.19	0.36	ns/pF
ΔtpHL	^		0.09	0.18	0.24	i iis/pr

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

[¶] Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.



[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IPL04LJ TTL-COMPATIBLE INPUT BUFFER WITH 70-μA PULL-UP SOURCE

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

1	INPUT	OUTPUT
	Α	Y
-	L	L
	Н	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPLO4LJ is an input buffer that interfaces TTL input voltage levels to CMOS internal-gate voltage levels. A $70-\mu\text{A}$ pull-up current source terminates the input pad to VCC. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPL04LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	TYP§	MAX	UNIT
VT	Input threshold voltage		1.3		V
I. Innit arread		VI = VCC		±1	
11	Input current	V _I = 0	-70		μΑ
Ci	Intrinsic input capacitance¶		3.79		pF
C _{pd}	Equivalent power dissipation capacitance	$t_{f} = t_{f} = 1 \text{ ns}$	2.31		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A	V	0.93	1.66	2.44	ns
[†] PHL		^	0.13	1.23	2.84	115
ΔtpLH	^	V	0.1	0.19	0.39	ns/pF
ΔtPHL	^	'	0.12	0.26	0.62	ns/pr

[‡] For Supply Current, ICC, see the TGC100 Series Data.

TEXAS INSTRUMENTS

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.

IPUN11. **CMOS-COMPATIBLE INPUT BUFFER** WITH 70-µA PULL-DOWN SOURCE

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

Γ	INPUT	OUTPUT
	A	Y
Γ	L	L
	Н	Н

logic symbol †



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPU01LJ is an input buffer that interfaces CMOS input voltage levels to CMOS internalgate voltage levels. A 70-µA pull-down current source terminates the input pad to GND. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPU01LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended operating ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	TYP\$	MAX	UNIT
VT	Input threshold voltage		2.5		V
1.	Innut ourrent	VI = VCC	70		μΑ
'1	Input current	V _I = 0		±1	
Ci	Intrinsic input capacitance¶		3.79		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.82		рF

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted), $C_{L} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A	V	0.76	1.16	1.7	ns
t _{PHL}		1	0.31	0.8	1.4	115
∆tpLH	۸	V	0.1	0.19	0.36	ns/pF
ΔtpHL	^	1	0.08	0.14	0.25	па/рг

[‡] For Supply Current, ICC, see the TGC100 Series Data.

 $[\]P$ Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.



[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IPU04LJ TTL-COMPATIBLE INPUT BUFFER WITH 70-µA PULL-DOWN SOURCE


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL INPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Υ
L	L
Н	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The IPU04LJ is an input buffer that interfaces TTL input voltage levels to CMOS internal-gate voltage levels. A 70- μ A pull-down current source terminates the input pad to VCC. When the input buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IPU04LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	TYP§	MAX	UNIT
VT	Input threshold voltage		1.3		V
1, 1,	Input ourrent	V _I = V _{CC}	70		
	Input current	$V_I = 0$		±1	μΑ
Ci	Intrinsic input capacitance¶		3.79		pF
C _{pd}	Equivalent power dissipation capacitance	$t_{\Gamma} = t_{f} = 1 \text{ ns}$	2.31		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	А	V .	0.99	1.68	2.47	ns
t _{PHL}		^	0.13	1.29	3.01	115
ΔtpLH	٨	· v	0.09	0.19	0.37	ns/pF
Δ t $_{PHL}$	^	1	0.11	0.26	0.64	пъ/рг

For Suppply Current, ICC, see the TGC100 Series Data.

Texas VI

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Total input capacitance is dependent on the package and is equal to the sum of package capacitance and intrinsic input capacitance.

	Input Buffers	11
	Bidirectional Input/Output Buffers	12
	Output Buffers	13
	Arithmetic Functions and Comparators	14
100 p	Counters	15
	Demultiplexers	16
Park Park	Multiplexers	17
	Registers	18
	Register Files	19

BIDIRECTIONAL INPUT/OUTPUT BUFFERS GENERAL INFORMATION

D3015, OCTOBER 1987

EXTERNAL BIDIRECTIONAL I/O MACROS

The TGC100 Series 1- μ m CMOS Gate Arrays provide the custom IC designer with a wide selection of bidirectional I/Os featuring both CMOS- and TTL-compatible outputs. Each output is characterized for driving either CMOS loads or TTL loads. For each output offered, both a CMOS and a TTL threshold input buffer version are available with the additional choice of either an active pull-up or pull-down terminator. Additionally, for each output offered, the designer can select from I/Os minimizing delay time or from I/Os incorporating di/dt circuitry designed to reduce the effects of impedance mismatch.

TGC100 Series I/Os are designed to actively bypass electrostatic discharges. Guard-ring structures are employed that provide current management techniques for the buffer to recover from exposure to high currents of up to 400 mA thereby negating most common sources that can produce a latch-up condition.

These bidirectional I/Os are designed to provide low-impedance drive levels for both the high-and low-logic-level states. As a result, passive resistance has been omitted in series with the output transistors. Shorting a high-level output to ground or a low-level output to VCC will cause current flow in excess of that recommended for normal operation; therefore, it is recommended that outputs not be shorted directly to ground or VCC.

The dynamic-drive capability of the outputs is specified by the change in propagation delay time parameters included with the switching characteristics. The change in propagation delay times provides a means for making direct comparisons of the various output responses to changes in capacitive loading.

MACRO SELECTION TABLE

MACRO NAME	OUTPUT CURRENT (SINK AND SOURCE) (mA)	di/dt CIRCUITRY	I/O TERMINATION	INPUT THRESHOLD	PAGE NUMBERS
IOI21LJ	2	NO	NONE	CMOS	12-3
IOI24LJ	2	NO	NONE	TTL	12-6
IOI41LJ	4	NO	NONE	CMOS	12-9
IOI44LJ	4	NO	NONE	TTL	12-12
IOI81LJ	8	NO	NONE	CMOS	12-15
IOI84LJ	8	NO	NONE	TTL	12-18
IOK21LJ	2	YES	NONE	CMOS	12-21
IOK24LJ	2	YES	NONE	TTL	12-24
IOK41LJ	4	YES	NONE	CMOS	12-27
IOK44LJ	4	YES	NONE	TTL	12-30
IOK81LJ	8	YES	NONE	CMOS	12-33
IOK84LJ	8	YES	NONE	TTL	12-36

Texas VI

Copyright © 1987, Texas Instruments Incorporated

MACRO SELECTION TABLE (Continued)

MACRO NAME	OUTPUT CURRENT (SINK AND SOURCE) (mA)	di/dt CIRCUITRY	I/O TERMINATION	INPUT THRESHOLD	PAGE NUMBERS
IOL21LJ	2	NO	PULLUP	CMOS	12-39
IOL24LJ	2	NO	PULLUP	TTL	12-42
IOL41LJ	4	NO	PULLUP	CMOS	12-45
IOL44LJ	4	NO	PULLUP	TTL	12-48
IOL81LJ	8	NO	PULLUP	CMOS	12-51
IOL84LJ	8	NO	PULLUP	TTL	12-54
ION21LJ	2	YES	PULLUP	CMOS	12-57
ION24LJ	2	YES	PULLUP	TTL	12-60
ION41LJ	4	YES	PULLUP	CMOS	12-63
ION44LJ	4	YES	PULLUP	TTL	12-66
ION81LJ	8	YES	PULLUP	CMOS	12-69
ION84LJ	8	YES	PULLUP	TTL	12-72
IOU21LJ	2	NO	PULLDOWN	CMOS	12-75
IOU24LJ	2	NO	PULLDOWN	TTL	12-78
IOU41LJ	4	NO	PULLDOWN	CMOS	12-81
IOU44LJ	4	NO	PULLDOWN	TTL	12-84
IOU81LJ	8	NO	PULLDOWN	CMOS	12-87
IOU84LJ	8	NO	PULLDOWN	TTL	12-90
IOW21LJ	2	YES	PULLDOWN	CMOS	12-93
IOW24LJ	2	YES	PULLDOWN	TTL	12-96
IOW41LJ	4	YES	PULLDOWN	CMOS	12-99
IOW44LJ	4	YES	PULLDOWN	TTL	12-102
IOW81LJ	8	YES	PULLDOWN	CMOS	12-105
IOW84LJ	8	YES	PULLDOWN	TTL	12-108

notes

The following notes apply to the electrical characteristics tables of all TGC100 Series Input/Output Macros:

NOTE 1: These limits apply when all other external outputs are open.



[‡]For Supply Current, I_{CC}, see the TGC100 Series Data.

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Total input capacitance is dependent on the package type and is equal to the sum of package capacitance and intrinsic input capacitance.

IOI21LJ 2-ma 3-state I/O Buffer With CMOS Input and CMOS/TTL Output


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
н	L	Н	н	Н
X	Н	L	Z	L
х	Н	Н	z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOI21LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOI21LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP⁵	MAX	UNIT
VT	Input threshold	A,GZ			2.2		V
V T	voltage	Y1			2.5		·
Vou	VOH High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7			V
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.	1		
Vai	Voi Low-level output voltage		I _{OL} = 2 mA			0.5	V
VOL	Low-level output v	oitage	$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		рF
		Y1¶			7.1		
<u> </u>	C _{pd} Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$		11.5		pF
□ Cpd			ιτ _Γ = ιτ _Γ = 1 115		11.5		Pr

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

C_L = 15 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	Á	<u>,</u>	Y1		1.03	2.56	5.33	
tPHL		Y 1	R _L = ∞	3.15	6.72	12.41	ns	
^t PZH	GZ	67	Y1	$R_L = 1 k\Omega$ to GND	1.02	3	6.55	
tPZL		"	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.31	7.40	14.55	ns	

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	_	Y1	R _I = ∞	1.99	5.31	11.18	
tPHĹ	Α	Y 1	n[= ω	7.02	14.19	25.23	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	1.98	5.86	12.91	
^t PZL		GZ Y1	Y 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	7.37	15.84	30.53
tpHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.47	1.17	2.28	
^t PLZ		"	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.27	0.52	0.81	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$\Delta t_{\sf PLH}$	A	Y1		0.03	0.08	0.17	ns/pF
Δt_{PHL}		1 1		0.11	0.21	0.37	пѕ/рг
ΔtpZH	GZ	Y1		0.03	0.08	0.18	20/2E
ΔtpZL		Y 1		0.12	0.24	0.46	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOI21LJ 2-mA 3-STATE I/O BUFFER WITH CMOS INPUT AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.82	4.29	8.31	no
^t PHL		''	nL = ω	2.29	5.04	9.66	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.95	4.98	10.3	
tPZL			$R_L = 1 k\Omega \text{ to V}_{CC}$	2.37	5.31	10.48	ns

 $C_l = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D	4.13	9.77	18.75	
^t PHL		''	R _L = ∞	4.75	9.96	18.42	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.29	10.96	22.65	
tPZL		1 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.9	10.6	20.45	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt PLH	А	Y1		0.07	0.16	0.3	no/nE
ΔtpHL		, , ,		0.07	0.14	0.25	ns/pF
Δt_{PZH}	GZ	Y1		0.07	0.17	0.35	/
Δt_{PZL}		11		0.07	0.15	0.28	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT		
^t PLH	Y1	V 1	V/1	Y2		0.72	1.09	1.65	no.
^t PHL		12		0.31	0.79	1.35	ns		
ΔtpLH	Y1	Y2		0.1	0.22	0.37	/		
∆tpHL		12		0.08	0.14	0.27	ns/pF		

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



Copyright © 1987, Texas Instruments Incorporated

2-mA 3-STATE I/O BUFFER WITH TTL INPUT AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	· L
Н	L	Н	H	Н
X	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOI24LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOI24LJ A.GZ.Y2.Y1:


absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/_	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			1.3			
\/a	V _{OH} High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7			V	
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.			V	
Val	V _{OL} Low-level output voltage		I _{OL} = 2 mA			0.5	V	
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1	·	
loz	Off-state output cu	rrent	$V_O = V_{CC} \text{ or } O$			± 10	μΑ	
		Α			0.23			
Ci	Input capacitance	GZ		0.18			рF	
		Y1¶			7.1			
C .	Equivalent power		t - tc - 1 nc		11.4		n.E	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$	111.4			pF	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.





IOI24LJ 2-ma 3-state I/O Buffer With ttl input and cmos/ttl output

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _I = ∞	1.03	2.56	5.32	no
tPHL	А	''	η[= ω	3.14	6.69	12.34	ns
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.02	3	6.54	no
tPZL	GZ	''	$R_L = 1 k\Omega$ to V_{CC}	3.3	7.36	14.44	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.99	5.31	11.18	nc nc
tPHL	Α	* '	η[= ω	7.01	14.15	25.15	ns
^t PZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.98	5.86	12.91	
tPZL	GZ	11	$R_L = 1 k\Omega$ to V_{CC}	7.36	15.8	30.43	ns
tPHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.47	1.17	2.28	
tPLZ	GZ	Y 1	$R_L = 1 k\Omega$ to V_{CC}	0.27	0.52	0.81	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.03	0.08	0.17	ns/pF
Δt_{PHL}	Α	''		0.11	0.21	0.37	пъ/рг
ΔtpZH	GZ	Y1		0.03	0.08	0.18	ns/pF
ΔtpZL	GZ	Y 1		0.12	0.24	0.46	ns/pr

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.95	1.63	2.38	
tPHL	Y 1	1 12		0.13	1.32	3.14	ns
ΔtpLH	V1	Y2		0.09	0.2	0.4	ns/pF
ΔtpHL	Y1	1 12		0.1	0.29	0.67	пѕ/рг

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.



Copyright © 1987, Texas Instruments Incorporated

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	Α	Y1	R _I = ∞	1.83	4.31	8.33	no
t _{PHL}		"	n _L − ∞	2.28	5.03	9.63	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.96	5	10.35	
tPZL	G2	T 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.37	5.3	10.45	ns

$$C_L = 50 pF$$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	4.14	9.8	18.8	
tPHL	Α	1	ur = ∞	4.74	9.94	18.4	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	4.3	10.99	22.72	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	4.89	10.58	20.42	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТΥР	MAX	UNIT	
$\Delta t_{\sf PLH}$	Α	^	Y1		0.07	0.16	0.3	ns/pF
$\Delta t_{ extsf{PHL}}$		1		0.07	0.14	0.25	пѕ/рг	
ΔtpZH	C7	GZ Y1		0.07	0.17	0.35	ns/pF	
ΔtpZL	GZ			0.07	0.15	0.28	пъ/рг	

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOI41LJ 4-mA 3-STATE I/O BUFFER WITH CMOS INPUT AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPL	ITS
Α	GZ Y1		Y1	Y2
L	L	L	L	L
Н	L	Н	н	Н
X	Н	L	z	L
X	Н	Н	z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOI41LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOI41LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
VΤ	Input threshold	A,GZ			2.2		V	
V 1	voltage	Y1	·	2.5			1 '	
1/011	VOH High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			V	
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} – 0.	1		V	
V.0.	V _{OL} Low-level output voltage		I _{OL} = 4 mA			0.5	V	
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1	l v	
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μ,Δ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		рF	
		Y1¶			7.1			
C .	Equivalent power		t = tc = 1 pc		10.9		рF	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		10.9			

^{‡, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



Copyright © 1987, Texas Instruments Incorporated

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	А	Y1	R _I = ∞	0.8	1.98	4.14	
tPHL	A	1 ''	η[– ω	2.06	4.79	9.3	ns
^t PZH	CZ	Y1	$R_L = 1 k\Omega$ to GND	0.81	2.37	5.13	
tPZL	GZ	11	$R_L = 1 k\Omega$ to V_{CC}	2.13	4.99	9.83	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	А	Y1	R _I = ∞	1.29	3.38	7.12	
tPHL	_ ^	1 1	n[= ω	4.02	8.62	15.95	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.29	3.79	8.21	
tPZL	G2		$R_L = 1 k\Omega \text{ to } V_{CC}$	4.13	9.02	17.06	ns
tPHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.61	1.63	3.29	
tPLZ	G2	Y1	$R_L = 1 k\Omega$ to V_{CC}	0.3	0.62	0.97	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	А	Y1		0.01	0.04	0.09	ns/pF
Δt_{PHL}	A	, ,		0.06	0.11	0.19	пъ/рг
ΔtpZH	GZ	Y1		0.01	0.04	0.09	20/2F
ΔtpZL	GZ	T 1		0.06	0.12	0.21	ns/pF

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



IOI41LJ 4-ma 3-state I/O Buffer With CMOS Input and CMOS/TTL Output

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH		Y1	D	1.19	2.88	5.72	
t _{PHL}	Α	T 1	R _L = ∞	1.61	3.84	7.7	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.31	3.33	6.8	
t _{PZL}	GZ .	''	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.66	3.94	7.91	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	2.34	5.63	10.97	20
^t PHL	Α	YI	n[= ω	2.88	6.45	12.42	ns
^t PZH	GZ	V.1	$R_L = 1 k\Omega$ to GND	2.47	6.19	12.45	
^t PZL	GZ.	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.95	6.62	12.86	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	٨	Y1		0.03	0.08	0.15	no/nF
ΔtPHL	Α	Ť !		0.04	0.07	0.13	ns/pF
ΔtPZH	GZ	Y1		0.03	0.08	0.16	20/25
ΔtPZL	GZ	Y 1		0.04	0.08	0.14	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.72	1.09	1.65	no
^t PHL	T 1	12		0.31	0.79	1.35	ns
7tbrH	Y1	Y2		0.1	0.22	0.37	po/pE
7tbHF	11	1 2		0.08	0.14	0.27	ns/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_{A} = 25 °C.



Copyright © 1987, Texas Instruments Incorporated

IOI44LJ 4-ma 3-State I/O Buffer With ttl input and cmos/ttl output


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTP	UTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
н	Ļ	H	н	Н
Х	Н	L	Z	L
Х	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOI44LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOI44LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/_	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			1.3		V	
Vall	High-level output v	oltago	$I_{OH} = -4 \text{ mA}$	3.7			V	
Vон	riigii-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		'	
Val	Low-level output ve	oltago	I _{OL} = 4 mA			0.5	V	
VOL	Low-level output vi	Jilage	$I_{OL} = 20 \mu A$, See Note 1			0.1	<u> </u>	
loz	Off-state output cu	rrent	VO = VCC or O			± 10	μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		рF	
		Y1¶			7.1			
C _{pd}	Equivalent power dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		11.7		pF	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".



12-12

IOI44LJ 4-ma 3-state I/O Buffer With ttl input and cmos/ttl output

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	0.8	1.98	4.14	ns
^t PHL	Α	7 1	π_ – ω	2.06	4.78	9.27	113
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.81	2.37	5.12	20
^t PZL	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	2.12	4.98	9.79	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.29	3.38	7.12	
^t PHL	^	1 1	η_ – ω	4.01	8.6	15.91	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.29	3.79	8.21	
^t PZL			$R_L = 1 k\Omega$ to V_{CC}	4.12	9	17.01	ns
^t PHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.61	1.63	3.29	
tPLZ	GZ.	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.3	0.62	0.97	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH		Y1		0.01	0.04	0.09	no/nF
ΔtpHL	Α	''		0.06	0.11	0.19	ns/pF
ΔtpZH	GZ	Y1		0.01	0.04	0.09	ns/pF
ΔtpZL	GZ	Y 1		0.06	0.11	0.21	пѕ/рг

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.94	1.63	2.38	
tPHL	T I	12		0.13	1.31	3.09	ns
ΔtpLH	Y1	Y2		0.09	0.2	0.4	no/nE
ΔtpHL	11	12		0.1	0.28	0.66	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	А	Y1	D ~	1.19	2.88	5.72	ne
t _{PHL}		' '	R _L = ∞	1.61	3.84	7.69	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.31	3.33	6.8	no
tPZL	GZ	T !	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.66	3.93	7.9	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN .	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	2.35	5.64	10.98	ne
^t PHL		''	η = ω	2.88	6.45	12.41	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.48	6.2	12.47	no
tPZL	GZ	Ť 1	$R_L = 1 k\Omega$ to V_{CC}	2.95	6.61	12.85	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∆tpLH	^	Y1		0.03	0.08	0.15	ns/pF
∆tpH _L	Α	''		0.04	0.07	0.13	Пъ/рг
ΔtpZH	GZ	Y1		0.03	0.08	0.16	ns/pF
∆tPZL	GZ	Y 1		0.04	0.08	0.14	пѕ/рг

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

IOI81LJ 8-ma 3-State I/O Buffer With CMOS Input and CMOS/TTL Output


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S		OUT	PUTS
Α	GZ	Y1		Y1	Y2
L	L	L		L	L
] н	L	Н	1	Н	Н
X	Н	L		Z	L
X	Н	Н		Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOI81LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOI81LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			2.5		ľ
V	High lovel output v	oltogo	I _{OH} = -8 mA	3.7			V
Vон	High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		ľ
Vai	Low-level output voltage		I _{OL} = 8 mA			0.5	V
VOL	Low-level output vi	oitage	$I_{OL} = 20 \mu A$, See Note 1			0.1	<u> </u>
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
	Y1¶				7.1		
<u> </u>	Equivalent power		t - t 1 oo		12.6		
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		12.0		pF

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	Α	Y1	R _L = ∞	0.75	1.97	4.22	no
tPHL	^	11	NL - w	1.64	4.26	8.73	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.75	2.34	5.16	
tPZL	UZ.	''	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.68	4.34	8.92	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	1.05	2.83	6.06	
tPHL	^	' ' '	π ω	2.71	6.52	12.81	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.05	3.21	7.03	
tPZL	GZ	Ť 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.77	6.65	13.1	ns
^t PHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.9	2.6	5.42	
tPLZ	ا طک	7 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.42	0.76	1.31	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	^	Y1		0.01	0.02	0.05	/
ΔtPHL	Α	1 1		0.03	0.06	0.12	ns/pF
ΔtpZH	GZ	V1		0.01	0.02	0.05	no/nE
ΔtPZL	GZ	Y1		0.03	0.07	0.12	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IOI81LJ 8-ma 3-State I/O Buffer With CMOS Input and CMOS/TTL Output

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D	0.98	2.56	5.29	ns
tPHL	A	''	R _L = ∞	1.34	3.58	7.53	113
tPZH .	GZ	V1	$R_L = 1 k\Omega$ to GND	1.1	2.96	6.2	
tPZL	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	1.37	3.61	7.58	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
[†] PLH		Y1	B	1.58	4.04	8.17	-
^t PHL	Α	1 1	R _L = '∞	2.1	5.25	10.68	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.7	4.46	9.16	
tPZL	GZ	1 .	$R_L = 1 k\Omega$ to V_{CC}	2.14	5.3	10.77	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔtpLH	۸	Y1		0.02	0.04	0.08	
ΔtPHL	Α	11		0.02	0.05	0.09	ns/pF
ΔtpZH	GZ	Y1		0.02	0.04	0.08	no/nE
ΔtpZL	GZ	7 1	,	0.02	0.05	0.09	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.72	1.09	1.65	
tPHL	7 1	12		0.31	0.79	1.35	ns
ΔtpLH	Y1	Y2		0.1	0.22	0.37	/E
ΔtpHL	11	Y 2		0.08	0.14	0.27	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IO184LJ 8-ma 3-State I/O Buffer With TTL Input and CMOS/TTL Output


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS				
Α	GZ	Y1		Y1	Y2		
L	L	L		L	L		
Н	L	Н		Н	Н		
Х	Н	L		Z	L		
Х	Ĥ	Н		Z	Н		

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOI84LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOI84LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
V-	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			1.3		1 °	
V	High lavel euteur	altana	I _{OH} = -8 mA	3.7			V	
Vон	High-level output v	onage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.	1		l Y	
Vai	Low lovel output w	oltago	IOL = 8 mA			0.5	V	
VOL	L Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1		
loz	Off-state output cu	ırrent	$V_0 = V_{CC}$ or 0			± 10	μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
		Y1¶			7.1			
Cpd	Equivalent power		$t_r = t_f = 1 \text{ ns}$		13.4		pF	
μα	dissipation capacita	ance	-1 -1 -1	<u> </u>			<u> </u>	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".



IOI84LJ 8-ma 3-State I/O Buffer With ttl input and cmos/ttl output

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D ~	0.75	1.97	4.22	na
tpHL	^	T 1	R _L = ∞	1.64	4.25	8.71	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.75	2.34	5.16	
^t PZL			$R_L = 1 k\Omega \text{ to } V_{CC}$	1.67	4.33	8.9	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D	1.05	2.83	6.06	
^t PHL] ^	"	R _L = ∞	2.71	6.51	12.79	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.05	3.21	7.03	
^t PZL	G2	11	$R_L = 1 k\Omega$ to V_{CC}	2.77	6.64	13.08	ns
^t PHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.9	2.6	5.42	
tPLZ	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	0.42	0.76	1.31	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Δ tpLH	_	Y1		0.01	0.02	0.05	/nF
Δ tpHL	A	¥ 1		0.03	0.06	0.12	ns/pF
Δ tpZH	GZ	V4		0.01	0.02	0.05	20/2F
Δ tpZL	ا نا	Y1		0.03	0.07	0.12	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.94	1.63	2.38	
tPHL	71	12		0.12	1.29	2.99	ns
ΔtpLH	V/1	Y2		0.09	0.2	0.4	/
ΔtpHL	Y1			0.11	0.26	0.64	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

TEXAS V

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D. – m	0.98	2.56	5.29	
tPHL	A	τι	R _L = ∞	1.34	3.58	7.53	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.1	2.96	6.19	
^t PZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	1.37	3.6	7.57	ns

 $C_l = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	_	Y1	D. – m	1.58	4.04	8.18	20
tPHL	Α	Ť I	R _L = ∞	2.1	5.25	10.67	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	1.7	4.46	9.16	
tPZL	G2	Z Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.14	5.3	10.77	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Δ tPLH	Λ .	Y1		0.02	0.04	0.08	ns/pF
ΔtPHL	Α			0.02	0.05	0.09	пъ/рг
ΔtpZH	GZ	Y1		0.02	0.04	0.08	20/2F
Δ tpZL	GZ			0.02	0.05	0.09	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



IOK21LJ 2-mA 3-STATE I/O BUFFER WITH CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

ſ		NPUT	S	OUTPUTS	
ſ	Α	GZ	Y1	Y1 Y2	
Γ	L	L	L	L L	
1	Н	L	Н	нн	
١	X	Н	L	Z L	
l	X	Н	Н	Z H	

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOK21LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOK21LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold A,0				2.2		V
٧T	voltage	Y1			2.5		l '
1/0	H High-level output voltage		$I_{OH} = -2 \text{ mA}$ 3.7			V	
Vон	mign-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		l
V	L Low-level output voltage		I _{OL} = 2 mA			0.5	V
VOL			$I_{OL} = 20 \mu A$, See Note 1		0.1		
loz	Off-state output cu	rrent	VO = VCC or 0			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
	Y1¶				7.13		
٠.	Equivalent power		t - tc - 1 pc		10.4		pF
C _{pd}	dissipation capacita	nce	$t_r = t_f = 1 \text{ ns}$		10.4		PF

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



IOK21LJ 2-mA 3-STATE I/O BUFFER WITH CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	٠	Y1	D ~	1.33	3.43	7.23	
tPHL	A	7 1	R _L = ∞	4.5	9.78	18.23	ns
tpZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.38	3.89	8.42	
tPZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	4.69	10.66	21.07	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	2.31	6.2	13.12	
^t PHL	_ ^	* 1	- ω	8.44	17.45	31.48	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.35	6.76	14.8	
tpZL	GZ	Y 1	$R_L = 1 k\Omega$ to V_{CC}	8.8	19.21	37.15	ns
tPHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.52	1.29	2.49	
tPLZ	ا طک	"	$R_L = 1 k\Omega$ to V_{CC}	0.27	0.55	0.87	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔtpLH	۸	Y1		0.03	0.08	0.17	no/nE
ΔtPHL	Α	Y 1		0.11	0.22	0.38	ns/pF
ΔtpZH	GZ	V1		0.03	0.08	0.18	/-E
ΔtpZL	GZ	Y1		0.12	0.24	0.46	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IOK21LJ 2-ma 3-State I/O Buffer With CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	D. –	2.15	5.21	10.27	
tPHL	A	' '	R _L = ∞	3.51	7.88	15.14	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.33	5.91	12.25	
tPZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	3.61	8.29	16.47	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D	4.46	10.69	20.72	no
tPHL	_ ^	1 .	R _L = ∞	6.12	13.13	24.53	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.67	11.89	24.59	no
tPZL	ا ط	''	$R_L = 1 k\Omega \text{ to } V_{CC}$	6.28	13.85	26.87	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	А	Y1		0.07	0.16	0.3	ns/pF
Δt_{PHL}		T 1		0.07	0.15	0.27	пѕ/рг
ΔtpZH	GZ	V1		0.07	0.17	0.35	/F
Δt_{PZL}	GZ	Y1		0.08	0.16	0.3	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.72	1.1	1.65	
^t PHL	11	12		0.31	0.79	1.37	ns
ΔtpLH	Y1	Y2		0.1	0.21	0.37	/nF
Δt_{PHL}	11	Y 2		0.08	0.14	0.26	ns/pF

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



IOK24LJ 2-mA 3-STATE I/O BUFFER, WITH TTL INPUT. CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	s	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
X	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOK24LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOK24LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/	Input threshold	A,GZ			2.2		V
٧T	voltage	Y1			1.3		1 · *
Vau	High lovel output v	oltago	$I_{OH} = -2 \text{ mA}$	3.7			v
Vон	OH High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		L v
Vai	Low-level output voltage		I _{OL} = 2 mA			0.5	v
VOL	Low-level output vi	Jilage	$I_{OL} = 20 \mu A$, See Note 1			0.1	l
loz	Off-state output cu	rrent	VO = VCC or O			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
	Y1¶				7.13		
<u> </u>	Equivalent power		t - tr - 1 ns		12.6		nE
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		12.0		pF

*, §, ¶, and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".

IOK24LJ 2-mA 3-STATE I/O BUFFER WITH TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.33	3.43	7.23	200
tPHL	^	''	η[– ω	4.48	9.74	18.15	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.38	3.88	8.41	
^t PZL	GZ	''	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.67	10.61	20.95	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Α	Y1	R _i = ∞	2.31	6.21	13.12	
tPHL	^	''	ii[− ∞	8.43	17.41	31.4	ns
tPZH	GZ	V1	$R_L = 1 k\Omega$ to GND	2.35	6.77	14.8	
tPZL	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	8.79	19.16	37.03	ns
^t PHZ	C7	GZ Y1	$R_L = 1 k\Omega$ to GND	0.52	1.29	2.49	
tPLZ	GZ.		$R_L = 1 k\Omega$ to V_{CC}	0.27	0.55	0.87	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	^	Y1		0.03	0.08	0.17	ns/pF
ΔtPHL	Α	1 1		0.11	0.22	0.38	пѕ/рг
ΔtpZH	GZ	V1		0.03	0.08	0.18	no/nE
ΔtPZL	GZ	Y1		0.12	0.24	0.46	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2	,	0.95	1.64	2.39	
tPHL	Υį	12		0.14	1.33	3.15	ns
ΔtPLH	Y1	Y2		0.09	0.2	0.4	/-F
ΔtpHL	7 1	12		0.1	0.29	0.67	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

TEXAS V

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D	2.16	5.22	10.3	
tPHL	Α	''	$R_L = \infty$	3.5	7.86	15.11	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.34	5.93	12.3	
tPZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	3.6	8.28	16.44	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D	4.47	10.72	20.77	
^t PHL	Α	11	R _L = ∞	6.11	13.11	24.50	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.68	11.92	24.66	
^t PZL	GZ	11	$R_L = 1 k\Omega \text{ to } V_{CC}$	6.27	13.84	26.84	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	۸	Y1		0.07	0.16	0.3	20/25
ΔtPHL	Α	7 '		0.07	0.15	0.27	ns/pF
ΔtPZH	GZ	Y1		0.07	0.17	0.35	20/25
Δt_{PZL}	GZ.	Y I		0.08	0.16	0.3	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOK41LJ 4-ma 3-State I/O Buffer With CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

		INPUT	s	OUTPUTS	;	JTS
	Α	GZ	Y1	Y1 Y2	Y1	Y2
į	L	L	L	LL	L	L
	н	L	Н	нн	н	Н
i	Х	Н	L	ZL	L	L
	Х	Н	Н	Z H	н	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOK41LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOK41LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			2.5		V
Vall	High-level output v	oltago	I _{OH} = -4 mA	3.7			V
Vон	migh-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		·
V.0.	Low-level output ve	altaga	I _{OL} = 4 mA			0.5	v
VOL	Low-level output vi	Jilaye	$I_{OL} = 20 \mu A$, See Note 1			0.1	v
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μΑ
		Α			0.23		
C;	Input capacitance	GZ			0.18		рF
		Y1¶			7.13		
<u> </u>	Equivalent power		t - t - 1 no		11.8		pF
C _{pd}	dissipation capacita	nce	$t_r = t_f = 1 \text{ ns}$		11.0		pr

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TÝP [†]	MAX	UNIT
^t PLH	^	Y1	D	1.14	3.05	6.55	no
tPHL	Α	1	R _L = ∞	3.46	8.04	15.51	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.2	3.46	7.5	no
tPZL	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	3.57	8.41	16.6	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	ΥÍ	R _I = ∞	1.72	4.64	9.88	
tPHL		1 ''	η ω	5.7	12.45	23.21	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.79	5.07	10.93	
tPZL	GZ	1 1	$R_L = 1 k\Omega$ to V_{CC}	5.83	12.97	24.76	ns
tPHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.65	1.75	3.53	
tPLZ	GZ	,	$R_L = 1 k\Omega$ to V_{CC}	0.32	0.64	1	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	٨	Y1		0.02	0.05	0.1	ns/pF
Δt_{PHL}	Α	''		0.06	0.13	0.22	ns/pr
ΔtPZH	GZ	Y1		0.02	0.05	0.1	20/25
$\Delta t_{\sf PZL}$	GΖ	7 1		0.06	0.13	0.23	ns/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

IOK41LJ 4-mA 3-STATE I/O BUFFER WITH CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R ₁ = ∞	1.62	4.12	8.38	no
tPHL	Α	7 1	η - ω	2.81	6.75	13.41	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.81	4.6	9.48	no
^t PZL	GZ	1 1	$R_L = 1 k\Omega$ to V_{CC}	2.87	6.95	14.01	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
[†] PLH	^	Y1	R _I = ∞	2.83	6.97	13.86	
^t PHL	Α	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	η_ = ω	4.4	10	19.25	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.01	7.56	15.31	200
^t PZL	GZ.	7 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.48	10.26	20.02	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
7tbrH	А	Y1		0.03	0.08	0.16	ns/pF
7tbHF	A	7 1		0.05	0.09	0.17	115/01
∆tPZH	GZ	Y1		0.03	0.08	0.17	no/nF
∆tPZL	GZ.	T 1		0.05	0.09	0.17	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.72	1.1	1.65	nc
tPHL	ΥI	12		0.31	0.79	1.37	ns
2tPLH	Y1	Y2		0.1	0.21	0.37	no/nE
7tbHF	T 1	12		0.08	0.14	0.26	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOK44LJ 4-ma 3-state I/O Buffer With TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
н	L	H	Н	Н
×	Н	L	z	L
×	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOK44LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOK44LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

pout threshold		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
Input threshold A,GZ				2.2		V	
voltage	Y1			1.3		ľ	
VOH High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			V	
		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} – 0.	1		ľ	
V _{OL} Low-level output voltage		IOL = 4 mA			0.5	V	
ow-level output vo	ntage	$I{OL} = 20 \mu A$, See Note 1			0.1	'	
Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μΑ	
	Α			0.23			
nput capacitance	GZ			0.18		рF	
	Y1¶			7.13			
Equivalent power		$t_r = t_f = 1 \text{ ns}$		12.1		pF	
	digh-level output vo ow-level output vo Off-state output cu nput capacitance	digh-level output voltage ow-level output voltage Off-state output current A nput capacitance Y1 Fig. 10 High-level output voltage $I_{OH} = -4 \text{ mA}$ $I_{OH} = -20 \mu\text{A}$, See Note 1 Low-level output voltage $I_{OL} = 4 \text{ mA}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 20 \mu\text{A}$, See Note 1 Off-state output current $I_{OL} = 20 \mu\text{A}$, See Note 1 Proportion of the proposition of the prop	High-level output voltage $I_{OH} = -4 \text{ mA}$ 3.7 $I_{OH} = -20 \mu \text{A}$, See Note 1 Now-level output voltage $I_{OL} = 4 \text{ mA}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 20 \mu \text{A}$, See Note 1 Off-state output current $I_{OL} = 20 \mu \text{A}$, See Note 1 Anput capacitance $I_{OL} = 4 \text{ mA}$ $I_{OL} = 20 \mu \text{A}$, See Note 1 $I_{OL} = 20 \mu \text{A}$, See Note 1 $I_{OL} = 20 \mu \text{A}$, See Note 1 $I_{OL} = 20 \mu \text{A}$, See Note 1 $I_{OL} = 20 \mu \text{A}$, See Note 1 $I_{OL} = 20 \mu \text{A}$, See Note 1	High-level output voltage High-level output voltage High-level output voltage High-level output voltage Hold = $-20 \mu A$, See Note 1 VCC - 0.1 Now-level output voltage Hold = $-20 \mu A$, See Note 1 VCC - 0.1 Off-state output current VO = VCC or 0 Input capacitance GZ Y1 7 7 7.13 Equivalent power $t_r = t_f = 1 \text{ ns}$ 12.1	High-level output voltage High-level output voltage High-level output voltage High-level output voltage Hold = $-20 \mu\text{A}$, See Note 1 VCC = 0.1 VCC = 0.5 Output current High-level output current VO = VCC or 0 UCC		

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



IOK44LJ 4-mA 3-STATE I/O BUFFER WITH TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	_	Y1	R _I = ∞	1.14	3.05	6.55	no
tPHL	Α	''	η_ = ω	3.45	8.02	15.47	ns
t _{PZH}	C7	Y1	$R_L = 1 k\Omega$ to GND	1.2	3.46	7.5	
tPZL	GZ	7 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.56	8.38	16.54	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
tPLH	Α	Y1	R _I = ∞	1.72	4.64	9.88	ns	
tPHL	A	''	Ν[= ω	5.69	12.43	23.17	113	
tPZH	7	V1	$R_L = 1 k\Omega$ to GND	1.79	5.07	10.93		
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	5.82	12.95	24.71	ns	
^t PHZ	GZ	67	V1	$R_L = 1 k\Omega$ to GND	0.65	1.75	3.53	nc
tPLZ	GZ.	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.32	0.64	1	ns	

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	А	Y1		0.02	0.05	0.1	ns/pF
ΔtpHL	A	''		0.06	0.13	0.22	Пѕ/рг
∆tpzH	GZ Y1		0.02	0.05	1	ns/pF	
∆tPZL	GZ	, , , , , , , , , , , , , , , , , , ,		0.06	0.13	0.23	пѕ/рг

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Y1	Y2		0.95	1.64	2.39	200
tPHL	YI	12		0.13	1.32	3	ns
ΔtPLH	Y1	Y2		0.09	0.2	0.4	20/25
7tbHF	т!	1 12		0.1	0.28	0.66	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _I = ∞	1.63	4.12	8.39	
tPHL	Α	''	R _L = ∞	2.8	6.74	13.4	ns
tPZH	C7	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.81	4.61	9.48	20
tPZL	GZ	1	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.87	6.94	14	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	۸	Y1	D	2.83	6.98	13.87	20
^t PHL	А	''	R _L = ∞	4.4	9.99	19.24	ns
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	3.02	7.57	15.33	200
tPZL	GZ	"	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.48	10.25	20.01	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.03	0.08	0.16	ns/pF
ΔtpHL	Α	1 1		0.05	0.09	0.17	ns/pr
ΔtpZH	GZ	Y1		0.03	0.08	0.17	/
ΔtpZL	GZ	11		0.05	0.09	0.17	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOK81LJ 8-ma 3-State I/O Buffer With CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	ı	NPUT	S	OUT	PUTS
	Α	GZ	Y1	Y1	Y2
Г	L	L	L	L	L
i	Н	L	Н	Н	Н
l	Х	Н	L	Z	L
ł	Х	Н	Н	z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOK81LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOK81LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
٧T	voltage	Y1			2.5]
V	VOH High-level output voltage		I _{OH} = -8 mA	3.7			V
VOH High-level output vo		orrage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		l *
1/0:	Low-level output ve	oltogo	I _{OL} = 8 mA			0.5	V
VOL	Low-level output vi	oitage	$I_{OL} = 20 \mu A$, See Note 1			0.1	l *
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
		Y1¶			7.13		
<u> </u>	Equivalent power	-	t - t ₂ - 1 no		13.2		,,,
Cpd	C _{pd} dissipation capacita		$t_r = t_f = 1 \text{ ns}$	13.2			pF

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

TEXAS VIII INSTRUMENTS

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

CL = 15 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D ~	1.12	3.3	7.28	
tPHL	Α	''	R _L = ∞	3.16	7.94	15.91	ns
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.2	3.7	8.19	
tPZL	GZ	Y 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.24	8.19	16.64	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	1.58	4.51	9.8	
tPHL	_ ^	1 ''	11 <u> </u>	4.69	11.05	21.46	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.66	4.91	10.72	
tPZL	G2		$R_L = 1 k\Omega$ to V_{CC}	4.78	11.3	22.16	ns
tPHZ	GZ	Z Y1	$R_L = 1 k\Omega$ to GND	0.94	2.72	5.65	
tPLZ	GZ		$R_L = 1 k\Omega$ to V_{CC}	0.42	0.79	1.38	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	А	Y1		0.01	0.03	0.07	/
ΔtpHL	^	''		0.04	0.09	0.16	ns/pF
ΔtpZH	GZ	Y1		0.01	0.03	0.07	no/nE
ΔtpZL	GZ.	7 '	•	0.04	0.09	0.16	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



IOK81LJ 8-ma 3-State I/O Buffer With CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D	1.52	4.17	8.8	
tPHL	^	T 1	R _L = ∞	2.59	6.82	14.06	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	1.72	4.62	9.73	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.65	6.97	14.51	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	6.02	12.38	no		
tPHL	_ ^		η_ – ω	3.76	9.28	18.58	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.49	6.49	13.37	
tPZL	GZ.	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.83	9.41	18.97	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔtpLH	А	Y1		0.02	0.05	0.1	20/25
ΔtpHL	^	Υı		0.03	0.07	0.13	ns/pF
ΔtpZH	GZ	Y1		0.02	0.05	0.1	20/25
Δt_{PZL}	GZ.	''		0.03	0.07	0.13	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.72	1.1	1.65	no
^t PHL	YI	12		0.31	0.79	1.37	ns
ΔtpLH	Y1	Y2	V0	0.1	0.21	0.37	20/25
ΔtpHL	11	12		0.08	0.14	0.26	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOK84LJ 8-ma 3-State I/O Buffer With TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	NPUT	S	OUT	PUTS
Á	GZ	Y1	Y1	Ŷ2
L	L	L	Ĺ	L
Н	L	Н	Н	Н
×	Н	Ł	Z	L
X	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOK84LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOK84LJ A,GZ,Y2,Y1:


absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Vτ	Input threshold	A,GZ			2.2		V
v T	voltage	Y1		1.3]
Voi	High-level output voltage		$I_{OH} = -8 \text{ mA}$				V
٧ОН			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			L v
VOL	Low-level output voltage		I _{OL} = 8 mA	,		0.5	V
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1	
loz	Off-state output cu	irrent	$V_0 = V_{CC}$ or 0			± 10	μΑ
		Α			0.23		
c_{i}	Input capacitance	GZ			0.18		pF
	Y1¶			7.13			
C _{pd}	Equivalent power dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		13.4		pF

^{‡, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.





IOK84LJ 8-ma 3-State I/O Buffer with ttl input, CMOS/TTL OUTPUT, and di/dt control

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	٨	Y1	D. – ••	1.12	3.3	7.28	
t _{PHL}	Α	7 1	R _L = ∞	3.15	7.92	15.88	ns
t _{PZH}	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.2	3.7	8.18	
tPZL	GZ.	''	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.24	8.18	16.61	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.58	4.51	9.8	
^t PHL	^	1	π_ – ω	4.68	11.04	21.43	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.66	4.91	10.72	
^t PZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	4.77	11.29	22.13	ns
^t PHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.94	2.72	5.64	
tPLZ	GZ.	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.43	0.79	1.38	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.01	0.03	0.07	20/25
Δt_{PHL}	Α	1		0.04	0.09	0.16	ns/pF
Δ tpZH	CZ	GZ Y1		0.01	0.03	0.07	20/25
Δ tpZL	GZ			0.04	0.09	0.16	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.95	1.64	2.39	
tPHL	1 1	1 12		0.12	1.29	3	ns
ΔtpLH	Y1	Y2		0.09	0.2	0.4	/
ΔtpHL	1 1	12		0.11	0.26	0.64	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

TEXAS TEXAS INSTRUMENTS

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D. –	1.52	4.18	8.8	
^t PHL	_ ^	. 11	R _L = ∞	2.59	6.81	14.05	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.72	4.62	9.73	
tPZL ,	GZ	1	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.65	6.96	14.49	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D. –	2.3	6.03	12.39	
^t PHL] ^	T I	R _L = ∞	3.76	9.27	18.56	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.49	6.49	13.37	
^t PZL] 62		$R_L = 1 k\Omega \text{ to V}_{CC}$	3.82	9.41	18.95	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt PLH		Y1		0.02	0.05	0.1	no/nE
Δt_{PHL}	Α	ΥI		0.03	0.07	0.13	ns/pF
Δt_{PZH}	GZ	Y1		0.02	0.05	0.1	/
Δtp7I	GZ .	1		0.03	0.07	0.13	ns/pF

 $^{^{\}dagger}$ Typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C.



IOL21LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	ООТІ	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
×	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOL21LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-up current source terminates the output pad to VCC. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOL21LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
1/-	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			2.5		l	
V	High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7			V	
Vон			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.			V	
V.5.	Lave lavel autaut valtaaa		I _{OL} = 2 mA			0.5	V	
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1		
10.0	Off-state output cu	rront	$V_{O} = V_{CC}$			± 10	^	
loz	On-state output co	irent	V _O = 0		- 70		μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		рF	
	Y1.5				7.1			
<u> </u>	Equivalent power		t - t - 1 no		19.3		pF	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		15.3		h.	

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	R _I = ∞	1.02	2.55	5.3	no
tPHL		1 1	π ω	3.18	6.79	12.52	ns
^t PZH	GZ	Z Y1	$R_L = 1 k\Omega$ to GND	3.22	6.78	12.39	20
tPZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	3.22	6.78	12.39	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	R _I = ∞	1.98	5.27	11.09	
^t PHL	_ ^	1	\\[= ∞	7.06	14.28	25.39	ns
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	7.1	14.27	25.24	
tPZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	7.1	14.27	25.24	ns
tPHZ	C7 V1	V1	$R_L = 1 k\Omega$ to GND	0.47	1.19	2.38	
tPLZ	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.27	0.52	0.82	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.03	0.08	0.17	no/nE
ΔtpHL	A	Ť 1		0.11	0.21	0.37	ns/pF
ΔtpZH	GZ	Y1		0.11	0.21	0.37	/
ΔtPZL	GZ	1 1		0.11	0.21	0.37	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

IOL21LJ 2-ma 3-State I/O Buffer With 70-μa Pull-Up, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	_	Y1	R ₁ = ∞	1.82	4.28	8.27	20
tPHL	Α	1 '	π_ = ω	2.31	5.08	9.74	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.35	5.08	9.61	
^t PZL	GZ.		$R_L = 1 k\Omega$ to V_{CC}	2.35	5.08	9.61	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	_	Y1	R₁ = ∞	4.12	9.72	18.63	
tPHL	Α	1 '	n[= ∞	4.78	10.02	18.53	ns
^t PZH	GZ		$R_L = 1 k\Omega$ to GND	4.81	10.01	18.38	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	4.81	10.01	18.38	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∆tPLH	_	Y1		0.07	0.16	0.3	20/25
ΔtpHL	Α .	, , ,		0.07	0.14	0.25	ns/pF
∆tPZH	C7	V1		0.07	0.14	0.25	20/25
ΔtpZL	GZ	Y1		0.07	0.14	0.25	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.74	1.15	1.7	1
tPHL	YI	1 7 2		0.35	0.83	1.44	ns
∆tPLH	Y1	Y2		0.1	0.19	0.36	20/2F
∆tPHL	T 1	τ∠ ,		0.09	0.17	0.24	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.



IOL24LJ 2-ma 3-State I/O Buffer With 70-μa Pull-up, TTL INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	s	OUTI	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
X	Н	L	Z	L
×	Н	н	z	н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOL24LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-up current source terminates the output pad to VCC. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOL24LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/_	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			1.3]	
V	VOH High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7			V	
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1			
Vai	Low lovel output ve	altago	I _{OL} = 2 mA			0.5	V	
VOL	V _{OL} Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	l	
	Off-state output cu	rront	VO = VCC			± 10		
loz	On-state output cu	Hent	V _O = 0		- 70		μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		рF	
					7.1			
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$		19.3		pF	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



IOL24LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	^	Y1	R ₁ = ∞	1.02	2.55	5.29	no
tPHL	Α	7 1	η = ω	3.17	6.75	12.45	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.21	6.75	12.33	
tPZL	GZ.	7 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.21	6.75	12.33	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH		Y1	R ₁ = ∞	1.98	5.27	11.09	200
t _{PHL}	Α	T 1	π_ = ω	7.05	14.24	25.31	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	7.08	14.24	25.16	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	7.08	14.24	25.16	ns
^t PHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.47	1.19	2.38	
tPLZ	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	0.27	0.52	0.82	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$\Delta t_{\sf PLH}$	^	Y1		0.03	0.08	0.17	ns/pF
Δt_{PHL}	Α	, , ,		0.11	0.21	0.37	пѕ/рг
ΔtpZH	GZ	Y1		0.11	0.21	0.37	/
ΔtPZL	ا طک			0.11	0.21	0.37	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	V 1	Y2		0.93	1.64	2.43	
tPHL	Y1	Y 2		0.18	1.34	3.17	ns
ΔtPLH	Y1	Y2		0.1	0.2	0.39	no/nE
Δt_{PHL}	1 1	Y 2		0.08	0.29	0.66	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _L = ∞	1.83	4.29	8.29	ns
^t PHL	Α			2.31	5.07	9.72	
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.34	5.07	9.59	n.
tPZL	GZ	11	$R_L = 1 k\Omega$ to V_{CC}	2.34	5.07	9.59	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH		Y1	D	4.13	9.75	18.68	
^t PHL	Α	1 1	R _L = ∞	4.77	10	18.51	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	4.81	10	18.36	
tPZL	GZ.	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.81	10	18.36	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtPLH	Δ.	Y1		0.07	0.16	0.3	20/2F
ΔtpHL	Α	YI		0.07	0.14	0.25	ns/pF
ΔtPZH	GZ			0.07	0.14	0.25	/
ΔtPZL	GZ	Y1		0.07	0.14	0.25	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

IOL41LJ 4-ma 3-State I/O Buffer With 70-μa Pull-up, CMOS INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
×	Н	L	Z	L
Х	Н	Н	Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOL41LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-up current source terminates the output pad to VCC. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOL41LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/-	Input threshold	A,GZ			2.2		V	
٧T	voltage	Y1			2.5		1 °	
1/0	V _{OH} High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			.,	
∨он			$I_{OH} = -20 \mu A$, See Note 1	VCC-0.	1		V	
1/0:	Low lovel output w	oltogo	I _{OL} = 4 mA			0.5	V	
VOL	VOL Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ	
1	Off state output ou	*****	VO = VCC			± 10		
loz	Off-state output cu	irrent	V _O = 0		- 70		μΑ	
		Α			0.23			
Ci	C _i Input capacitance				0.18		рF	
		Y1¶			7.1			
<u> </u>	Equivalent power		$t_r = t_f = 1 \text{ ns}$		18.8		n.E	
C _{pd}	dissipation capacita	ance	ι _γ – ι _γ – ι 115	18.8			pF	

🗜 §, 🖣, and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''

Texas V Instruments

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _L = ∞	0.8	1.98	4.13	ns
tPHL	A	' '		2.08	4.82	9.36	115
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.11	4.82	9.23	
^t PZL	GZ.	1 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.11	4.82	9.23	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.29	3.37	7.1	ns
^t PHL	Α.	1 '	π ω	4.03	8.66	16.01	113
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.07	8.65	15.87	
^t PZL	GZ.		$R_L = 1 k\Omega$ to V_{CC}	4.07	8.65	15.87	ns
^t PHZ	C7	GZ Y1	$R_L = 1 k\Omega$ to GND	0.62	1.66	3.39	no
tPLZ	GZ		$R_L = 1 k\Omega$ to V_{CC}	0.3	0.62	0.98	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$\Delta {\sf tPLH}$	Α	Y1		0.01	0.04	0.08	ns/pF
Δt_PHL	A	7 1		0.06	0.11	0.19	пъ/рг
Δ tPZH	C7	Y1		0.06	0.11	0.19	no/nE
Δ tpZL	GZ			0.06	0.11	0.19	ns/pF

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



IOL41LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	2.88	5.71			
tPHL	Α		η[= ω	1.62	3.87	7.75	ns
tPZH	CZ	GZ Y1	$R_L = 1 k\Omega$ to GND	1.66	3.86	7.61	no
tPZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	1.66	3.86	7.61	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tpLH	А	Y1 .	R _L = ∞	2.34	5.62	10.94	
tPHL	^			2.89	6.48	12.47	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.93	6.47	12.33	
tpZL	GZ.		$R_L = 1 k\Omega \text{ to } V_{CC}$	2.93	6.47	12.33	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.03	0.08	0.15	ns/pF
ΔtpHL	Α	Y 1		0.04	0.07	0.13	пѕ/рг
ΔtPZH	GZ	Y1		0.04	0.07	0.13	no/nE
ΔtpZL	GZ.			0.04	0.07	0.13	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.74	1.15	1.7	
^t PHL	YI	12		0.35	0.83	1.44	ns
ΔtpLH	V1	Y1 Y2		0.1	0.19	0.36	no/nE
Δt_{PHL}	11			0.09	0.17	0.24	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



10L44LJ 4-mA 3-STATE I/O BUFFER WITH 70-µA PULL-UP, TTL INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS
Α	GZ	Y1	Y1 Y2
L	L	L	LL
Н	L	Н	нн
X	Н	L	Z L
X	Н	Н	Z H

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOL44LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70-μA pull-up current source terminates the output pad to VCC. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOL44LJ A,GZ,Y2,Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
VT	Input threshold	A,GZ			2.2		V	
VT	voltage Y1			1.3				
Vau	High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			V	
∨он	migh-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1					
Vai	Low lovel output ve	oltago	IOL = 4 mA			0.5	V	
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1		
10-	Off-state output cu	rront	$V_{O} = V_{CC}$			± 10	μА	
loz	On-state output cu	Helli	$V_0 = 0$	- 70			Ι μΩ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
	Y1¶				7.1			
C .	Equivalent power		$t_r = t_f = 1 \text{ ns}$		19.3		n.E	
C _{pd}	dissipation capacita	ance	ι _γ – ι _γ – ι ιιδ	19.3			pF	

‡, §, ¶, and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''



IOL44LJ 4-ma 3-state I/O Buffer With 70-μa Pull-up, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	V1	Y1 R _L = ∞	0.8	1.98	4.13	ns
tPHL	A	, ,		2.07	4.81	9.33	113
^t PZH	GZ	V.1	$R_L = 1 k\Omega$ to GND	2.11	4.81	9.2	
^t PZL	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	2.11	4.81	9.2	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	WiN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	1.29	3.37	7.09	
tPHL	Α	Y 1	π _L – ω	4.03	8.64	15.97	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	4.06	8.63	15.83	
tPZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	4.06	8.63	15.83	ns
tPHZ	C7	GZ Y1	$R_L = 1 k\Omega$ to GND	0.62	1.66	3.39	
tPLZ	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	0.3	0.62	0.98	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Δt_{PLH}	_	Y1		0.01	0.04	0.08	no/nE
Δt_{PHL}	Α	Y 1		0.06	0.11	0.19	ns/pF
ΔtpZH	C7	Y1		0.06	0.11	0.19	20/25
Δt_{PZL}	GZ	Y 1		0.06	0.11	0.19	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Y1	Y2	:	0.93	1.64	2.43	
tPHL	YI	ΥZ		0.17	1.32	3.12	ns
ΔtPLH	Y1	Y2		0.1	0.2	0.39	
Δt_{PHL}	Y 1			0.09	0.29	0.66	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^-	Y1	R _I = ∞	1.19	2.88	5.71	
tPHL	A	, ,	η[– ω	1.62	3.86	7.74	ns
tPZH	GZ ,	Y1	$R_L = 1 k\Omega$ to GND	1.66	3.86	7.6	
^t PZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	1.66	3.86	7.6	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH		Y1	D	2.35	5.63	10.95	
. ^t PHL	Α	Ť I	R _L = ∞	2.89	6.47	12.46	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	2.93	6.47	12.32	
[†] PZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.93	6.47	12.32	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	Α	Y1		0.03	0.08	0.15	ns/pF
Δt_{PHL}	~	7 1		0.04	0.07	0.13	Πο/μι
ΔtpZH	GZ	Y1		0.04	0.07	0.13	ns/pF
ΔtpZL	GZ.	T 1		0.04	0.07	0.13	нь/рг

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



IOL81LJ 8-ma 3-State I/O Buffer With 70-μa Pull-up, CMOS INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	н	Н
×	Н	L	Z	L
Х	Н	н	Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOL81LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-up current source terminates the output pad to VCC. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOL81LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/-	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			2.5]
1/	High-level output voltage		$I_{OH} = -8 \text{ mA}$				V
∨он			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			
\/a.	V _{OL} Low-level output voltage		$I_{OL} = 8 \text{ mA}$			0.5	V
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1	l
1	Off state output or	rrant	$V_{O} = V_{CC}$			± 10	
loz	Off-state output cu	mem	V _O = 0		- 70		μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		рF
	Y11		*		7.1		
C .	Equivalent power		t = tc = 1 pc		20.4		nE.
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$	20.4			pF

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D	0.75	1.97	4.22	
tpHL			R _L = ∞	1.64	4.28	8.76	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.67	4.26	8.62	
tPZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	1.67	4.26	8.62	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α .	Y1	R _I = ∞	1.05	2.83	6.05	
tPHL	^	[''	nL = ω	2.72	6.54	12.84	ns
tPZH	GZ	V1	$R_L = 1 k\Omega$ to GND	2.75	6.53	12.7	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to VCC}$	2.75	6.53	12.7	ns
tPHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.9	2.63	5.53	
tPLZ	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.42	0.76	1.32	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Δ tpLH	Α	Y1		0.01	0.02	0.05	ns/pF
Δt_{PHL}		11		0.03	0.06	0.12	lis/pr
ΔtpZH	GZ	Y1		0.03	0.06	0.12	ns/pF
ΔtPZL	GZ	Y 1		0.03	0.06	0.12	пѕ/рг

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

12-52

IOL81LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	$Y1 \qquad R_{L} = \infty \qquad \frac{0.98}{1.35}$	0.98 2.56	5.28	200		
^t PHL	A		π_ = ω	1.35	3.6	7.56	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.37	3.57	7.4	
^t PZL	GZ.		$R_L = 1 k\Omega$ to V_{CC}	1.37	3.57	7.4	ns

 $C_l = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.58	4.04	8.16	
tPHL	A	, ,	n[= ω	2.1	5.26	10.7	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.14	5.25	10.55	no
tPZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	2.14	5.25	10.55	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
∆tPLH	Α	Y1		0.02	0.04	0.08	no/nE
7tbHF	A	T 1		0.02	0.05	0.09	ns/pF
∆tPZH	GZ	Y1		0.02	0.05	0.09	no/nE
ΔtPZL	GZ	τ!		0.02	0.05	0.09	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2	e	0.74	1.15	1.7	
^t PHL	ΥI	12		0.35	0.83	1.44	ns
∆tpLH	Y1	Va		0.1	0.19	0.36	/F
2t _{PHL}	1 1	Y2		0.09	0.17	0.24	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOL84LJ 8-mA 3-STATE I/O BUFFER WITH 70-uA PULL-UP. TTL INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	s	OUTPUTS			
Α	GZ	Y1	Y1	Y2		
L	L	L	L	L		
н	L	Н	Н	Н		
X	Н	L	Z	L		
X	Н	Н	Z	Н		

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOL84LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70-μA pull-up current source terminates the output pad to VCC. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOL84LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			1.3		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Vall	V _{OH} High-level output voltage		$I_{OH} = -8 \text{ mA}$	3.7			V
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} – 0.	1		\
1/0	Low lovel output w	oltago	IOL = 8 mA			0.5	V
LVOL	V _{OL} Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ
loa	Off-state output cu	rront	$V_{O} = V_{CC}$			± 10	
loz	On-state output cu	Hent	$V_0 = 0$		- 70		μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
		Y1¶			7.1		
C .	Equivalent power		t - tr - 1 ns		21.3		pF
C _{pd}	dissipation capacita	dissipation capacitance $t_r = t_f = 1 \text{ ns}$			21.3		

 ‡ , § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



IOL84LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R₁ = ∞	0.75	1.97	4.21	ne
^t PHL		''	n _L = ω	1.64	4.27	8.75	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.67	4.25	8.6	
tPZL	GZ.	7 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.67	4.25	8.6	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D. – ~	1.05	2.83	6.05	
^t PHL		, ,	R _L = ∞	2.72	6.53	12.82	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.75	6.52	12.68	
^t PZL	GZ	1 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.75	6.52	12.68	ns
^t PHZ	GZ Y1	V1	$R_L = 1 k\Omega$ to GND	0.9	2.63	5.53	
^t PLZ		, Y1	"	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.42	0.76	1.32

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$\Delta t_{\sf PLH}$	^	Y1		0.01	0.02	0.05	no/nE
Δt_{PHL}	A	''		0.03	0.06	0.12	ns/pF
Δt_{PZH}	GZ	Y1		0.03	0.06	0.12	/
Δt_{PZL}	GZ	''		0.03	0.06	0.12	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	Y1	Y2		0.93	1.64	2.43	200	
^t PHL	Y 1	12		0.15	1.3	3.01	ns	
∆tpLH	Y1	Y2	V2		0.1	0.2	0.39	20/25
ΔtpHL	1 1			0.1	0.27	0.64	ns/pF	

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

TEXAS VI

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	٨	Y1	R _L = ∞	0.98	2.56	5.28	ns
t _{PHL}	A	''		1.35	3.59	7.56	
tPZH	67	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.37	3.56	7.4	
^t PZL	GZ	1 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.37	3.56	7.4	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D	1.58	4.04	8.17	
tPHL	A	1	R _L = ∞	2.1	5.26	10.7	ns
tPZH	GZ	V1	$R_L = 1 k\Omega$ to GND	2.14	5.25	10.55	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.14	5.25	10.55	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.02	0.04	0.08	nc/nE
Δt _{PHL}	Α	11		0.02	0.05	0.09	ns/pF
ΔtpZH	GZ	Y1		0.02	0.05	0.09	ns/pF
ΔtpZL	GZ.	YI		0.02	0.05	0.09	ns/pr

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987—REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS
Α	GZ	Y1	Y1 Y2
L	L	L	L L
Н	L	Н	нн
X	Н	L	Z L
X	Н	Н	Z H

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The ION21LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70- μ A pull-up source terminates the output pad to VCC. The input buffer responds to CMOS threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: ION21LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
V _T	voltage	Y1			2.5		\ \ \
V	H High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7			V
Vон	High-level output v	onage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			_ v
V	Low lovel output w	oltago	I _{OL} = 2 mA			0.5	V
VOL	VOL Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	\ \ \
lo-	Off-state output cu	rrant	$V_0 = V_{CC}$			± 10	^
loz	On-state output cu	Hent	V ₀ = 0		- 70		μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
		Y1¶		7.13			
<u> </u>	Equivalent power		t - t - 1 pc		18		pF
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$	ļ	10		þΓ

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

Texas 😲

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Α	Y1	R _L = ∞	1.33	3.42	7.19	ns
^t PHL] '']		4.54	9.85	18.36	115
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.56	9.85	18.28	
^t PZL	GZ.	Y 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	4.56	9.85	18.28	ns

 $C_I = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	R _I = ∞	2.3	6.17	13.02	ns
tPHL		1	η <u> </u>	8.48	17.54	31.63	113
t _{PZH}	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	8.51	17.53	31.54	
tPZL	GZ		$R_L = 1 k\Omega \text{ to VCC}$	8.51	17.53	31.54	ns
tPHZ	CZ	GZ Y1	$R_L = 1 k\Omega$ to GND	0.52	1.32	2.6	
tPLZ	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	0.27	0.55	0.88	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.03	0.08	0.17	20/25
ΔtpHL	Α	''		0.11	0.22	0.38	ns/pF
ΔtPZH	GZ	Y1		0.11	0.22	0.38	20/25
ΔtPZL	GZ			0.11	0.22	0.38	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

ION21LJ 2-mA 3-STATE I/O BUFFER WITH $70-\mu$ A PULL-UP, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	_	Y1	R _I = ∞	2.15	5.19	10.22	20
tPHL	Α	7 '	n[= ω	3.53	7.93	15.24	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.56	7.93	15.16	no
tPZL] 62		$R_L = 1 k\Omega \text{ to } V_{CC}$	3.56	7.93	15.16	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	۸	Y1	D. – ••	4.45	10.64	20.6	200
tPHL	Α		R _L = ∞	6.15	13.19	24.64	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	6.18	13.19	24.55	no
tPZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	6.18	13.19	24.55	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.07	0.16	0.3	ns/pF
Δt_{PHL}	Α	1 1		0.07	0.15	0.27	пъ/рг
ΔtpZH	GZ	Y1		0.07	0.15	0.27	ns/pF
Δt_{PZL}	GZ.	''		0.07	0.15	0.27	ns/pr

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	V 1	Y2		0.75	1.15	1.71	
[†] PHL	Y1	12		0.35	0.82	1.45	ns
∆tpLH	V1	Y1 Y2		0.1	0.19	0.36	/
ΔtpHL	71			0.09	0.18	0.24	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



ION24LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

, ,	INPUT	S	OUT	PUTS
. A	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
Х	Н	L	Z	L
х	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The ION24LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70- μ A pull-up source terminates the output pad to V_{CC}. The input buffer responds to TTL threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: ION24LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/_	Input threshold	A,GZ			2.2		V	
٧T	voltage	Y1		1.3				
Vau	High-level output voltage		High-level output voltage $I_{OH} = -2 \text{ mA}$ 3.7			V		
Vон	H High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			L v	
Voi	Low lovel output voltage		Low-level output voltage $I_{OL} = 2 \text{ mA}$ 0		0.5	V		
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	L ·	
107	Off-state output cu	rront	$V_0 = V_{CC}$			± 10		
loz	On-state output cu	Helli	$V_0 = 0$	– 70			μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
		Y1¶			7.13			
	Equivalent power		$t_r = t_f = 1 \text{ ns}$		20		pF	
C _{pd}	dissipation capacita	ance	rp - rp - 1 113		20		5'	

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

TE

ION24LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	^	Y1	R ₁ = ∞	1.33	3.41	7.18	20
t _{PHL}	Α	1 1	π ω	4.52	9.81	18.28	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.55	9.81	18.21	
tPZL	G2		$R_L = 1 k\Omega \text{ to V}_{CC}$	4.55	9.81	18.21	ns

 $C_I = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	2.3	6.17	13.02	no
[†] PHL	_ ^	1 '	n ω	8.47	17.5	31.55	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	8.5	17.5	31.47	
^t PZL	G2		$R_L = 1 k\Omega \text{ to V}_{CC}$	8.5	17.5	31.47	ns
^t PHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.52	1.32	2.6	
tPLZ	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.27	0.55	0.88	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.03	0.08	0.17	ns/pF
ΔtpHL	А	7 1		0.11	0.22	0.38	пѕ/рг
ΔtpZH	C7	GZ Y1		0.11	0.22	0.38	/F
ΔtPZL	GZ			0.11	0.22	0.38	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.94	1.66	2.44	
tPHL	ΥI	12		0.18	1.35	3.19	ns
ΔtPLH	Y1	Y2		0.09	0.19	0.39	no/nE
ΔtPHL	T			0.08	0.29	0.66	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

CL = 15 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	^	Y1	R _L = ∞	2.16	5.2	10.25	na
tPHL	A	, ,		3.53	7.92	15.21	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.55	7.91	15.13	no
tPZL	GZ.	1	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.55	7.91	15.13	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	D	4.46	10.66	20.64	
tpHL	. 4	''	R _L = ∞	6.14	13.18	24.61	ns
tPZH	67	GZ Y1	$R_L = 1 \text{ k}\Omega \text{ to GND}$	6.17	13.17	24.52	20
tPZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	6.17	13.17	24.52	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	^	Y1		0.07	0.16	0.3	ns/pF
ΔtpHL	A	Y 1		0.07	0.15	0.27	пѕ/рг
Δt_{PZH}	GZ	V.1		0.07	0.15	0.27	/
ΔtpZL	GZ	Y1		0.07	0.15	0.27	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

ION41LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTI	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
X	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The ION41LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70- μ A pull-up source terminates the output pad to V_{CC}. The input buffer responds to CMOS threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: ION41LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]	. 1	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			2.5]
V/0	High-level output voltage		High level output voltage $I_{OH} = -4 \text{ mA}$ 3.7			V	
Vон			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		, v
1/0:	VOL Low-level output voltage		IOL = 4 mA			0.5	V
VOF.			$I_{OL} = 20 \mu A$, See Note 1			0.1	
1	Off-state output cu	rrant	AO = ACC			± 10	
loz	On-state output cu	irent	V _O = 0		- 70		μΑ
		Α			0.23		
C_{i}	Input capacitance	GZ			0.18		pF
	Y1¶				7.13		
<u> </u>	Equivalent power		$t_r = t_f = 1 \text{ ns}$		19.6		pF
C _{pd}	dissipation capacita	ance	ι _Γ – ι _† – 1 113		13.0		PF

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxes Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

ION41LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	D. – ••	1.14	3.04	6.53	
tPHL	A		n _L = ω	3.48	8.08	15.58	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.52	8.08	15.51	
tPZL	G2	"	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.52	8.08	15.51	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R₁ = ∞	1.72	4.63	9.85	no
^t PHL	A	1 1	π_ – ω	5.71	12.49	23.27	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	5.75	12.49	23.21	
tPZL	GZ.		$R_L = 1 k\Omega \text{ to } V_{CC}$	5.75	12.49	23.21	ns
^t PHZ	G7	GZ Y1	$R_L = 1 k\Omega$ to GND	0.65	1.77	3.63	
tPLZ	GZ.		$R_L = 1 k\Omega \text{ to } V_{CC}$	0.32	0.64	1	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	٨	Y1		0.02	0.05	0.1	no/nE
Δ tPHL	Α	1 '		0.06	0.13	0.22	ns/pF
ΔtPZH	GZ	Y1		0.06	0.13	0.22	/-F
Δ tPZL	GZ	11		0.06	0.13	0.22	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



ION41LJ 4-ma 3-State I/O Buffer With 70-μa Pull-up, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	^	Y1	D	1.62	4.11	8.36	
^t PHL	Α	''	R _L = ∞	2.82	6.78	13.47	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.85	6.78	13.39	nc
tPZL	GZ	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.85	6.78	13.39	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH		Y1	R _L = ∞	2.82	6.96	13.82	na
^t PHL	Α	''		4.41	10.03	19.3	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.45	10.03	19.23	
tPZL	GZ	Y '	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.45	10.03	19.23	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$\Delta {\sf tPLH}$	А	Y1		0.03	0.08	0.16	ns/pF
Δt_PHL	_ ^	"		0.05	0.09	0.17	пѕ/рг
Δt_{PZH}	GZ	Y1		0.05	0.09	0.17	(-F
Δt_{PZL}	GZ .	, , , , , , , , , , , , , , , , , , ,		0.05	0.09	0.17	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.75	1.15	1.71	
[†] PHL	11	12		0.35	0.82	1.45	ns
Δt_{PLH}	Y1	V2		0.1	0.19	0.36	/
∆tpHL	1 1	Y2		0.09	0.18	0.24	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



ION44LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	s	OUT	OUTPUTS		
Α	GZ	Y1	Y1	Y2		
L	L.	L	L	L		
Н	L	Н	Н	Н		
×	Н	L	· Z	L		
×	Н	Н	Z	Н		

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The ION44LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70- μ A pull-up source terminates the output pad to V_{CC}. The input buffer responds to TTL threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: ION44LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/-	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1		1.3		l v		
V. 0. 1	OH High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			V	
∨он			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0	. 1		l	
1/01	Low lovel output w	altago	IOL = 4 mA			0.5	V	
VOL	V _{OL} Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	l	
lo-	Off-state output cu	rront	$V_{O} = V_{CC}$			± 10		
loz	On-state output cu	Hent	V _O = 0		- 70		μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
		Y1¶	1		7.13			
<u> </u>	Equivalent power		t - tc - 1 nc		19.7		n.E	
Cpd	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$	19.7			pF	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

iii is ot Ins

ION44LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	А	Y1	D. –	1.14	3.04	6.52	
tPHL	^	1 1	$R_L = \infty$	3.47	8.06	15.54	ns
^t PZH	C7	Y1	$R_L = 1 k\Omega$ to GND	3.51	8.05	15.47	
^t PZL	GZ	11	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.51	8.05	15.47	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.72	4.63	9.85	
^t PHL	^	, ,,	η μ = ω	5.71	12.47	23.23	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	5.74	12.47	23.17	
tPZL	G2	YI	$R_L = 1 k\Omega$ to V_{CC}	5.74	12.47	23.17	ns
^t PHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.65	1.77	3.63	200
tPLZ	GZ.	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.32	0.64	1	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.02	0.05	0.1	/
ΔtpHL	Α	Y 1		0.06	0.13	0.22	ns/pF
Δt_{PZH}	GZ	V.1		0.06	0.13	0.22	/
Δt_{PZL}	GZ	Y1		0.06	0.13	0.22	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature unless otherwise noted), $C_1 = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.93	1.66	2.44	
^t PHL	ΥI	12		0.17	1.33	3.13	ns
ΔtpLH	Y1	Va		0.1	0.19	0.39	/F
ΔtpHL	1 '	Y2		0.09	0.29	0.66	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

TEXAS INSTRUMENTS

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	D ~	1.62	4.11	8.37	no
^t PHL		''	R _L = ∞	2.82	6.78	13.46	ns
^t PZH	GZ	Y1	$R_L = 1 \text{ k}\Omega \text{ to GND}$	2.85	6.77	13.37	20
tPZL	GZ.	''	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.85	6.77	13.37	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH		Y1	R _L = ∞	2.83	6.97	13.84	20
tPHL.				4.41	10.02	19.28	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	4.44	10.02	19.21	
tPZL	GZ.	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.44	10.02	19.21	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∆tPLH		Y1		0.03	0.08	0.16	ns/pF
ΔtpHL	A	. 1		0.05	0.09	0.17	ns/pr
ΔtpZH	GZ	V1		0.05	0.09	0.17	/
ΔtpZL	GZ .	Y1		0.05	0.09	0.17	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



ION81LJ 8-ma 3-State I/O Buffer With 70-μa Pull-up, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	s	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
X	Н	L	Z	L
x	Н	Н	Z	н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The ION81LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70- μ A pull-up source terminates the output pad to V_{CC}. The input buffer responds to CMOS threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: ION81LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/_	Input threshold	A,GZ			2.2		V	
٧T	voltage	Y1			2.5		1 '	
V	VOH High-level output voltage		$I_{OH} = -8 \text{ mA}$	3.7			V	
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	.1]	
V-2-1	Law laval autout w	oltogo	I _{OL} = 8 mA			0.5	V	
VOL	VOL Low-level output voltag		$I_{OL} = 20 \mu A$, See Note 1			0.1]	
1	Off state sutput au		VO = VCC			± 10	_	
loz	Off-state output cu	rrent	V _O = 0		- 70		μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
		Y1¶		7.13				
<u> </u>	Equivalent power		t - t 1 no		21.6		nE	
C _{pd}	dissipation capacita	nce	$t_r = t_f = 1 \text{ ns}$	21.6			pF	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _L = ∞	1.12	3.29	7.27	ns
^t PHL		''		3.17	7.96	15.95	
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.21	7.97	15.9	
^t PZL		''	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.21	7.97	15.9	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	A	Y1	R _I = ∞	1.58	4.5	9.78	20
^t PHL	Α	''	π ω	4.7	11.07	21.47	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	4.74	11.06	21.41	
^t PZL	GZ.	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.74	11.06	21.41	ns
^t PHZ	C7	GZ Y1	$R_L = 1 k\Omega \text{ to GND}$	0.94	2.75	5.75	
[†] PLZ	GZ.		$R_L = 1 k\Omega \text{ to } V_{CC}$	0.42	0.79	1.38	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	٨	Y1		0.01	0.03	0.07	no/nE
ΔtPHL	Α	''		0.04	0.09	0.16	ns/pF
ΔtpZH	C7	Y1		0.04	0.09	0.16	/
Δt_{PZL}	GZ	1 1		0.04	0.09	0.16	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

ION81LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	1.52	4.17	8.79	
^t PHL	_ ^	''	n[- ω	2.61	6.84	14.11	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.64	6.84	14.03	n.c
tPZL	GZ	' '	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.64	6.84	14.03	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	D. –	2.29	6.02	12.37	20
tPHL		''	R _L = ∞	3.77	9.29	18.59	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.81	9.28	18.51	
^t PZL	GZ	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.81	9.28	18.51	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.02	0.05	0.1	no/nF
Δt_{PHL}	Α	, , ,		0.03	0.07	0.13	ns/pF
ΔtpZH	GZ	Y1		0.03	0.07	0.13	ns/pF
ΔtpZL	G2	1 1		0.03	0.07	0.13	ns/pr

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.75	1.15	1.71	ne
^t PHL	Y 1	12		0.35	0.82	1.45	ns
ΔtpLH	V1	Y2		0.1	0.19	0.36	no/nE
Δ tpHL	Y1	12		0.09	0.18	0.24	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



ION84LJ 8-ma 3-State I/O Buffer With 70-μa Pull-up, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
н	L	Н	Н	Н
×	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The ION84LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A $70^{-}\mu$ A pull-up source terminates the output pad to V_{CC}. The input buffer responds to TTL threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: ION84LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT		
۷т	Input threshold	A,GZ			2.2				
V	voltage	Y1			1.3		V		
	High-level output voltage		$I_{OH} = -8 \text{ mA}$				V		
Vон	migh-level output v	onage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0	.1				
Voi	Low-level output v	altage	$I_{OL} = 8 \text{ mA}$			0.5	V		
VOL	VOL Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	<u> </u>		
10-	Off-state output cu	rront	$V_O = V_{CC}$			± 10			
loz	Off-state output cu	Hent	V ₀ = 0	$V_0 = 0$ -70			μΑ		
		Α			0.23				
c_i	Input capacitance	GZ			0.18		pF		
	Y1¶				7.13		}		
Cpd	Equivalent power		$t_r = t_f = 1 \text{ ns}$		21		pF		
- Spa	dissipation capacita	ance	4 1		<u> </u>		<u> </u>		

^{🙏 🍕 , 🐧} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas, instruments standard warranty. Production processing does not necessarily include testing of all parameters.



ION84LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-UP, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	А	Y1	D. –	1.12	3.29	7.26	
^t PHL	А	''	R _L = ∞	3.16	7.95	15.92	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.2	7.95	15.87	
^t PZL	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	3.2	7.95	15.87	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.58	4.5	9.78	
tPHL	A	''	\\[= ∞	4.69	11.05	21.47	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.73	11.05	21.39	
^t PZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	4.73	11.05	21.39	ns
^t PHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.94	2.75	5.75	
tPLZ	GZ.	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.42	0.79	1.38	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
2tPLH	^	Y1		0.01	0.03	0.07	/
∆tPHL	Α	7 1		0.04	0.09	0.16	ns/pF
Δt _{PZH}	GZ	Y1		0.04	0.09	0.16	20/25
Δt_{PZL}	G2	Y 1		0.04	0.09	0.16	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.93	1.66	2.44	no
^t PHL	Y 1	12		0.16	1.3	3.03	ns
∆tPLH	Y1	Y2		0.1	0.19	0.39	20/25
∆tpHL	7 1	12		0.1	0.27	0.64	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	1.52	4.17	8.79	no
^t PHL		11	π ω	2.6	6.84	14.09	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.64	6.83	14.02	no
^t PZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	2.64	6.83	14.02	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	_	Y1	D. –	2.3	6.02	12.37	
^t PHL	Α	7 1	R _L = ∞	3.77	9.29	18.6	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	3.81	9.28	18.51	20
tPZL	ا طک	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.81	9.28	18.51	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	^	Y1		0.02	0.05	0.1	na/nE
Δt_{PHL}	A	1 1		0.03	0.07	0.13	ns/pF
ΔtpZH	67	V1		0.03	0.07	0.13	/E
ΔtpZL	GZ	Y1		0.03	0.07	0.13	ns/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

IOU21LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	s	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	н	Н
×	Н	L	Z	L
×	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOU21LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A $70-\mu A$ pull-down current source terminates the output pad to GND. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOU21LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			2.5]
V	High-level output voltage $I_{OH} = -2 \text{ mA}$ 3.7			V			
Vон	migh-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			l
\/a.	Low lovel output w	altago	$I_{OL} = 2 \text{ mA}$			0.5	V
VOL	VOL Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	l
	Off-state output cu	rront	$V_O = V_{CC}$		70		_
loz	On-state output cu	rrent	V _O = 0			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
	Y1¶				7.1		
<u> </u>	Equivalent power		t = tc = 1 pc		16.8		ne ne
C _{pd}	dissipation capacita	nce	$t_r = t_f = 1 \text{ ns}$		10.0		pF

^{‡, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



IOU21LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	٨	Y1	D ~	1.03	2.58	5.36	ns
^t PHL	Α.	''	R _L = ∞	3.15	6.7	12.36	,,,,
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.03	2.94	6.23	
tPZL	GZ		$RL = 1 k\Omega$ to VCC	1.03	2.94	6.23	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	R _I = ∞	1.99	5.33	11.23	ns
tPHL	A	1 1	η <u> </u>	7	14.13	25.1	113
tPZH	GZ	Z Y1	$R_L = 1 k\Omega$ to GND	2	5.69	12.09	
tPZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	2	5.69	12.09	ns
tPHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.47	1.19	2.38	
tpLZ	GZ.	Y1	$R_L = 1 k\Omega$ to V_{CC}	0.27	0.52	0.82	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtPLH	^	Y1		0.03	0.08	0.17	no/nE
ΔtPHL	Α	7 1		0.11	0.21	0.36	ns/pF
ΔtpZH	GZ	Y1		0.03	0.08	0.17	20/2F
ΔtPZL	GZ	7 1		0.03	0.08	0.17	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOU21LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	_	Y1	R _I = ∞	1.83	4.33	8.37	
tPHL	Α	''	π_ – ω	2.28	5.02	9.61	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.94	4.68	9.12	
tPZL	J GZ		$R_L = 1 k\Omega$ to V_{CC}	1.94	4.68	9.12	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	4.15	9.82	18.85	no
^t PHL	А	''	η ω	4.73	9.9	18.31	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	4.26	10.18	19.6	
^t PZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	4.26	10.18	19.6	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∆t _{PLH}	А	Y1		0.07	0.16	0.3	20/pF
∆t _{PHL}	A	''		0.07	0.14	0.25	ns/pF
ΔtpZH	GZ	Y1		0.07	0.16	0.3	no/nE
ΔtPZL	GZ	11		0.07	0.16	0.3	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.96	1.16	1.7	
^t PHL	ΥI	12		0.31	0.8	1.39	ns
∆tPLH	Y1	V2		0.1	0.19	0.36	/
7tbHF	T 1	Y2		0.08	0.14	0.25	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOU24LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
×	Н	L	z	L
×	Н	Н	Z	Н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOU24LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-down current source terminates the output pad to GND. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOU24LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER‡		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/-	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			1.3		ľ
VOH High-level output voltage		oltago	$I_{OH} = -2 \text{ mA}$	3.7			V
Vон	riigii-level output v	oitage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		\ \ \
Va. Low lovel output voltage			I _{OL} = 2 mA			0.5	V
VOL	V _{OL} Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	L *
10-	Off-state output cu	rront	$V_0 = V_{CC}$		70		
loz	On-state output cu	mem	V _O = 0			± 10	μΑ
		Α			0.23		
Ci	C _i Input capacitance				0.18		pF
		Y1¶			7.1		
<u> </u>	Equivalent power		$t_r = t_f = 1 \text{ ns}$		17.2		DE.
C _{pd}	dissipation capacita	ance	ις – ις – ι πο	17.2			pF

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''

Texas 🐶 Instruments

IOU24LJ 2-ma 3-State I/O Buffer With 70-μa Pull-down, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	1.03	2.57	5.35	
tPHL	Α	''	n[= ∞	3.13	6.67	12.29	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.03	2.93	6.22	
tPZL		''	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.03	2.93	6.22	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	OT (TUPTUC)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D. –	1.99	5.33	11.22	
^t PHL	A		R _L = ∞	6.98	14.09	25.03	ns
^t PZH	GZ	V.1	$R_L = 1 k\Omega$ to GND	2	5.68	12.09	
^t PZL	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	2	5.68	12.09	ns
^t PHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.47	1.19	2.38	
tPLZ	GZ.	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.27	0.52	0.82	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
∆tpLH	А	Y1		0.03	0.08	0.17	ns/pF	
ΔtpHL	A .	ΥI		0.11	0.21	0.36	пѕ/рг	
Δt_{PZH}	GZ	Y1	67 141		0.03	0.08	0.17	no/nE
Δt_{PZL}	GZ			0.03	0.08	0.17	ns/pF	

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	V 1	Y2		0.99	1.68	2.45	
^t PHL	Y1	12		0.16	1.37	3.3	ns
ΔtpLH	V.1	Y2		0.09	0.19	0.38	20/25
ΔtpHL	Y1	1 12		0.08	0.29	0.67	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

Texas V

Copyright © 1987, Texas Instruments Incorporated

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _L = ∞	1.84	4.34	8.4	ns
tPHL	A	1		2.28	5	9.59	
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.95	4.7	9.15	
tPZL	GZ	"	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.95	4.7	9.15	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	Α	Y1	R _L = ∞	4.16	9.85	18.9	ns	
tPHL				4.72	9.89	18.29		
^t PZH	67	67 7	V1	$R_L = 1 k\Omega$ to GND	4.27	10.21	19.65	
tPZL	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	4.27	10.21	19.65	ns	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	_	Y1		0.07	0.16	0.3	ns/pF
Δt_{PHL}	A	Y 1		0.07	0.14	0.25	iis/pr
Δ tpZH	C7	V1		0.07	0.16	0.3	20/25
Δt_{PZL}	GZ	Y1		0.07	0.16	0.3	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

IOU41LJ 4-ma 3-State I/O Buffer With 70-μa Pull-down, CMOS INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS
Α	GZ	Y1	Y1 Y2
L	L	L	LL
Н	L	Н	н н
×	Н	L	Z L
X	Н	Н	ZН

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOU41LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-down current source terminates the output pad to GND. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOU41LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP⁵	MAX	UNIT	
\/-	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			2.5		1 °	
V _{OH} High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			V		
		ortage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1			
VOI Low-level output voltage			I _{OL} = 4 mA			0.5	V	
VOL	VOL Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ	
	Off state systems as		$V_0 = V_{CC}$		70			
loz	Off-state output cu	rrent	V ₀ = 0			± 10	μΑ	
		Α			0.23			
Ci	C _i Input capacitance				0.18		pF	
	•	Y1¶		7.1				
C .	Equivalent power		$t_r = t_f = 1 \text{ ns}$		16.5		nE	
C _{pd}	dissipation capacita	ance	ι _γ – ι _γ – ι 115		10.5		pF	

^{*, §, ¶,} and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
t _{PLH}	Α	Y1 .	R _L = ∞	0.8	1.99	4.15	ns	
tPHL		. '''		2.06	4.79	9.29		
^t PZH	GZ	67	Y1	$R_L = 1 k\Omega$ to GND	0.81	2.35	5.03	
tPZL		1 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.81	2.35	5.03	ns	

 $C_l = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.29	3.38	7.14	
tPHL	A	1 '	\(\[- \infty\]	4.01	8.61	15.92	ns
^t PZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.3	3.75	8.02	
tPZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	1.3	3.75	8.02	ns
tpHZ	GZ	V.1	$R_L = 1 k\Omega$ to GND	0.62	1.66	3.39	
tPLZ	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	0.3	0.62	0.98	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	^	Y1		0.01	0.04	0.09	no/nF
Δt_{PHL}	Α	Ť 1		0.06	0.11	0.19	ns/pF
ΔtpZH	GZ	Y1		0.01	0.04	0.09	no/nE
Δt_{PZL}	G2	1 1		0.01	0.04	0.09	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOU41LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	1.19	2.89	5.75	ns
t _{PHL}	Α	Ŧ 1	π_ = ω	1.61	3.84	7.69	''3
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.3	3.25	6.52	
tPZL	GZ.	Y 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.3	3.25	6.52	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
^t PLH	^	Y1	R _I = ∞	2.35	5.65	11.01	
t _{PHL}	Α	Ť 1	η_ = ω	2.88	6.44	12.39	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	2.47	6.01	11.77	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.47	6.01	11.77	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∆tPLH	_	Y1		0.03	0.08	0.15	no/n[
∆tPHL	A	ΥI		0.04	0.07	0.13	ns/pF
ΔtpZH	GZ	Y1		0.03	0.08	0.15	/
∆tp7l	l GZ	Y 1		0.03	0.08	0.15	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.76	1.15	1.7	200
tPHL	YI	12		0.31	0.8	1.39	ns
2tPLH	Y1	Y2		0.1	0.19	0.36	20/25
2tPHL	, , , , , , , , , , , , , , , , , , ,	1 12		0.08	0.14	0.25	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOU44LJ 4-ma 3-state I/O Buffer With 70-μa Pull-Down, TTL INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
Н	L	Н	Н	Н
Х	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOU44LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-down current source terminates the output pad to GND. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOU44LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/-	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1	to see the		1.3		ľ	
V/0	High lovel output v	oltago	$I_{OH} = -4 \text{ mA}$	3.7			V	
Vон	High-level output v	orrage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		l	
V-2.	Law lavel output w	oltogo	I _{OL} = 4 mA			0.5	V	
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1] <u> </u>	
	Off state systems as		$V_{O} = V_{CC}$		70		_	
loz	Off-state output cu	ment	$V_0 = 0$			± 10	μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
		Y1¶			7.1			
<u> </u>	Equivalent power		t - tr - 1 no		17.3		. nE	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		17.3		pF	

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



IOU44LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	_	Y1	D. –	0.8	1.99	4.15	20
^t PHL	Α	1 1	R _L = ∞	2.05	4.77	9.26	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.81	2.35	5.03	
^t PZL	GZ	Y 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.81	2.35	5.03	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.29	3.38	7.14	
^t PHL	A	T 1	ιι[- ∞	4	8.59	15.88	ns
^t PZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.3	3.74	8.01	
^t PZL	GZ		$R_L = 1 k\Omega$ to V_{CC}	1.3	3.74	8.01	ns
tPHZ	C7	GZ Y1	$R_L = 1 k\Omega$ to GND	0.62	1.66	3.39	
tPLZ	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	0.3	0.62	0.98	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	۸	Y1		0.01	0.04	0.09	ns/pF
Δt_{PHL}	Α	[0.06	0.11	0.19	пѕ/рг
ΔtpZH	GZ	Y1		0.01	0.04	0.09	no/nE
Δt_{PZL}	GZ	''		0.01	0.04	0.09	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature unless otherwise noted), $C_1 = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.99	1.68	2.45	no
^t PHL	YI	, 12		0.15	1.36	3.25	ns
Δ tPLH	V1	Y2		0.09	0.19	0.38	ns/pF
∆tPHL	Y1	12		0.09	0.26	0.67	ns/pr

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D ~	1.19	2.89	5.75	no
t _{PHL}	A	''	R _L = ∞	1.61	3.83	7.68	ns
tPZH	C7	. Y1	$R_L = 1 k\Omega$ to GND	1.3	3.25	6.52	20
tPZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	1.3	3.25	6.52	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D ~	2.35	5.66	11.02	nc
tPHL	Α	''	R _L = ∞	2.87	6.43	12.38	ns
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	2.47	6.02	11.78	no
tPZL	GZ	* 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.47	6.02	11.78	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH		Y1		0.03	0.08	0.15	20/25
ΔtpHL	Α	Y		0.04	0.07	0.13	ns/pF
ΔtpZH	67	V.1		0.03	0.08	0.15	20/25
ΔtpZL	GZ	Y1		0.03	0.08	0.15	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ	Y1	Y1	Y2
L	L	L	L	L
H	L	Н	Н	Н
X	Н	L	Z	L
X	Н	Н	Z	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOU81LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A 70- μ A pull-down current source terminates the output pad to GND. The input buffer responds to CMOS threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOU81LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT		
\ <u>/</u> _	Input threshold	A,GZ			2.2		V		
VT	voltage	Y1			2.5]		
Va	High-level output v	oltago	$I_{OH} = -8 \text{ mA}$	3.7			V		
Vон	nigh-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		V		
1/0.	Low lovel output w	oltogo	I _{OL} = 8 mA			0.5	V		
VOL	L Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	l		
10-	Off-state output cu	rront	$V_0 = V_{CC}$		70				
loz	On-state output cu	irent	V _O = 0			± 10	μΑ		
		Α			0.23				
Ci	Input capacitance	GZ			0.18		pF		
	Y1¶				7.1				
<u> </u>	Equivalent power		t - to - 1 no		18.2		pF		
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		10.2		þΕ		

 $^{^{\}ddagger}$, § , ¶ , and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	_	Y1	R _I = ∞	0.75	1.97	4.23	
tPHL	Α	''	n[– ∞	1.64	4.26	8.72	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.75	2.33	5.11	
tPZL	GZ	11	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.75	2.33	5.11	ns

$C_i = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	1.05	2.83	6.07	
^t PHL	Α	' ' '	n ∞	2.71	6.52	12.8	ns
tPZH	C7	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.05	3.2	6.96	
tPZL	GZ	11	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.05	3.2	6.96	ns
tPHZ	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	0.9	2.63	5.53	
tPLZ	ا	11	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.42	0.76	1.32	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	_	Y1		0.01	0.02	0.05	20/25
ΔtpHL	Α	1 1		0.03	0.06	0.12	ns/pF
ΔtpZH	C7	V1		0.01	0.02	0.05	/
Δt_{PZL}	GZ	Y1		0.01	0.02	0.05	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOU81LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	_	Y1	2.57	5.3			
tpHL	Α		n[= ω	1.34	3.58	7.53	ns
tPZH	67	Y1	$R_L = 1 k\Omega$ to GND	1.1	2.93	6.08	no
tPZL	GZ	''	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.1	2.93	6.08	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _I = ∞	1.58	4.05	8.19	ns
tpHL	Α		η_ – ω	2.1	5.25	10.67	113
tPZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.7	4.41	8.97	no
tPZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	1.7	4.41	8.97	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}		Y1		0.02	0.04	0.08	ns/pF
Δt_{PHL}	Α	Y 1		0.02	0.05	0.09	пѕ/рг
Δ tpZH	C7	V1		0.02	0.04	0.08	20/2F
ΔtpZL	GZ Y1		0.02	0.04	0.08	ns/pF	

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.76	1.15	1.7	
tPHL	YI	Y 2		0.31	0.8	1.39	ns
ΔtpLH	V1	Y2		0.1	0.19	0.36	ns/nE
ΔtpHL	Y1	Y 2		0.08	0.14	0.25	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOU84LJ 8-ma 3-State I/O Buffer With 70-μα Pull-Down, TTL INPUT, AND CMOS/TTL OUTPUT


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	ı	INPUT	S	OUTPUTS
I	Α	GZ	Y1	Y1 Y2
	L	L	L	L L
	Н	L	Н	нн
١	Х	Н	L	Z L
	X	Н	Η.	Z H

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOU84LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. A $70-\mu A$ pull-down current source terminates the output pad to GND. The input buffer responds to TTL threshold levels imposed on the I/O bus regardless of the state of the internal output enable GZ. When the buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: IOU84LJ A,GZ,Y2,Y1;


absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/_	Input threshold	A,GZ			2.2		V	
∨ _T	voltage	Y1			1.3		1 °	
V	High lovel output v	oltogo	I _{OH} = -8 mA	3.7			V	
Vон	High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	.1			
V	Low lovel output in	oltogo	I _{OL} = 8 mA			0.5	V	
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	l	
	Off-state output current		$V_O = V_{CC}$		70		_	
loz			V ₀ = 0			± 10	μΑ	
		Α			0.23			
Ci	Input capacitance GZ				0.18		pF	
		Y1¶			7.1			
C .	Equivalent power		$t_r = t_f = 1 \text{ ns}$		19.1		pF	
C _{pd}	dissipation capacita	ance	ι _γ – ι _γ – ι ιιδ	19.1			bE	

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".





IOU84LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH -	٨	Y1	R _L = ∞	0.75	1.97	4.23	ns
^t PHL	Α	, , ,		1.64	4.25	8.71	
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	0.75	2.33	5.11	no
tpZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.75	2.33	5.11	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	1.05	2.83	6.07	
tPHL	_ ^	7 1	η = ω	2.71	6.51	12.78	ns
^t PZH	GZ	V.1	$R_L = 1 k\Omega$ to GND	1.05	3.19	6.96	
tPZL	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	1.05	3.19	6.96	ns
tPHZ	GZ	V1	$R_L = 1 k\Omega$ to GND	0.9	2.63	5.53	
tPLZ	GZ	Y1	$R_L = 1 k\Omega$ to V_{CC}	0.42	0.76	1.32	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∆tPLH	А	Y1		0.01	0.02	0.05	ns/pF
∆tPHL	^	''		0.03	0.06	0.12	ns/pr
ΔtPZH	GZ	Y1		0.01	0.02	0.05	no/nE
∆tPZL	GZ.			0.01	0.02	0.05	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	Y1	Y2		0.99	1.68	2.45	ne
tPHL	1 1	12		0.15	1.33	3.15	ns
ΔtPLH	V.1	Y2		0.09	0.19	0.38	20/2E
7tbHF	Y1			0.09	0.29	0.67	ns/pF

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



Copyright © 1987, Texas Instruments Incorporated

IOU84LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, AND CMOS/TTL OUTPUT

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	R _I = ∞	0.99	2.57	5.3	20
tPHL	^	7 1	n _L = ω	1.34	3.58	7.52	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.1	2.93	6.08	
tPZL	GZ		$R_L = 1 k\Omega \text{ to } V_{CC}$	1.1	2.93	6.08	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	Ri = ∞	1.59	4.05	8.19	no
^t PHL		, ,	π ω	2.09	5.24	10.66	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.7	4.41	8.97	20
^t PZL	GZ .	Yı	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.7	4.41	8.97	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
7tbrH	^	Y1	,	0.02	0.04	0.08	ns/pF
2tPHL	Α			0.02	0.05	0.09	ns/pr
∆tPZH	GZ	Y1		0.02	0.04	0.08	nc/nE
∆tPZL	GZ	Y I		0.02	0.04	0.08	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

TGC100 SFRIFS

IOW21LJ 2-mA 3-STATE I/O BUFFER WITH 70-µA PULL-DOWN, CMOS INPUT. CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS			
Α	GZ	Y1	Y1	Y2		
L	L	L	L	L		
Н	L	Н	Н	Н		
X	Н	L	Z	L		
×	Н	Н	Z	Н		

logic symbol †



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOW21LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70-µA pull-down current source terminates the output pad to GND. The input buffer responds to CMOS threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: IOW21LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
\/-	Input threshold	A,GZ			2.2		V	
VT	voltage	Y1			2.5		1	
1/011	High level output v	oltago	$I_{OH} = -2 \text{ mA}$	3.7				
∨он	High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1			
V/0.	Low-level output ve	oltago	$I_{OL} = 2 \text{ mA}$			0.5	V	
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1]	
10-	Off-state output current		VO = VCC		70		μА	
loz			$V_0 = 0$			± 10	μΑ	
		Α			0.23			
Ci	Input capacitance	GZ			0.18		pF	
		Y1¶			7.13			
	Equivalent power		t - tc - 1 pc		16		25	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$	16			pF	

*, §, ¶, and NOTE 1; For notes in this section, see "Bidirectional Input/Output Buffers General Information",



IOW21LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _L = ∞	1.33	3.44	7.26	ns
tPHL	A	''		4.49	9.75	18.16	
tPZH	67	V1	$R_L = 1 k\Omega$ to GND	1.39	3.81	8.05	20
^t PZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.39	3.81	8.05	ns

 $C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	2.31	6.23	13.16	
^t PHL	_ ^	''	11 <u>1</u> – w	8.41	17.37	31.32	ns
^t PZH	C7	V1	$R_L = 1 k\Omega \text{ to GND}$	2.37	6.59	13.96	
^t PZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.37	6.59	13.96	ns
^t PHZ	GZ	V1	$R_L = 1 k\Omega \text{ to GND}$	0.52	1.32	2.59	
t _{PLZ}	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.27	0.55	0.88	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	_	Y1	·	0.03	0.08	0.17	ns/pF
ΔtpHL	Α	Υı		0.11	0.22	0.38	115/01
ΔtpZH	GZ	Y1		0.03	0.08	0.17	/
ΔtpZL	GZ	Y 1		0.03	0.08	0.17	ns/pF

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.

IOW21LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _I = ∞	2.16	5.24	10.33	
tPHL	Α	''	π_ = ω	3.49	7.84	15.06	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	2.32	5.6	11.01	
tPZL	GZ.	''	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.32	5.6	11.01	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _I = ∞	4.48	10.74	20.82	
^t PHL	. А	7 1	nL = ω	6.09	13.06	24.38	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	4.64	11.1	21.5	
^t PZL	GZ.	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.64	11.1	21.5	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.07	0.16	0.3	no/nF
Δ tPHL	Α	7 1		0.07	0.15	0.27	ns/pF
ΔtpZH	GZ	Y1		0.07	0.16	0.3	no/nE
ΔtpZL	ا هک	1 1		0.07	0.16	0.3	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Y1	Y2		0.77	1.16	1.71	
tPHL	Y I	12		0.31	0.8	1.39	ns
ΔtpLH	Y1	Y2		0.1	0.19	0.36	20/2F
Δt_{PHL}	11	1 Y2		0.08	0.14	0.25	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



IOW24LJ 2-ma 3-State I/O Buffer With 70-μA Pull-down, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

		INPUT	S	OUTPUTS			
	Α	GZ	Y1	Y1	Y2		
I	L	L	L	L	L		
١	Н	L	Н	н	Н		
l	Х	Н	L	Z	L		
	Х	Н	Н	z	Н		

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOW24LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A $70^{-}\mu$ A pull-down current source terminates the output pad to GND. The input buffer responds to TTL threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: IOW24LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/_	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			1.3		l '
Vau	High-level output v	oltago	$I_{OH} = -2 \text{ mA}$	3.7			V
∨он	nigh-level output v	ortage	$I_{OH} = -20 \mu A$, See Note 1	VCC-0	.1		l
Voi	Low-level output w	oltago	I _{OL} = 2 mA			0.5	V
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	l
lon	Off-state output cu	rront	$V_0 = V_{CC}$		70		
loz	On-state output cu	Hent	V _O = 0			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
		Y1¶			7.13		
۲.	Equivalent power		$t_r = t_f = 1 \text{ ns}$		17.8		pF
C _{pd}	dissipation capacita	ance	r - r - 1 113		17.0		PF

†, §, ¶, and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



10W24LJ 2-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_1 = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	А	Y1	R _I = ∞	1.33	3.44	7.25	no
t _{PHL}	Α	''	n _L = ω	4.47	9.71	18.08	ns
t _{PZH}	GZ	V1	$R_L = 1 k\Omega \text{ to GND}$	1.39	3.81	8.04	
^t PZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.39	3.81	8.04	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R ₁ = ∞	2.31	6.22	13.16	
tPHL		1 1	η_ – ω	8.4	17.34	31.24	ns
^t PZH	C7	V/1	$R_L = 1 k\Omega$ to GND	2.37	6.59	13.96	
tPZL	GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.37	6.59	13.96	ns
tPHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.52	1.32	2.59	
tPLZ	GZ	T 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.27	0.55	0.88	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	А	Y1		0.03	0.08	0.17	ns/pF
ΔtPHL		1 1		0.11	0.22	0.38	ns/pr
ΔtpZH	GZ	Y1		0.03	0.08	0.17	ns/pF
Δtpzi	GZ .	T 1		0.03	0.08	0.17	ns/pr

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.99	1.68	2.47	ne
^t PHL	YI	12		0.16	1.38	3.32	ns
ΔtpLH	Y1	Y2		0.09	0.19	. 0.37	no/nE
$\Delta t_{ extsf{PHL}}$	11	12		0.08	0.29	0.67	ns/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

TEXAS INSTRUMENT

Copyright © 1987, Texas Instruments Incorporated

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

CL - 15 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	B	2.17	5.25	10.36	
tPHL	Α	1 '	R _L = ∞	3.48	7.82	15.03	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	2.33	5.61	11.04	
tPZL	G2	Y1	$R_L = 1 k\Omega$ to V_{CC}	2.33	5.61	11.04	ns

$C_i = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _L = ∞	4.49	10.77	20.87	
tPHL	Α			6.09	13.04	24.35	ns .
^t PZH	G7	GZ Y1	$R_L = 1 k\Omega$ to GND	4.65	11.13	21.55	20
tPZL	G2		$R_L = 1 k\Omega \text{ to V}_{CC}$	4.65	11.13	21.55	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	^	Y1		0.07	0.16	0.3	ns/pF
ΔtpHL	Α	1		0.07	0.15	0.27	ns/pr
ΔtpZH	GZ	Y1		0.07	0.16	0.3	ns/pF
ΔtpZL	GZ	YI		0.07	0.16	0.3	ns/pr

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOW41LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS			
Α	GZ	Y1	Y1	Y2		
L	L	L	L	L		
н	L	Н	Н	Н		
×	Н	L	Z	L		
X	Н	Н	Z	Н		

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOW41LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70- μ A pull-down current source terminates the output pad to GND. The input buffer responds to CMOS threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: IOW41LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN TYP	§ MAX	UNIT	
\/_	Input threshold	A,GZ		2	. 2	V	
VT	voltage	Y1		2			
\/-··	High lovel evenue v	معمداه	I _{OH} = -4 mA	3.7		V	
Vон	OH High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1		\ \ \	
V/a-	Low lovel output v	oltago	I _{OL} = 4 mA		0.5	V	
VOL	V _{OL} Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1		0.1		
1	Off state system to		$V_{O} = V_{CC}$	7	0		
loz	Off-state output cu	irrent	V _O = 0		± 10	μΑ	
		Α		0.2	23		
c_{i}	Input capacitance	GZ		0.1	8	рF	
	Y1°			7.1	3		
<u> </u>	Equivalent power		t - t - 1 - 2	17	1	nE	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$	17	pF		

‡, §, ¶, and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	_	Y1	P ~	1.14	3.06	6.56	20
tPHL	Α	''	R _L = ∞	3.46	8.03	15.48	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.2	3.43	7.34	
tPZL] 62	1	$R_L = 1 k\Omega$ to V_{CC}	1.2	3.43	7.34	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	R _I = ∞	1.72	4.65	9.90	
t _{PHL}	Α	''	η <u> </u> ω	5.69	12.43	23.16	ns
t _{PZH}	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.79	5.02	10.69	20
tPZL	G2	1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.79	5.02	10.69	ns
tPHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.65	1.77	3.63	
tPLZ	GZ		$R_L = 1 k\Omega$ to V_{CC}	0.32	0.64	1	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	_	Y1		0.02	0.05	0.1	no/nE
ΔtPHL	Α	1 1		0.06	0.13	0.22	ns/pF
ΔtpZH	C7	Y1		0.02	0.05	0.1	no/nE
ΔtpZL	GZ	1		0.02	0.05	0.1	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



IOW41LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	D. – ••	1.63	4.13	8.40	no
^t PHL	A	11	R _L = ∞	2.80	6.73	13.37	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.8	4.5	9.09	no.
^t PZL	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	1.8	4.5	9.09	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _L = ∞	2.83	6.99	13.89	
^t PHL	_ ^			4.39	9.98	19.2	ns
^t PZH	GZ	Z Y1	$R_L = 1 k\Omega \text{ to GND}$	3	7.36	14.57	
^t PZL	GZ.		$R_L = 1 k\Omega \text{ to V}_{CC}$	3	7.36	14.57	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	Α	Y1		0.03	0.08	0.16	20/25
ΔtPHL	A	1 1		0.05	0.09	0.17	ns/pF
ΔtpZH	GZ	Y1		0.03	0.08	0.16	/F
ΔtpZL	GZ	1		0.03	0.08	0.16	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.77	1.16	1.71	no
tPHL	ΥI	12		0.39	0.8	1.39	ns
ΔtpLH	Y1	V2		0.1	0.19	0.36	20/2F
Δt_{PHL}	T	Y2		0.08	0.14	0.25	ns/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_{A} = 25 °C.



Copyright © 1987, Texas Instruments Incorporated

IOW44LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUT	PUTS
Α	GZ Y1		Y1	Y2
L	L	L	L	L
н	L	Н	н	Н
×	Н	L	Z	L
X	Н	Н	Ż	Н

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOW44LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A $70-\mu$ A pull-down current source terminates the output pad to GND. The input buffer responds to TTL threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: IOW44LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\/-	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			1.3		V
Vali	VOH High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			٧
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			V
Val	V _{OL} Low-level output voltage		I _{OL} = 4 mA			0.5	V
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1	٧
loz	Off-state output cu	rrent	$V_{O} = V_{CC}$		70		μА
loz		iii eiit	$V_0 = 0$			± 10	μΑ
		Α			0.23		
Ci	Input capacitance	GZ			0.18		pF
		Y1¶			7.13		
C .	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$		177		nE
C _{pd}			rr - rt - 1 115	17.7			pF

^{‡, §, ¶,} and NOTE 1: For notes in this section, see "Bidirectional Input/Output Buffers General Information".



IOW44LJ 4-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	^	Y1	R _I = ∞	1.14	3.05	6.55	20
tPHL	Α	1 1	n[= ω	3.45	8.01	15.44	ns
^t PZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.2	3.43	7.34	
tPZL	GZ	1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.2	3.43	7.34	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.72	4.64	9.89	
tPHL	A	''	π_ = ω	5.68	12.41	23.12	ns
^t PZH	C7	Y1	$R_L = 1 k\Omega$ to GND	1.79	5.02	10.69	
tPZL	GZ	11	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.79	5.02	10.69	ns
^t PHZ	'HZ GZ	Y1	$R_L = 1 k\Omega$ to GND	0.65	1.77	3.63	200
tPLZ	GZ	1 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.32	0.64	1	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	Y1		0.02	0.05	0.1	20/25
ΔtpHL	Α	Y		0.06	0.13	0.22	ns/pF
ΔtPZH	GZ Y1	V1		0.02	0.05	0.1	ns/pF
ΔtpZL		T 1		0.02	0.05	0.1	113/PF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.99	1.68	2.47	nc.
tPHL		12		0.15	1.37	3.28	ns
Δ tPLH	Y1	V2		0.09	0.19	0.37	ns/pF
Δt_{PHL}		Y2		0.09	0.29	0.66	пѕ/рг

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	D	1.63	4.13	8.41	
tPHL		1 '	R _L = ∞	2.8	6.73	13.36	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.8	4.5	9.09	no
tPZL	GZ.	''	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.8	4.5	9.09	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y1	D. – ••	2.84	7	13.9	
^t PHL	Α	''	R _L = ∞	4.39	9.97	19.19	ns
tPZH	C7	Y1	$R_L = 1 k\Omega$ to GND	3.01	7.37	14.58	
tpzL	GZ	1	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.01	1.37	14.58	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	_	Y1		0.03	0.08	0.16	/
ΔtpHL	A	1		0.05	0.09	0.17	ns/pF
ΔtpZH	C7	Y1		0.03	0.08	0.16	20/25
ΔtpZL	GZ	Y 1		0.03	0.08	0.16	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

IOW81LJ 8-mA 3-STATE I/O BUFFER WITH 70-µA PULL-DOWN, CMOS INPUT. CMOS/TTL OUTPUT. AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	S	OUTPUTS
Α	GZ	Y1	Y1 Y2
L	L	L	LL
Н	L	Н	н н
Х	Н	L	Z L
Х	Н	Н	Z H

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEÉE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOW81LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70-uA pull-down current source terminates the output pad to GND. The input buffer responds to CMOS threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: IOW81LJ A.GZ.Y2.Y1:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
\	Input threshold	A,GZ			2.2		V
VT	voltage	Y1			2.5		
1/2	V _{OH} High-level output voltage		$I_{OH} = -8 \text{ mA}$	3.7			V
VOH			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		
1/01	Low lovel output ve	oltago	I _{OL} = 8 mA			0.5	V
VOL	VOL Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1	V
	Off state output ou	rront	$V_{O} = V_{CC}$		70		μΑ
loz	Off-state output cu	пені	V _O = 0			± 10	μΑ
		Α			0.23		
Ci	C _i Input capacitance				0.18		рF
		Y1¶			7.13	_	
<u> </u>	Equivalent power		$t_r = t_f = 1 \text{ ns}$		19.8		n.E
C _{pd}	dissipation capacita	nce	ι _τ – ι _† – ι ιιο	19.8			pF

‡, §, ¶, and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

IOW81LJ 8-mA 3-STATE I/O BUFFER WITH $70-\mu\text{A}$ PULL-DOWN, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	^	Y1	R _L = ∞	1.12	3.3	7.29	
t _{PHL}	Α			3.16	7.93	15.89	ns
tPZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.2	3.67	8.06	
tPZL			$R_L = 1 k\Omega \text{ to V}_{CC}$	1.2	3.67	8.06	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.58	4.51	9.8	
tPHL	_ ^	11.	η ω	4.69	11.04	21.43	ns
tPZH	GZ	V.1	$R_L = 1 k\Omega$ to GND	1.66	4.89	10.59	
tPZL	l GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.66	4.89	10.59	ns
t _{PHZ}	GZ	V1	$R_L = 1 k\Omega \text{ to GND}$	0.94	2.75	5.75	no
tPLZ	l GZ	Y1	$R_L = 1 k\Omega \text{ to V}_{CC}$	0.42	0.79	1.38	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	А	Y1		0.01	0.03	0.07	ns/pF
ΔtpHL	_ ^	1 1		0.04	0.09	0.16	пъ/рг
Δt_{PZH}	GZ	V1		0.01	0.03	0.07	nc/nE
ΔtpZL	GZ	Y1		0.01	0.03	0.07	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

IOW81LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, CMOS INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	_	Y1	R₁ = ∞	1.52	4.18	8.82	
tPHL	А	7 1	n[– ω	2.59	6.81	14.04	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega \text{ to GND}$	1.71	4.56	9.49	
tPZL	GZ		$R_L = 1 k\Omega \text{ to V}_{CC}$	1.71	4.56	9.49	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	_	Y1	R _I = ∞	2.3	6.03	12.39	ns
tPHL] ^	Y I	n[= ω	3.76	9.26	18.54	1115
tPZH	GZ	V.1	$R_L = 1 k\Omega$ to GND	2.49	6.41	13.07	
tPZL	l GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.49	6.41	13.07	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	^	Y1		0.02	0.05	0.1	no/nE
ΔtpHL	А	Y 1		0.03	0.07	0.13	ns/pF
ΔtpZH	GZ	Y1		0.02	0.05	0.1	20/2F
ΔtpZL	GZ	, ,,		0.02	0.05	0.1	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Y1	Y2		0.86	1.16	1.71	
tPHL	7 1	Y 2		0.39	0.8	1.39	ns
ΔtpLH	Y1	Y2		0.1	0.19	0.36	20/2E
ΔtpHL	1 1	1 12		0.08	0.14	0.25	ns/pF

[†]Typical values are at V_{CC} = 5 V, T_A = 25 °C.



IOW84LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL BIDIRECTIONAL I/O MACRO

FUNCTION TABLE

	INPUT	PUTS OUTPL			PUTS
Α	GZ	Y1	T	Y1	Y2
L	L	L		L	L
Н	L	Н		Н	Н
×	H	L		Z	L
X	Н	Н		Z	Н.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATIONS: Y1 = A (if GZ is L), Y2 = Y1

description

The IOW84LJ is a 3-state input/output buffer that interfaces CMOS internal functions with TTL or CMOS off-chip bidirectional bus lines. The buffer incorporates di/dt circuitry designed to reduce the effects of impedance mismatch. A 70-μA pull-down current source terminates the output pad to GND. The input buffer responds to TTL threshold levels on the I/O bus regardless of the state of the internal output enable GZ. When called, the following label format is developed and captured in the design netlist:

Label: IOW84LJ A,GZ,Y2,Y1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER [‡]		TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
VT	Input threshold	A,GZ			2.2		V	
V	voltage	Y1			1.3]	
\/a	High-level output v	oltago	$I_{OH} = -8 \text{ mA}$	3.7			V	
Vон		onage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.	1]	
\/o.	Low lovel output w	oltago	I _{OL} = 8 mA			0.5	V	
VOL	Low-level output voltage		$I_{OL} = 20 \mu A$, See Note 1			0.1		
lo-	Off-state output cu	rront	VO = VCC		70			
loz	On-state output cu	ment	$V_0 = 0$			± 10	μΑ	
		Α			0.23			
c_i	Input capacitance	GZ			0.18		pF	
	•	Y1¶			7.13			
C .	Equivalent power		t - tc - 1 pc		19		ne.	
C _{pd}	dissipation capacita	ance	$t_r = t_f = 1 \text{ ns}$		19		pF	

 * , $^{\$}$, $^{\$}$, and NOTE 1: For notes in this section, see ''Bidirectional Input/Output Buffers General Information''.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

IOW84LJ 8-mA 3-STATE I/O BUFFER WITH 70-μA PULL-DOWN, TTL INPUT, CMOS/TTL OUTPUT, AND di/dt CONTROL

D3015, OCTOBER 1987

TTI SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	А	Y1	R _I = ∞	1.13	3.3	7.29	20
tPHL	_ ^	Ť I	RL = ∞	3.15	7.92	15.86	ns
^t PZH	GZ	Y1	$R_L = 1 k\Omega$ to GND	1.2	3.67	8.06	
^t PZL	GZ	T 1	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.2	3.67	8.06	ns

 $C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y1	R _I = ∞	1.58	4.51	9.8	
^t PHL		Ť I	n _L – ω	4.68	11.03	21.41	ns
^t PZH	GZ	V1	$R_L = 1 k\Omega$ to GND	1.66	4.88	10.59	
^t PZL	GZ	Y1	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.66	4.88	10.59	ns
^t PHZ	GZ	Y1	$R_L = 1 k\Omega$ to GND	0.94	2.75	5.75	
^t PLZ	GZ	Ť 1	$R_L = 1 k\Omega \text{ to } V_{CC}$	0.42	0.79	1.39	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
$\Delta tPLH$	Α	Y1		0.01	0.03	0.07	ns/pF
Δt_{PHL}		11		0.04	0.09	0.16	пѕ/рг
Δ tpZH	67	V.1		0.01	0.03	0.07	
Δt_{PZL}	GZ	Y1		0.01	0.03	0.07	ns/pF

input switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tpLH	V.1	Va		0.99	1.68	2.47	no
tPHL	Y1	Y2		0.24	1.33	3.17	ns
ΔtPLH	V.1	Va		0.09	0.19	0.37	ns/pF
ΔtPHL	Y1	Y2		0.09	0.29	0.67	ns/pr

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

TEXAS VI

Copyright © 1987, Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	Y1	B ~	1.52	4.18	8.81	
tPHL		''	R _L = ∞	2.59	6.8	14.02	ns
tPZH	07	Y1	$R_L = 1 k\Omega$ to GND	1.71	4.56	9.49	
tPZL	GZ	T I	$R_L = 1 k\Omega$ to V_{CC}	1.71	4.56	9.49	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	Y1	R _I = ∞	2.3	6.03	12.39	-
tPHL] ^	1 '	π ω	3.76	9.26	18.54	ns
³ tPZH	C7	GZ Y1	$R_L = 1 k\Omega$ to GND	2.49	6.41	13.08	
tPZL	ا طک		$R_L = 1 k\Omega \text{ to V}_{CC}$	2.49	6.41	13.08	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	_	Y1		0.02	0.05	0.1	/-E
Δ tPHL	A	† 1		0.03	0.07	0.13	ns/pF
ΔtpZH	C7	Y1		0.02	0.05	0.1	no/nE
ΔtPZL	GZ	Y 1		0.02	0.05	0.1	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

	Input Buffers	11
phone in the second sec	Bidirectional Input/Output Buffers	12
	Output Buffers	13
	Arithmetic Functions and Comparators	14
	Counters	15
	Demultiplexers	16
	Multiplexers	17
	Registers	18
	Register Files	19

OUTPUT BUFFERS GENERAL INFORMATION

D3015, OCTOBER 1987

EXTERNAL OUTPUT MACRO

The TGC100 Series CMOS gate array library provides the custom IC designer a wide selection of output buffers featuring CMOS-/TTL-compatible outputs. Each output is characterized for driving either CMOS loads or TTL loads. Additionally, for each output offered, the designer can select from outputs minimizing delay time or from outputs incorporating di/dt circuitry designed to reduce the effects of impedance mismatch.

TGC100 Series output buffers are designed to actively bypass electrostatic discharges. Guardring structures are employed that provide current-management techniques for the output to recover from exposure to high currents of up to 400 mA, thereby negating most common sources that can produce a latch-up condition.

These output buffers are designed to provide low-impedance drive levels for both the highand low-logic level states. As a result, passive resistance has been omitted in series with the output transistors. Shorting a high-level output to ground or a low-level output to V_{CC} will cause current flow in excess of that recommended for normal operation. Therefore, it is recommended that outputs not be shorted directly to ground or V_{CC}.

The dynamic-drive capability of the outputs is specified by the change in propagation delay time parameters included with the switching characteristics. The change in propagation delay times provides a means for making direct comparisons of the various output responses to changes in capacitive loading.

OUTPUT BUFFERS GENERAL INFORMATION

D3015, OCTOBER 1987-REVISED OCTOBER 1988

MACRO SELECTION TABLE

TYPE OF OUTPUT	OUTPUT CURRENT (SINK AND SOURCE) (mA)	di/dt CIRCUITRY	MACRO NAME	PAGE NUMBERS
TOTEM-POLE	2/2	NO	OPI20LJ	13-9
TOTEM-POLE	4/4	NO	OPI40LJ	13-18
TOTEM-POLE	8/8	NO	OPI80LJ	13-27
TOTEM-POLE	12/12	NO	OPIHOLJ	13-5
TOTEM-POLE	16/12	NO	OPIAOLJ	13-3
TOTEM-POLE	20/12	NO	OPIJOLJ	13-7
TOTEM-POLE	2/2	YES	OPK20LJ	13-42
TOTEM-POLE	4/4	YES	OPK40LJ	13-51
TOTEM-POLE	8/8	YES	OPK80LJ	13-60
TOTEM-POLE	12/12	YES	OPKH0LJ	13-38
TOTEM-POLE	16/12	YES	OPKA0LJ	13-36
TOTEM-POLE	20/12	YES	OPKJOLJ	13-40
N-CHANNEL OPEN-DRAIN	2 (SINK)	NO	OPI21LJ	13-11
N-CHANNEL OPEN-DRAIN	4 (SINK)	NO	OPI41LJ	13-20
N-CHANNEL OPEN-DRAIN	8 (SINK)	NO	OPI81LJ	13-29
N-CHANNEL OPEN-DRAIN	2 (SINK)	YES	OPK21LJ	13-44
N-CHANNEL OPEN-DRAIN	4 (SINK)	YES	OPK41LJ	13-53
N-CHANNEL OPEN-DRAIN	8 (SINK)	YES	OPK81LJ	13-62
3-STATE	2/2	NO	OPI23LJ	13-13
3-STATE	4/4	NO	OPI43LJ	13-22
3-STATE	8/8	NO	OPI83LJ	13-31
3-STATE	2/2	YES	OPK23LJ	13-46
3-STATE	4/4	YES	OPK43LJ	13-55
3-STATE	8/8	YES	OPK83LJ	13-64
P-CHANNEL OPEN-DRAIN	2 (SOURCE)	NO	OPI24LJ	13-16
P-CHANNEL OPEN-DRAIN	4 (SOURCE)	NO	OPI44LJ	13-25
P-CHANNEL OPEN-DRAIN	8 (SOURCE)	NO	OPI84LJ	13-34
P-CHANNEL OPEN-DRAIN	2 (SOURCE)	YES	OPK24LJ	13-49
P-CHANNEL OPEN-DRAIN	4 (SOURCE)	YES	OPK44LJ	13-58
P-CHANNEL OPEN-DRAIN	8 (SOURCE)	YES	OPK84LJ	13-67

OPIAOLJ 16-ma CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1988

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPIA0LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPIA0LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
٧T	Input threshold voltage			2.2		٧
Vau	High-level output voltage	IOH = -12 mA	3.7			V
VOH	riigh-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.1			, v
Voi	Low-level output voltage	I _{OL} = 16 mA			0.5	V
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	•
Ci	Input capacitance	,		0.41		pF
<u> </u>	Equivalent power	$t_r = t_f = 1 \text{ ns}$		13		рF
C _{pd}	dissipation capacitance	4-4-1113		13		PF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

NOTE 1: These limits apply when all other external outputs are open.

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	Α	_	C _L = 15 pF, R _L = ∞	0.61	1.23	2.3	ns
^t PHL	^	'	O[= 15 pr, nc = ∞	0.87	2,07	4	115
t _{PLH}	Α	V	C _L = 50 pF, R _L = ∞	0.8	1.74	3.39	nc
t _{PHL}	^	1	OL = 30 pr , nL = ω	1.38	3.12	5.9	ns
ΔtpLH	Α	V		10	10	30	ps/pF
ΔtpHL	^	'		10	30	50	h ₂ /hc

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	А	>	C _L = 15 pF, R _L = ∞	0.73	1.56	2.92	nc
^t PHL	^	'	CL = 15 pr, HL = 0	0.77	1.76	3.45	ns
t _{PLH}	Α	V	C 50 pE D ~	1.12	2.5	4.73	200
t _{PHL}	^	1	$C_L = 50 \text{ pF}, R_L = \infty$	1.12	2.52	4.87	ns
Δ tPLH	А	V		- 10	30	50	ps/pF
ΔtPHL	^	1		10	20	40	ps/pr

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPIHOLJ 12-ma cmos/ttl output buffer


D3015, OCTOBER 1988

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPIHOLJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPIH0LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
VT	Input threshold voltage			2.2		٧
\/a	High-level output voltage	I _{OH} = -12 mA	3.7			V
Vон	nigh-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.1			, v
Vai	Low-level output voltage	I _{OL} = 12 mA			0.5	\/
VOL	Low-level output voltage	I _{OL} = 20 μA, See Note 1			0.1	\
Ci	Input capacitance			0.41		рF
<u> </u>	Equivalent power	t - tr - 1 po		12.9		2
C_{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		12.9		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

NOTE 1: These limits apply when all other external outputs are open.

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPIHOLJ 12-ma cmos/ttl output buffer

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	А	~	C _[= 15 pF, R _[= ∞	0.61	1.23	2.3	ns
t _{PHL}	^	ľ	0 = 13 pr, m = ∞	0.93	2.12	4.02	115
^t PLH	Α	~	C ₁ = 50 pF, R ₁ = ∞	0.8	1.74	3.38	ns
^t PHL	^	'	OL = 30 pr, πL = ω	1.57	3.4	6.27	115
ΔtpLH	А	V		10	10	30	ps/pF
ΔtpHL	. ^	'		20	40	60	ps/pr

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
t _{PLH}	Α	~	C: = 15 pE P: = #	0.73	1.56	2.91	20
t _{PHL}	_ ^	'	C _L = 15 pF, R _L = ∞	0.81	1.78	3.42	ns
t _{PLH}	Α	V	C: _ 50 nE D: _ m	1.12	2.5	4.72	
[†] PHL	^	1	CL = 50 pF, RL = ∞	1.23	2.67	5.05	ns
ΔtpLH	Α	~	•	10	30	50	ps/pF
ΔtpHL	^	1		10	30	50	hs/bir

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPIJOLJ 20-ma CMOS/TTL OUTPUT BUFFER


D3015, OCTOBER 1988

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPIJOLJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPIJ0LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
VT	Input threshold voltage			2.2		V
Va	High-level output voltage	I _{OH} = −12 mA	3.7			V
VOH	riigii-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	VCC-0.1			\ \ \
1/0:	Low-level output voltage	I _{OL} = 20 mA			0.5	V
VOL	Low-level output voltage	I _{OL} = 20 μA, See Note 1			0.1	•
Ci	Input capacitance			0.41		pF
<u> </u>	Equivalent power	t - tr - 1 ns		13.2		рF
Cpd	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		13.2		h-

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

NOTE 1: These limits apply when all other external outputs are open.

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Α	~	Cլ = 15 pF, Rլ = ∞	0.62	1.23	2.31	ns
t _{PHL}	^	'	Ο <u></u> = 15 pr, π <u>·</u> = ω	0.86	2.1	4.13	113
^t PLH	Α	~	C _L = 50 pF, R _L = ∞	0.8	1.75	3.4	nc
^t PHL	^	•	OL = 30 pr , NL = ∞	1.3	2.97	5.7	ns
ΔtPLH	Α	V		10	10	30	ps/pF
ΔtpHL	^	'		10	20	40	h ₉ /h _L

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α		C: - 15 25 B: - 2	0.73	1.57	2.92	no
t _{PHL}	^	, ,	$C_L = 15 \text{ pF}, R_L = \infty$	0.76	1.8	3.6	ns
^t PLH	Α	V	C 50 nE D m	1.12	2.51	4.73	no
t _{PHL}	^	1	C _L = 50 pF, R _L = ∞	1.08	2.32	4.8	ns
ΔtpLH	Α	V		10	30	50	ne/nE
ΔtpHL	^	r		10	10	30	ps/pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPI20LJ 2-ma CMOS/TTL OUTPUT BUFFER


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	ОИТРИТ
Α	Υ
Н	н
L	L

logic symbol †



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI20LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI20LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage	,		2.2		V
1/	High lavel autout valtage	I _{OH} = -2 mA	3.7			V
∨он	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		ľ
1/	Law layel autout valtage	I _{OL} = 2 mA			0.5	V
VOL	Low-level output voltage	IOL = 20 μA, See Note 1			0.1	ľ
Ci	Input capacitance			0.23		pF
	Equivalent power	1		7.00		
C_{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		7.36		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These limits apply when all other external outputs are open.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	~	C ₁ = 15 pF, R ₁ = ∞	0.95	2.27	4.55	no
tPHL		'	C[= 15 pr, n[= ω	2.77	5.55	9.8	ns
^t PLH	А		C 50 pE D m	1.91	5.01	10.39	20
tPHL	^	•	C _L = 50 pF, R _L = ∞	6.63	13.01	22.52	ns
Δ tpLH	А			30	80	170	ns/nE
ΔtPHL	_ ^	•		110	210	360	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	٧	C ₁ = 15 pF, R ₁ = ∞	1.71	3.91	7.3∂	no
^t PHL	_ ^	1	C[= 15 μr, n[= ω	1.97	4.01	7.28	ns
tPLH	Α		C: = 50 nE B: = m	4.01	9.38	17.8	no
tPHL	^	1	$C_L = 50 \text{ pF}, R_L = \infty$	4.42	8.9	15.93	ns
ΔtpLH	Α	~		70	160	300	ns/nE
ΔtPHL	^	ľ		70	140	250	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPI21LJ 2-ma N-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Z
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI21LJ is an N-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI21LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
VT	Input threshold voltage			2.2		V
	Low-level output voltage	I _{OL} = 2 mA			0.5	.,
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ
loz	Off-state output current	V _O = V _{CC} or 0			10	μΑ
Ci	Input capacitance			0.14		pF
C .	Equivalent power	t - t - 1 no		0.5		nE
C_{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		0.5		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These limits apply when all other external outputs are open.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPZL	۸	>	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	2.69	5.74	10.99	
tPZL	A		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	6.74	14.19	27.02	ns
tPLZ	Α	V	$R_{\rm L} = 1 \text{ k}\Omega$ to $V_{\rm CC}$		0.5		
ΔtpZL	<u> </u>	1	UE = 1 KM TO ACC	120	240	460	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PZL}	Α	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	1.88	3.95	7.51	no
tPZL		1	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	4.4	9.22	17.49	ns
Δt_{PZL}	Α	Υ		70	150	290	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPI23LJ 2-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
GZ	Α	Y
L	Н	Н
L	L	L
н	X	z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A (if GZ is L)

description

The OPI23LJ is a 3-state output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI23LJ A.GZ.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
VT	Input threshold vol	age			2.2		V
V _{OH} High-level output voltage		$I_{OH} = -2 \text{ mA}$	3.7			V	
		oitage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		L *
V	Voi Low-level output voltage		I _{OL} = 2 mA			0.5	V
VOL	Low-level output vi	ntage	$I_{OL} = 20 \mu A$, See Note 1			0.1]
loz	Off-state output cu	rrent	VO = VCC or 0			± 10	μΑ
Ci	Innut conscitance	Α			0.23		pF
<u>ر</u>	Input capacitance	GZ			0.18		Pr
C .	Equivalent power		wer		7.34		
C _{pd}	dissipation capacita	nce	$t_r = t_f = 1 \text{ ns}$		7.34		pF

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 1: These limits apply when all other external outputs are open.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	۸	Y	R _L = ∞	1.01	2.49	5.16	ns
tPHL	A			3.03	6.51	12.02	
^t PZH	GZ	Y	$R_L = 1 k\Omega$ to GND	1	2.92	6.37	
tPZL			$R_L = 1 k\Omega$ to V_{CC}	3.19	7.15	14.05	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	^	A Y	R _L = ∞	1.96	5.23	11.01	ns	
^t PHL	A			6.9	13.97	24.84		
^t PZH	GZ	iz Y	$R_L = 1 k\Omega$ to GND	1.95	5.78	12.73		
tPZL	GZ.		$R_L = 1 k\Omega$ to V_{CC}	7.25	15.59	30.03	ns	
^t PHZ	67	GZ Y	$R_L = 1 k\Omega$ to GND		1.15			
^t PLZ	GZ		$R_L = 1 k\Omega$ to V_{CC}		0.48		ns	

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
ΔtpLH	Α	V		30	80	170	/	
ΔtPHL		, T		110	210	370	ps/pF	
ΔtPZH	67	67	V		30	80	180	no/nE
ΔtPZL	GZ	'		120	240	460	ps/pF	

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

OPI23LJ 2-ma 3-state cmos/ttl output buffer With active-low enable

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

 $C_l = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	_	V	R _L = ∞	1.76	4.14	8	ns
tPHL	A	,		2.22	4.91	9.41	
^t PZH	GZ	V	$R_L = 1 k\Omega$ to GND	1.89	4.81	9.93	
tPZL		'	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.3	5.17	10.2	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	^	Y	R _L = ∞	4.07	9.61	18.43	ns
^t PHL	A			4.67	9.83	18.18	
^t PZH	GZ	V	$R_L = 1 k\Omega$ to GND	4.22	10.79	22.27	
^t PZL		'	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.82	10.46	20.17	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
ΔtpLH	Α	^	V		70	160	300	20/2E
ΔtpHL		Ť		70	140	250	ps/pF	
ΔtpZH	C7	C7	- GZ Y		70	170	350	no/nE
ΔtpZL	GZ.	Y		70	150	280	ps/pF	

[†]Typical values are at $V_{CC} = 5 \text{ V}$, TA = 25 °C.

OPI24LJ 2-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
Н	Н
L	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI24LJ is a P-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI24LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
VT	Input threshold voltage			2.2		V	
Vон	High-level output voltage	I _{OH} = -2 mA	3.7			V	
VOH	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			·	
loz	Off-state output current	$V_0 = V_{CC}$ or 0			- 10	μΑ	
Ci	Input capacitance			0.14		pF	
C .	Equivalent power	t - tc - 1 pc		0.62		pF	
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		0.02		pΓ	

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

NOTE 1: These limits apply when all other external outputs are open.



OPI24LJ 2-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT		
tPZH	^		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	0.93	2.27	4.7			
^t PZH	_ ^	,	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.81	4.96	10.78	ns		
^t PHZ	^		A	V	D 1 10 to CND		0.9		
Δ tpZH	Α	Y	$R_L = 1 k\Omega$ to GND	30	80	170	ps/pF		

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	^	~	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.69	4.1	8.26	
^t PZH	Α .	T	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	3.95	9.91	20.32	ns
Δt_{PZH}	Α	Υ		60	170	340	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

OPI40LJ 4-ma cmos/ttl output buffer

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Υ
. н	н
L	L

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI40LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI40LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
VT	Input threshold voltage			2.2		V	
1/	High lovel output valtage	$I_{OH} = -4 \text{ mA}$	3.7			V	
Vон	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			1 ×	
\/-·	Levelevel eutrut veltege	IOL = 4 mA			0.5	V	
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1]	
Ci	Input capacitance			0.41		pF	
<u> </u>	Equivalent power	• - • - 1 no		8.51			
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.51			pF	

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 1: These limits apply when all other external outputs are open.

OPI40LJ 4-ma cmos/ttl output buffer

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
[†] PLH	Α		$C_1 = 15 \text{ pF}, R_1 = \infty$	0.65	1.42	2.73	20
[†] PHL		'	C[= 15 pr, n[= w	1.56	3.14	5.58	ns
^t PLH	Α	V	C. = 50 nF B. = **	1.13	2.79	5.65	
[†] PHL	^	,	Y $C_L = 50 \text{ pF}, R_L = \infty$	3.49	6.87	11.98	ns
ΔtpLH	А	V		10	40	80	20/2E
ΔtpHL	_ ^	Y		60	110	180	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PLH	Α		C _L = 15 pF, R _L = ∞	1	2.24	4.17	ns	
^t PHL	_ ^	T		1.18	2.36	4.28		
^t PLH	А	Y	C. = 50 nF B. = **	2.16	4.98	9.39		
^t PHL	_ ^	T	Y $C_L = 50 \text{ pF}, R_L = \infty$	2.41	4.81	8.64	ns	
Δt_{PLH}	Α		_		30	80	150	no/nE
ΔtpHL	A	ľ		40	70	120	ps/pF	

 $^{^{\}dagger}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$.

OPI41LJ 4-ma N-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
. А	Y
н	Z
L	L

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI41LJ is an N-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI41LJ A.Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
\\\	Low lovel cutout voltage	I _{OL} = 4 mA			0.5	V
VOL	Low-level output voltage	I _{OL} = 20 μA, See Note 1			0.1	\ \ \
loz	Off-state output current	VO = VCC or 0			10	μΑ
Ci	Input capacitance			0.22		рF
	Equivalent power	$t_r = t_f = 1 \text{ ns}$		0.82		pF
C _{pd}	dissipation capacitance	tr = tf = 1 lis		0.82		þΓ

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_{A} = 25 °C.

NOTE 1: These limits apply when all other external outputs are open.

OPI41LJ 4-ma N-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPZL	А	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	1.48	3.07	5.62	
tPZL	^	T T	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	3.45	7.02	12.69	ns
tPLZ	Α	V	$R_{I} = 1 k\Omega$ to V_{CC}		0.39		
ΔtpZL	A	r	ur - 1 km to ACC	60	110	200	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPZL	^	· · · · · · · · · · · · · · · · · · ·	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	1.11	2.26	4.17	
^t PZL	A	T	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	2.36	4.8	8.81	ns
ΔtpZL	Α	Υ		40	70	130	ps/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

OPI43LJ 4-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
GZ	Α] γ
L	Н	Н
L	L	L
Н	Х	Z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A (if GZ is L)

description

The OPI43LJ is a 3-state output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI43LJ A,GZ,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold vol	tage			2.2		V
Vall	VOH High-level output voltage		$I_{OH} = -4 \text{ mA}$	3.7			V
vон			$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1]
Vai	VOI Low-level output voltage		I _{OL} = 4 mA			0.5	V
VOL	Low-level output v	onage	$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μА
C.	Innut conscitones	Α			0.23		pF
Ci	Input capacitance	GZ			0.18		PF
<u> </u>	Equivalent power		t power				
C _{pd} dissipation capac		nce	$t_r = t_f = 1 \text{ ns}$	7.95			pF

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.



OPI43LJ 4-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	V	R _I = ∞	0.79	1.95	4.06	ns
tPHL		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4.68	9.1	''3		
t _{PZH}	GZ	V	$R_L = 1 k\Omega$ to GND	0.79	2.33	5.04	no
^t PZL		r	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.07	4.87	9.6	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
tPLH	Α	_	R _I = ∞	1.28	3.34	7.03	ns	
tPHL	Α	ľ	η[= ω	3.95	8.51	15.75		
^t PZH	GZ Y	V	$R_L = 1 k\Omega$ to GND	1.27	3.75	8.13	no	
tPZL		'	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.07	8.9	16.83	ns	
tPHZ	GZ	67	~	$R_L = 1 k\Omega$ to GND		1.63		n.c
t _{PLZ}		•	$R_L = 1 k\Omega \text{ to } V_{CC}$		0.58		ns	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	٨	V		10	40	80	ps/pF
Δt_{PHL}	A	,		60	110	190	ps/pr
ΔtpZH	GZ	V		10	40	90	ps/pF
ΔtPZL		,		60	120	210	ps/pr

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.



OPI43LJ 4-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	V	B ~	1.16	2.81	5.57	ns
^t PHL		'	Y $R_L = \infty$ 1.57 3.77	3.77	7.56	113	
^t PZH	GZ	V	$R_L = 1 k\Omega$ to GND	1.27	3.25	6.63	
^t PZL		, T	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.62	3.86	7.76	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А		D. – ••	2.32	5.55	10.8	
^t PHL		T	Y $R_{L} = \infty$ 2.84 6.39	6.39	12.3	ns	
^t PZH	GZ	V	$R_L = 1 k\Omega \text{ to GND}$	2.43	6.11	12.27	20
tPZL		т	$R_L = 1 k\Omega \text{ to VCC}$	2.91	6.55	12.73	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	Α	V		30	80	150	ps/pF
ΔtPHL		•		40	70	140	ps/pr
ΔtPZH	GZ	V		30	80	160	/
ΔtpZL		GZ	ď		40	80	140

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPI44LJ 4-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
н	н
L	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI44LJ is a P-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI44LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
VT	Input threshold voltage			2.2		V	
Voн	High lovel output valtage	$I_{OH} = -4 \text{ mA}$	3.7			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1			
loz	Off-state output current	VO = VCC or 0			- 10	μΑ	
Ci	Input capacitance			0.24		pF	
<u> </u>	Equivalent power	t - tr - 1 no		1.16		, F	
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		1.10		pF	

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PZH	A	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	0.64	1.39	2.71		
tPZH	^	Ť	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.08	2.7	5.59	ns	
tPHZ	^	V	$R_{I} = 1 k\Omega$ to GND		0.86			
ΔtpZH	Α	7 ^	ī	nL = 1 kg/ to GND	10	40	80	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	۸	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	0.99	2.25	4.29	no
tPZH	A .	1	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	2.11	5.02	9.78	ns
ΔtpZH	Α	Υ		30	80	160	ps/pF

 $^{^{\}dagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

OPI80LJ 8-ma CMOS/TTL OUTPUT BUFFER


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
Н	Н
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI80LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI80LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

,	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
	High lovel evenus valsens	$I_{OH} = -8 \text{ mA}$	3.7			V
Voн	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		1 V
V.5.		I _{OL} = 8 mA			0.5	V
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	ľ
Ci	Input capacitance			0.41		pF
<u> </u>	Equivalent power	t - t - 1 no		10.5		
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		10.5		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	Y	C 15 pc D	0.59	1.2	2.24	
^t PHL	*	'	$C_L = 15 \text{ pF}, R_L = \infty$	1.06	2.3	4.26	ns
^t PLH	Α	>	C _I = 50 pF, R _I = ∞	0.84	1.89	3.72	
tPHL	^	1	C[= 50 pr, n[= ω	2.03	4.18	7.52	ns
Δt_{PLH}	Α			10	20	40	/
Δt _{PHL}	^	ſ		30	50	90	ps/pF

CMOS loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	· ·	C 15 pF D m	0.75	1.63	3.02	
tPHL	_ ^	r	C _L = 15 pF, R _L = ∞	0.88	1.86	3.5	ns
^t PLH	Α	V	C 50 nF D m	1.33	3	5.64	
^t PHL	A	r	$C_L = 50 \text{ pF}, R_L = \infty$	1.51	3.13	5.78	ns
Δ tpLH	Α			20	40	70	no/nE
ΔtPHL] ^	ľ		20	40	70	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

13-28

OPI81LJ 8-ma N-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

	INPUT	OUTPUT
	Α	Υ
Ì	Н	Z
	L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI81LJ is an N-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI81LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
1/	Levelous sutnut valtage	I _{OL} = 8 mA			0.5	V
VOL	Low-level output voltage	I _{OL} = 20 μA, See Note 1			0.1]
loz	Off-state output current	V _O = V _{CC} or 0			10	μΑ
Ci	Input capacitance			0.22		рF
_	Equivalent power	A - A 1		1.09		
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.09			pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPZL	^		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	1.02	2.21	4.14	
tPZL	<u> </u>	•	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	2	4.15	7.56	ns
tPLZ	^		D 1 k0 to Van		0.53		
ΔtPZL	Α	Ţ	$R_L = 1 k\Omega$ to V_{CC}	30	60	100	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
^t PZL	۸	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	0.84	1.77	3.35	no	
^t PZL	A	A	T	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	1.47	3.07	5.72	ns
Δt_{PZL}	Α	Y		20	40	70	ps/pF	

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

OPI83LJ 8-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
GZ	Α	Υ
L	Н	Н
L	L	³ L
Н	X	Z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A (if GZ is L)

description

The OPI83LJ is a 3-state output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI83LJ A,GZ,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
٧T	Input threshold vol	tage			2.2		V
VOH High-level output voltage		$I_{OH} = -8 \text{ mA}$	3.7			V	
		$I_{OH} = -20 \mu A$, See Note 1		V _{CC} -0	.1		l
\/-·	VOI Low-level output voltage		I _{OL} = 8 mA			0.5	V
VOL	Low-level output vo	oitage	$I_{OL} = 20 \mu A$, See Note 1			0.1]
loz	Off-state output cu	rrent	$V_O = V_{CC}$ or O			± 10	μΑ
C:	Innut consoitance	Α			0.23		pF
Ci	Input capacitance	GZ			0.18		Pr
<u> </u>	Equivalent power dissipation capacitance		t - t - 1 no		10.1		
C_{pd}			$t_r = t_f = 1 \text{ ns}$		10.1		pF

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.



OPI83LJ 8-mA 3-STATE CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH		V	D	0.75	1.95	4.16	
tPHL	A	Ť	R _L = ∞	1.6	4.19	8.59	ns
tPZH	C7	V	$R_L = 1 k\Omega$ to GND	0.74	2.32	5.1	
tPZL	GZ	Ť	$R_L = 1 k\Omega \text{ to } V_{CC}$	1.64	4.27	8.78	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А		R _I = ∞	1.05	2.81	6.02	ns
tPHL	_	'	n _L = ω	2.67	6.46	12.7	
tPZH	GZ	· v	$R_L = 1 k\Omega$ to GND	1.04	3.19	6.98	
tPZL	GZ.	1	$R_L = 1 k\Omega$ to V_{CC}	2.73	6.59	12.98	ns
tPHZ	GZ		$R_L = 1 k\Omega$ to GND		2.6		ne
tPLZ		·	$R_L = 1 k\Omega \text{ to V}_{CC}$		0.75		ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	A	V		10	20	50	ps/pF
ΔtpHL	A	1		30	60	120	ps/pr
ΔtpZH	67	~		10	20	50	ps/pF
Δt_{PZL}	GZ	1		30	70	120	ps/pr

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

OPI83LJ 8-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
t _{PLH}	Α	Y	R _L = ∞	0.97	2.52	5.2	ns	
^t PHL				1.31	3.53	7.43		
^t PZH	GZ	67	V	$R_L = 1 k\Omega$ to GND	1.08	2.92	6.1	
^t PZL		T	$R_L = 1 k\Omega \text{ to V}_{CC}$	1.34	3.56	7.47	ns	

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT			
^t PLH	Α	V	D	1.57	4	8.09				
^t PHL	_ ^	'	R _L = ∞	2.07	5.21	10.6	ns			
^t PZH	GZ		C7	67	V	$R_L = 1 k\Omega \text{ to GND}$	1.68	4.42	9.07	20
[†] PZL		Ť	$R_L = 1 k\Omega \text{ to V}_{CC}$	2.11	5.26	10.69	ns .			

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt PLH	^	V		20	40	80	no/nE
Δt_{PHL}	A	Y		20	50	90	ps/pF
ΔtpZH	C7	V		20	40	80	no/nE
Δt_{PZL}	GZ	r		20	50	90	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



OPI84LJ 8-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
Н	Н
L.	Z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPI84LJ is a P-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPI84LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
VT	Input threshold voltage			2.2		V	
Vон	Ulimb Invital access to conference	I _{OH} = -8 mA	3.7			V	
	High-level output voltage	$I_{OH} = -20 \mu\text{A}$, See Note 1	V _{CC} - 0.	1			
loz	Off-state output current	VO = VCC or 0			- 10	μΑ	
Ci	Input capacitance			0.24		pF	
_	Equivalent power	1					
C_{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1	1.74		pF	

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



OPI84LJ 8-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
tPZH	^		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	0.58	1.18	2.2		
^t PZH	Α	'	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	0.81	1.83	3.62	ns	
^t PHZ	^	^	V	$R_{I} = 1 k\Omega$ to GND		1.35		
∆tpZH	A	ľ	n_ = 1 ku to gnb	10	20	40	ps/pF	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	Α	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	0.75	1.61	3.01	
^t PZH		1	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.3	2.96	5.64	ns
ΔtpZH	Α	Υ		20	40	80	ps/pF

 $^{^{\}dagger}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \, ^{\circ}\text{C}$.

OPKAOLJ 16-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1988

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPKA0LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The buffer incorporates di/dt circuity designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPKA0LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	MIN	TYP§	MAX	UNIT	
VT	Input threshold voltage			2.2		V	
Vон	High-level output voltage	I _{OH} = -12 mA	3.7			V	
	nigh-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.1			1	
\/	Low-level output voltage	I _{OL} = 16 mA			0.5	V	
VOL	Low-level output voltage	I _{OL} = 20 μA, See Note 1			0.1	'	
Ci	Input capacitance			0.41		pF	
<u> </u>	Equivalent power	t _ t _ 1 no		10.6		ρF	
c_{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		10.6		pr	

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

NOTE 1: These limits apply when all other external outputs are open.

13-36

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPKAOLJ 16-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
[†] PLH	Α		$C_{l} = 15 pF, R_{l} = \infty$	1.11	2.99	6.47	ns
^t PHL	^	1	O[= 15 βi , π[= ∞	2.74	6.57	13.06	115
^t PLH	А	V	C: - 50 nE P: - x	1.51	4	8.5	ns
^t PHL		A 1	$C_L = 50 \text{ pF}, R_L = \infty$	3.81	8.77	16.98	115
ΔtpLH	Α	V		10	30	60	ps/pF
Δt_{PHL}		`		30	60	110	h ₂ /h ₁

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
^t PLH	Α	~	C _I = 15 pF, R _I = ∞	1.45	3.73	7.7	ns	
t _{PHL}	^	1	O[= 13 pr , 11[= ∞	2.26	5.66	11.6	113	
^t PLH	٨	Α	~	C ₁ = 50 pF, R ₁ = ∞	2.1	5.2	10.5	ns
^t PHL	^	1	CL = 50 pr, RL = w	3.11	7.46	14.88	115	
ΔtpLH	Α	V		20	40	80	ps/pF	
ΔtpHL	^		20	50	90	μο/με		

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPKHOLJ 12-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1988

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Υ
Н	Н
L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPHA0LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The buffer incorporates di/dt circuity designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPKHA0LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER‡	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
٧T	Input threshold voltage			2.2		V
Vон	High-level output voltage	I _{OH} = -12 mA	3.7			V
VOH	riigii-level output voitage	$I_{OH} = -20 \mu A$, See Note 1	VCC-0.1			\ \ \
Va	Low-level output voltage	I _{OL} = 12 mA			0.5	V
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	, v
Ci	Input capacitance			0.41		рF
C .	Equivalent power	$t_r = t_f = 1 \text{ ns}$		10.3		рF
C _{pd}	dissipation capacitance	r = 4 = 1115	10.3			þΓ

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPKHOLJ 12-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
^t PLH	Α	Y $C_L = 15 \text{ pF}, R_L = \infty$	C1 - 15 pE P1 - 8	1.11	2.99	6.44	ns	
^t PHL	^		2.62	6.1	11.98	115		
t _{PLH}	А	v	CL = 50 pF, RL = ∞	1.52	3.99	8.49	ns	
^t PHL		'	OL = 30 pr, η[= ω	3.79	8.43	16.09	115	
ΔtpLH	Α	٨	~		10	30	60	ps/pF
ΔtpHL	^	•		30	70	120	ha/hr	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Α	~	$C_{\parallel} = 15 pF, R_{\parallel} = \infty$	1.46	3.72	7.68	ns	
^t PHL		•	ο <u></u> = 13 βι , π <u></u> = ω	2.18	5.24	10.6	113	
^t PLH	Α	V	C _I = 50 pF, R _I = ∞	2.1	5.19	10.49	ns	
^t PHL		'	OL = 30 pr, nL = ∞	3.09	7.11	13.98	115	
ΔtpLH	Α	^	V		20	40	80	ps/pF
ΔtpHL	_ ^	'		30	50	100	μэ/μг	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



OPKJOLJ 20-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL


D3015, OCTOBER 1988

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	L

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPKJ0LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The buffer incorporates di/dt circuity designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPKJ0LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER [‡]	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
VT	Input threshold voltage			2.2		V
Vall	High-level output voltage	IOH = -12 mA	3.7			V
VOH	riigii-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} -0.1			·
VOI	Low lovel output voltage	I _{OL} = 20 mA			0.5	V
VOL	Low-level output voltage	I _{OL} = 20 μA, See Note 1			0.1	•
Ci	Input capacitance			0.41		pF
<u> </u>	Equivalent power	$t_r = t_f = 1 \text{ ns}$		10.9		ρF
C _{pd}	dissipation capacitance	r - r - 1 115		10.5		рі

For Supply Current, ICC, see the TGC100 Series Data.

NOTE 1: These limits apply when all other external outputs are open.

13-40

[§] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPKJOLJ 20-mA CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
^t PLH	Α	>	$C_L = 15 pF, R_L = \infty$	1.11	2.99	6.47	200	
tPHL	A	•	OL = 15 μr, nL = ω	2.96	7.24	14.5	ns	
^t PLH	Α	V	$C_{\parallel} = 50 \text{ pF}, R_{\parallel} = \infty$	1.52	4	8.52	nc	
tPHL		,	OL = 50 pr, NL = ω	3.99	9.16	18.16	ns	
ΔtpLH	Α	^	V		10	30	60	ps/pF
ΔtpHL	_ ^	•		30	50	100	ha/hr	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT		
t _{PLH}	Α	Y	$C_{l} = 15 pF, R_{l} = \infty$	1.46	3.73	7.71	no		
t _{PHL}		I	OL = 15 pr , 11L = 3	2.42	6.24	12.9	ns		
t _{PLH}	Α	V	C 50 nE D m	2.1	5.2	10.51	no		
t _{PHL}		1	$C_L = 50 \text{ pF}, R_L = \infty$	3.25	7.8	15.86	ns		
ΔtPLH	Α	^	٨	V		20	40	80	ps/pF
ΔtPHL	^	1		20	40	80	ps/pr		

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

OPK20LJ 2-ma cmos/ttl output buffer With di/dt control


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
A	Y
Н	Н
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK20LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK20LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		٧
M. His I have been a least		I _{OH} = -2 mA	3.7			V
vон	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			\ \
\/-·		IOL = 2 mA			0.5	V
V_{OL}	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1.			0.1	^
Ci	Input capacitance			0.23		рF
<u> </u>	Equivalent power	t - t - 1 no		7.44		
C_{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		7.44		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These limits apply when all other external outputs are open.

Texas Instruments

OPK20LJ 2-mA CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
. ^t PLH	_	_	C 15 pc D m	1.21	2.96	6.11	
^t PHL	Α	' '	$C_L = 15 pF, R_L = \infty$	3.99	8.24	14.95	ns
^t PLH	^	V	C 50 nF B **	2.18	5.71	11.98	
^t PHL	Α	Ť	$C_L = 50 \text{ pF}, R_L = \infty$	7.89	15.79	27.87	ns
Δt PLH	Α	_		30	80	170	no/nE
ΔtpHI] ^	•		110	220	370	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	٧	C 15 pE D	1.98	4.63	8.98	
^t PHL		1	$C_L = 15 pF, R_L = \infty$	3.1	6.53	12.19	ns
^t PLH	А	V	C. 50 pF B	4.29	10.11	19.43	
^t PHL	^	•	$C_L = 50 \text{ pF}, R_L = \infty$	5.64	11.62	21.18	ns
ΔtpLH	Α	V		70	160	300	20/2E
Δt_{PHL}	^	,		70	150	260	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPK21LJ 2-mA N-CHANNEL OPEN-DRAIN CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Υ
Н	Z
L	L

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK21LJ is an N-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK21LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
V _{OL} Low-le	Low lovel output voltage	IOL = 2 mA			0.5	V
	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	V
loz	Off-state output current	VO = VCC or 0			10	μА
Ci	Input capacitance			0.14		рF
<u> </u>	Equivalent power	t - t 1 po		0.53		- C
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		0.53		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

OPK21LJ 2-mA N-CHANNEL OPEN-DRAIN CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPZL	^	V	C_L = 15 pF, R_L = 1 k Ω to V_{CC}	3.94	8.60	16.65	
tPZL	^	'	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	8.02	17.08	32.65	ns
tPLZ	Α		$R_{I} = 1 k\Omega$ to V_{CC}		0.53		
Δt_{PZL}		1	UT = 1 KM TO ACC	120	240	460	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZL	Α	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	3.02	6.59	12.8	
^t PZL		A Y	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	5.64	12.03	22.98	ns
Δt_{PZL}	Α	Y		70	160	290	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPK23LJ 2-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPL	JTS	ОИТРИТ
GZ	Α) Y
L	Н	Н
L	L	L
н	X	z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A (if GZ is L)

description

The OPK23LJ is a 3-state output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK23LJ A.GZ.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
VT	Input threshold volt	age			2.2		V	
V	High lovel output v	oltogo	$I_{OH} = -2 \text{ mA}$	3.7			\ \	
V _{OH} High-level output voltage		oitage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1			
1/01	V _{OL} Low-level output voltage		I _{OL} = 2 mA			0.5	V	
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1	\ \ \	
loz	Off-state output cu	rrent	$V_0 = V_{CC}$ or 0			± 10	μΑ	
C.	Innut conscitones	Α			0.23		ρF	
Ci	Input capacitance	GZ			0.18		Pr	
C .	C _{pd} Equivalent power dissipation capacitance		t - t - 1 no		7.56		nE	
Cpd			$t_r = t_f = 1 \text{ ns}$	7.50			pF	

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.



OPK23LJ 2-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	V	R _I = ∞	1.31	3.37	7.08	
^t PHL		T ,	n[= ω	4.38	9.56	17.84	ns
tPZH	GZ	V	$R_L = 1 k\Omega$ to GND	1.35	3.81	8.28	
tPZL		, r	$R_L = 1 k\Omega$ to V_{CC}	4.57	10.42	20.58	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	Y	D	2.29	6.14	12.96	
^t PHL		ľ	Y	8.33	17.25	31.11	ns
^t PZH	GZ		$R_L = 1 k\Omega$ to GND	2.32	6.69	14.63	
^t PZL		ļ , r	$R_L = 1 k\Omega \text{ to } V_{CC}$	8.68	18.97	36.67	ns
^t PHZ	GZ		$R_L = 1 k\Omega$ to GND		1.27		
t _{PLZ}	GZ.	,	$R_L = 1 k\Omega \text{ to } V_{CC}$		0.52		ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	А			30	80	170	ps/pF
ΔtpHL				110	220	380	μετρι
ΔtpZH	GZ	V		30	80	180	ps/pF
ΔtpZL	GZ.	1		120	240	460	рѕ/рг

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	A	V	R _I = ∞	2.1	5.06	9.98	no
t _{PHL}		T I	η[– ω	3.43	7.74	14.88	ns
^t PZH	GZ	V	$R_L = 1 k\Omega$ to GND	2.27	5.75	11.91	
tPZL		ľ	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.53	8.15	16.19	ns

$C_I = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	V	D. – •	4.41	10.54	20.42	no
tPHL		T T	R _L = ∞	6.05	13.01	24.3	ns
tPZH	GZ	V	$R_L = 1 k\Omega \text{ to GND}$	4.61	11.73	24.23	
tPZL		Υ Υ	$R_L = 1 k\Omega \text{ to V}_{CC}$	6.21	13.72	26.61	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	А	V		70	160	300	/F
ΔtpHL		A Y		70	150	270	ps/pF
ΔtpZH	GZ	V		70	170	350	no/nE
ΔtpZL	GZ	· '		80	160	300	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

OPK24LJ 2-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
н	н
L	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK24LJ is a P-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK24LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
V	High lovel output voltage	$I_{OH} = -2 \text{ mA}$	3.7			V
Vон	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		ľ
loz	Off-state output current	$V_O = V_{CC} \text{ or } O$			- 10	μА
Ci	Input capacitance			0.14		pF
<u> </u>	Equivalent power	t - t 1 nc		0.61		25
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.61			pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPZH	٨		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.19	2.99	6.32	
tPZH	. ^	1	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	2.08	5.68	12.4	ns
tPHZ	Α		$R_{I} = 1 k\Omega$ to GND		1		
ΔtpZH		1	LUE 1 KIZ TO GIVD	30	80	170	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	^	~	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.96	4.85	9.94	
^t PZH	Α	1	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	4.23	10.66	22	ns
ΔtpZH	Α	Υ		60	170	340	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPK40LJ 4-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL


D3015. OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
н	Н
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK40LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK40LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
1/	High lovel output voltage	I _{OH} = -4 mA	3.7			V
∨он	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1		ľ
V	Low lovel output voltage	IOL = 4 mA			0.5	V
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	\ \ \
Ci	Input capacitance			0.41		pF
<u> </u>	Equivalent power	t - te - 1 no		8.28		nE
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	0.28			pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TÖ (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
[†] PLH	А	٧	C 15 ps B	1.09	2.53	5.19	20
tPHL	Α .	CL = 15 pr, NL = 0	$C_L = 15 \text{ pF}, R_L = \infty$	3.06	6.38	11.78	ns
tPLH	А	V	C 50 nE B	1.64	4.02	8.31	
tPHL		Ţ	C _L = 50 pF, R _L = ∞	5.18	10.49	18.86	ns
ΔtpLH	А	V		20	40	90	ps/pF
ΔtpHL	^	1		60	120	200	ps/pr

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α		C 15 pE D	1.52	3.47	6.81	
tPHL			$C_L = 15 \text{ pF}, R_L = \infty$	2.5	5.3	10.04	ns
tPLH	^	V .	C: = 50 = 5	2.7	6.26	12.12	
tPHL	Α	T	C _L = 50 pF, R _L = ∞	3.99	8.25	15.25	ns
ΔtpLH	А	V		30	80	150	no/nE
ΔtpHL	_ ^	·		40	80	150	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPK41LJ 4-ma N-Channel Open-Drain CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Υ
н	Z
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK41LJ is an N-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK41LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
.,	Low lovel output voltage	I _{OL} = 4 mA			0.5	V
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	V
loz	Off-state output current	$V_0 = V_{CC}$ or 0			10	μΑ
Ci	Input capacitance			0.23		рF
<u> </u>	Equivalent power	t - tc - 1 no		0.76		nE
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		0.76		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZL	^	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	3	6.42	12.19	
tPZL	. ^	ı	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	5.17	10.75	19.86	ns
t _{PLZ}	^		$R_{I} = 1 k\Omega$ to V_{CC}		0.38		
Δt_{PZL}	A	ľ	$u\Gamma = 1 \text{ km to } ACC$	60	120	220	ps/pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
^t PZL	^	· · · · · · · · · · · · · · · · · · ·	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	2.43	5.26	10.17		
^t PZL	Α	1 ^	T	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	3.95	8.32	15.67	ns
Δt_{PZL}	Α	Υ		40	90	160	ps/pF	

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPK43LJ 4-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPL	JTS	ОИТРИТ
GZ	Α	Y
L	Н	н
L	L	L
н	X	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A (if GZ is L)

description

The OPK43LJ is a 3-state output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK43LJ A,GZ,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
VT	Input threshold vol	age			2.2		V	
No. 11ink level avenue valence		I _{OH} = -4 mA	3.7			V		
VOH	VOH High-level output voltage		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.	1			
V.0.	VOL Low-level output voltage		I _{OL} = 4 mA		0.5	0.5	V	
VOL			$I_{OL} = 20 \mu A$, See Note 1			0.1]	
loz	Off-state output cu	rrent	AO = ACC or O			± 10	μΑ	
C.	Innut consoitence	Α			0.23		pF	
C _i Input capacitance		GZ			0.18		pΓ	
<u> </u>	Equivalent power		t - t - 1 po		8.16		, E	
C _{pd}	dissipation capacita	nce	$t_r = t_f = 1 \text{ ns}$		0.10		pF	

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.



TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α	V	D. —	1.12	3.01	6.45	no.
tPHL	<u> </u>	T	R _L = ∞	3.39	3.39 7.91	15.27	ns
tPZH	GZ	V	$R_L = 1 k\Omega$ to GND	1.18	3.42	7.41	no
^t PZL	G2	,	$R_L = 1 k\Omega \text{ to V}_{CC}$	3.49	8.27	16.34	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А	~	D	1.71	4.61	9.76	
tPHL] ^	T	R _L = ∞	5.64	12.35	23.02	ns
^t PZH	GZ	~	$R_L = 1 k\Omega$ to GND	1.76	5.04	10.86	
tPZL	GZ	ď	$R_L = 1 k\Omega \text{ to V}_{CC}$	5.77	12.86	24.54	ns
^t PHZ	GZ	~	$R_L = 1 k\Omega$ to GND		1.74		
tPLZ	GZ	T	$R_L = 1 k\Omega$ to V_{CC}		0.62		ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δ tpLH	^	~		20	50	90	ps/pF
Δt_{PHL}	Α	'		60 130	130	220	ps/pr
ΔtpZH	GZ	V		20	50	100	20/25
ΔtpZL	GZ.	,		60	1.30	230	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

OPK43LJ 4-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE AND di/dt CONTROL

D3015, OCTOBER 1987

CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_{I} = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А		D ~	1.59	4.04	8.23	20
^t PHL	_ ^	<u>'</u>	R _L = ∞	2.76	6.66	13.24	ns
^t PZH	GZ		$R_L = 1 k\Omega$ to GND	1.76	4.52	9.31	
^t PZL	GZ.	,	$R_L = 1 k\Omega \text{ to } V_{CC}$	2.82	6.86	13.84	ns

$C_L = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	А		D. – ••	2.8	6.9	13.67	20
tPHL	^	T T	R _L = ∞	4.36	9.93	19.12	ns
tPZH	GZ	V	$R_L = 1 k\Omega$ to GND	2.97	7.48	15.15	
tPZL	GZ	·	$R_L = 1 k\Omega \text{ to V}_{CC}$	4.43	10.19	19.89	ns

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Δt_{PLH}	А	V		30	80	160	ps/pF
Δt_{PHL}		1	·	50	90	170	ps/pr
ΔtpZH	67	V		30	80	170	/
Δ tPZL	GZ	7		50	100	170	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.



OPK44LJ 4-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	Z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK44LJ is a P-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK44LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
V	High lovel output valtage	I _{OH} = -4 mA	3.7			V
Vон	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			V
loz	Off-state output current	$V_0 = V_{CC}$ or 0			- 10	μΑ
Ci	Input capacitance			0.23		рF
C .	Equivalent power	t - t 1 no		1.04		pF
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.04			þΓ

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These limits apply when all other external outputs are open.



OPK44LJ 4-mA P-CHANNEL OPEN-DRAIN CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	Α	~	C_L = 15 pF, R_L = 1 k Ω to GND	1.07	2.51	5.24	
tPZH	^	1	C_L = 50 pF, R_L = 1 k Ω to GND	1.58	3.94	8.31	ns
^t PHZ	А	V	$R_{I} = 1 k\Omega$ to GND		0.88		
ΔtpZH		ı	NE = 1 KW to GND	10	40	90	ps/pF

CMOS loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	۸		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.5	3.5	7.03	
^t PZH	A .	ľ	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	2.65	6.31	12.58	ns
ΔtpZH	Α	Υ		30	80	160	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



OPK80LJ 8-mA CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	ОИТРИТ
Α	Y
. Н	Н
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK80LJ is a totem-pole output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK80LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VΤ	Input threshold voltage			2.2		V
1/	High lavel autous valeans	I _{OH} = -8 mA	3.7			V
Vон	High-level output voltage	$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			\ \ \
V	1 1 1 1 1	I _{OL} = 8 mA			0.5	V
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1)
Ci	Input capacitance			0.41		pF
	Equivalent power	1		9.36		
C _{pd}	dissipation capacitance	$t_r = t_f = 1 \text{ ns}$		9.30		pF

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These limits apply when all other external outputs are open.

Texas Instruments

OPK80LJ 8-ma CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Α		$C_1 = 15 \text{ pF}, R_1 = \infty$	1.05	2.65	5.64	n.
tPHL	Α	1	C[= 15 μ, N[= ω	2.74	6.11	11.71	ns
tPLH	Α		$C_{l} = 50 \text{ pF}, R_{l} = \infty$	1.47	3.71	7.8	no
^t PHL	A	T T	C[= 50 pr, n[= ω	4.13	8.87	16.48	ns
ΔtpLH	Α	V		10	30	60	ps/pF
Δt_{PHL}				40	80	140	ps/pr

CMOS loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT		
^t PLH	А	Y	C _L = 15 pF, R _L = ∞	1.39	3.38	6.87			
tPHL		'	C[= 15 pr, n[= w	2.28	5.23	10.28	ns		
tPLH	А	Υ	C 50 nE B	2.12	5.06	10.08			
tPHL	A	T	$C_L = 50 \text{ pF}, R_L = \infty$	3.33	7.36	14.07	ns		
ΔtpLH	А	_	^	~		20	50	90	20/25
ΔtPHL		1		30	60	110	ps/pF		

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



OPK81LJ 8-ma N-Channel Open-Drain CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
н	Z
L	L

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK81LJ is an N-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK81LJ A.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
		IOL = 8 mA			0.5	ν
VOL	Low-level output voltage	$I_{OL} = 20 \mu A$, See Note 1			0.1	V
loz	Off-state output current	$V_O = V_{CC}$ or 0			10	μΑ
Ci	Input capacitance			0.23		pF
<u> </u>	Equivalent power	$t_r = t_f = 1 \text{ ns}$		1.04		рF
C _{pd}	dissipation capacitance	ι _γ – ι _† – ι ιιδ		1.04		þΓ

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 1: These limits apply when all other external outputs are open.

m to nents s not

OPK81LJ 8-mA N-CHANNEL OPEN-DRAIN CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZL	Α	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	2.7	6.13	11.94	
tPZL	(,	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	4.13	8.95	16.85	ns
tPLZ	^	~	P 1 k0 to Van		0.52		
Δt_{PZL}	Α	T	$R_L = 1 k\Omega \text{ to } V_{CC}$	40	80	140	ps/pF

CMOS loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tpZL	^	V	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to V}_{CC}$	2.23	5.19	10.34	
^t PZL	Α	,	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to } V_{CC}$	3.32	7.38	14.24	ns
Δt_{PZL}	Α	Υ		30	60	110	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

8-mA 3-STATE CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE AND di/dt CONTROL


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPL	JTS	OUTPUT
GZ	Α	Υ
L	Н	Н
L	L	L
н	X	Z

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A (if GZ is L)

description

The OPK83LJ is a 3-state output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK83LJ A.GZ.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT	
٧T	Input threshold volt	tage			2.2		V	
V _{OH} High-level output voltage		I _{OH} = -8 mA	3.7			V		
		oitage	$I_{OH} = -20 \mu A$, See Note 1	VCC-0	.1]	
V/01	V _{OI} Low-level output voltage		I _{OL} = 8 mA			0.5	V	
VOL	Low-level output vo	ntage	$I_{OL} = 20 \mu A$, See Note 1			0.1	l	
loz	Off-state output cu	rrent	VO = VCC or 0			± 10	μΑ	
C.	Innut conscitones	Α			0.23		ne ne	
Ci	Input capacitance	GZ			0.18		pF	
<u> </u>	Equivalent power		quivalent power					
C _{pd} dissipation capacitance		ince	$t_r = t_f = 1 \text{ ns}$	9.04			pF	

[‡]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These limits apply when all other external outputs are open.



OPK83LJ 8-ma 3-State CMOS/TTL OUTPUT BUFFER WITH ACTIVE-LOW ENABLE AND di/dt CONTROL

D3015, OCTOBER 1987

TTL SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_I = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	~	R _I = ∞	1.12	3.26	7.21	ns
tPHL		'	n _L = ω	3.11	7.84	15.73	
tPZH	GZ	V	$R_L = 1 k\Omega$ to GND	1.18	3.67	8.11	
tPZL .		T	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.19	8.1	16.46	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
tPLH	Α	Y	D	1.57	4.49	9.75	20	
tPHL	A	, T		10.98	21.33	ns		
tPZH	GZ	67	V	$R_L = 1 k\Omega$ to GND	1.64	4.89	10.67	20
tPZL		,	$R_L = 1 k\Omega \text{ to } V_{CC}$	4.73	11.24	22.06	ns	
tPHZ	C7	~	$R_L = 1 k\Omega$ to GND		2.72		20	
tPLZ	GZ	,	$R_L = 1 k\Omega \text{ to } V_{CC}$	I	0.78		ns	

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM: (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ΔtpLH	Α	V		10	30	70	ps/pF
ΔtpHL		1	40	40	90	160	ps/pi
Δt_{PZH}	GZ	V		10	40	70	no/nE
Δt_{PZL}		T		40	90	160	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.



CMOS SWITCHING CHARACTERISTICS

output switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

 $C_L = 15 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	А	A Y	R₁ = ∞	1.5	4.12	8.69	ns
tPHL			η[– ω	2.56	6.75	13.92	
tPZH	GZ		$R_L = 1 k\Omega$ to GND	1.68	4.57	9.62	
tPZL			$R_L = 1 k\Omega$ to V_{CC}	2.62	6.9	14.37	ns

$C_1 = 50 pF$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Α	V	D	2.28	5.99	12.3	20
tPHL		,	Y R _L = ∞ 3.74 9	9.23	18.49	ns	
^t PZH	GZ	V	$R_L = 1 k\Omega$ to GND	2.46	6.45	13.28	
tPZL		'	$R_L = 1 k\Omega \text{ to } V_{CC}$	3.79	9.37	18.9	ns

change in propagation delay time with load capacitance over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
ΔtpLH	Α		V		20	50	100	ma/m[
ΔtPHL		Ť		30	70	130	ps/pF	
ΔtPZH	GZ	V		20	50	100	20/2F	
ΔtpZL		T		30	70	130	ps/pF	

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

OPK84LJ 8-ma P-Channel Open-Drain CMOS/TTL OUTPUT BUFFER WITH di/dt CONTROL

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

EXTERNAL OUTPUT MACRO

FUNCTION TABLE

INPUT	OUTPUT
Α	Y
Н	Н
L	z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.

POSITIVE LOGIC EQUATION: Y = A

description

The OPK84LJ is a P-channel open-drain output buffer that interfaces CMOS internal gates with TTL or CMOS external buses. The gates incorporate di/dt circuitry designed to reduce the effects of impedance mismatch. When the output buffer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: OPK84LJ A,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
VT	Input threshold voltage			2.2		V
Vон	High-level output voltage	$I_{OH} = -8 \text{ mA}$	3.7			V
		$I_{OH} = -20 \mu A$, See Note 1	V _{CC} - 0.1			
loz	Off-state output current	$V_0 = V_{CC}$ or 0			- 10	μΑ
Ci	Input capacitance			0.23		pF
<u> </u>	Equivalent power	$t_r = t_f = 1 \text{ ns}$		1.64		ρF
C _{pd}	dissipation capacitance	· ι _τ - ι _τ - ι ιιο		1.04		h _L

 $^{^{\}ddagger}$ Typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 1: These limits apply when all other external outputs are open.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TTL loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPZH	Α	V	C_L = 15 pF, R_L = 1 k Ω to GND	1.05	2.65	5.64	
tPZH	_ ^	ı	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.45	3.66	7.73	ns
^t PHZ	^	V	$R_{I} = 1 k\Omega$ to GND		1.37		
ΔtpZH	A	T	HE = 1 KW to GND	10	30	60	ps/pF

CMOS loads

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PZH	_	· · · · · · · · · · · · · · · · · · ·	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	1.39	3.4	6.95	
^t PZH	A	· · · · · · · · · · · · · · · · · · ·	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega \text{ to GND}$	2.1	5.06	10.15	ns
ΔtpZH	Α	Υ		20	50	90	ps/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

	Input Buffers	11
	Bidirectional Input/Output Buffers	12
4 .4 Z	Output Buffers	13
	Arithmetic Functions and Comparators	14
	Counters	15
	Demultiplexers	16
	Multiplexers	17
	Registers	18
	Register Files	19

ARITHMETIC FUNCTIONS FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

MAGNITUDE COMPARATORS AND ARITHMETIC FUNCTIONS

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
1-Bit Binary Full Adder	AD100LJ	1X	With Carry	9	14-3
M	S085LJ	2X	P=Q, P <q, p="">Q</q,>	58	14-5
Magnitude Comparator	S686LJ	2X	P=Q, P>Q	104	14-26
Identity Comparator	S688LJ	2X	P=Q	32	14-30
Parity Tree	S180XLJ	1X	Odd/Even Parity	21	14-9
4-Bit ALU	S181LJ	1X	16 Arithmetic, 16 Logic Functions	125	14-11
Look Ahead Carry Gen.	S182LJ	2X	Use with S181LJ	35	14-18
4-Bit Binary Full Adder	S283LJ	2X	Internal Look Ahead	69	14-22

AD100LJ 1-BIT FULL ADDER WITH 1X OUTPUT


D3015, OCTOBER 1988

INTERNAL ADDER MACRO

FUNCTION TABLE

11	NPL	ITS	OUT	PUTS
Α	A B CO		S	C1
L	L	L	L	L
L	L	Н	Н	L
L	Н	L	Н	L
L	Н	Н	L	Н
Н	L	L	Н	L
Н	L	Н	L	Н
Н	Н	L	L	Н
Н	Н	Н	Ή	Н

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The AD100LJ is a 1-bit full adder that adds two one-bit binary numbers. When the sum exceeds a single binary bit, carry (C1) is generated. The macro can be paralleled to create adders of n-bit width. When the adder is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: AD100LJ A,B,C0,S,C1;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$

	PARAMETER‡		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			1.7		٧
<u> </u>	C. land consider	C0		0.34		~ [
C _i Input capacitanc	input capacitance	All others		0.29		pF
Cpd	Equivalent power dissipation cap	pacitance	$t_r = t_f = 1 \text{ ns}$	1.72		рF

For Supply Current, ICC, see the TGC100 Series Data.

D3030, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	CO	SUM	0.26	0.61	1.17	ns
[†] PHL	00	SOIVI	0.41	1.04	2.7	113
^t PLH	A,B	SUM	0.44	1.2	2.44	ns
^t PHL	Λ,υ	30101	0.63	1.51	3.27	115
^t PLH	CO	C1	0.32	0.73	1.41	ns
^t PHL	00	01	0.54	1.51	3.29	115
^t PLH	A,B	C1	0.34	8.0	1.51	ns
t _{PHL}	ν,υ	01	0.52	1.64	3.82	113
ΔtpLH	CO	SUM	0.36	0.89	1.72	ns/pF
ΔtPHL	00	SOIVI	0.28	0.61	1.12	HS/PI
ΔtpLH	A,B	SUM	0.36	0.89	1.71	ns/pF
ΔtpHL	Α,υ	SOW	0.23	0.51	0.91	115/pr
ΔtpLH	CO	C1	0.36	0.89	1.74	ns/pF
ΔtPHL	00	01	0.33	0.74	1.4	Πο/μι
ΔtpLH	A,B	C1	0.36	0.92	1.81	ns/pF
ΔtPHL	۸,۵		0.31	0.7	1.42	113/01

 $^{^\}dagger$ Typical values are at VCC = 5 V, TA = 25°C.

S085LJ 4-BIT MAGNITUDE COMPARATOR

D3015, OCTOBER 1987


SOFTWARE MACRO

- Performs Magnitude Comparison of Binary, BCD, and Monotonic Codes
- Weighted Cascading Inputs Accomodate Both Serial and Parallel Expansion

description

The S085LJ gate-array software macro implements a 4-bit expandable magnitude comparator that evaluates binary and BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (P and Q) are made and are available at three outputs. These macros are fully expandable to any number of bits without additional gates. Words of greater length may be compared by connecting comparators in cascade.

logic symbol[†]



Equivalent to 7485

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

The PGTQO, PLTQO, and PEQQO out-

puts of a stage handling less significant bits are connected to the corresponding PGTQI, PLTQI, and PEQQI inputs of the next stage handling more significant bits. The stage handling the least significant bits must have a high-level voltage applied to the PEQQI input. The cascading path of the S085LJ is implemented with only a two-gate-level delay to reduce overall comparison times for long words. The S085LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF	TOTAL NO.	TOTAL EQUIVALENT	TOTAL C _{pd} ‡
	NA210LJs	USED	NA210LJs	(pF)
AO221LJ	2	4	8	1.12
IV120LJ	1	3	3	1.17
NA210LJ	1	6	6	1.62
NA310LJ	2	2	4	0.56
NA410LJ	2	2	4	0.58
NA510LJ	3	7	21	2.38
NA810LJ	6	2	12	2.4
TOT	ALS	26	58	9.83

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.


When the comparator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S085LJ P3,P2,P1,P0,Q3,Q2,Q1,Q0,PGTQI,PLTQI,PEQQI, PGTQ0,PLTQ0,PEQQO;

FUNCTION TABLE

COMPARING INPUTS				CASC	ADING IN	IPUTS	(OUTPUTS	3
P3, Q3	P2, Q2	P1, Q1	P0, Q0	PGTQI	PLTQI	PEQQI	PGTQO	PLTQO	PEQQO
P3 > Q3	Х	X	Х	X	X	Х	Н	L	L
P3 < Q3	X	×	Х	X	X	X	L	Н	L
P3 = Q3	P2 > Q2	×	Х	X	X	X	н	L	L
P3 = Q3	P2 < Q2	×	Х	X	X	X	L	Н	L
P3 = Q3	P2 = Q2	P1 > Q1	X	X	X	X	н	L	Ĺ
P3 = Q3	P2 = Q2	P1 < Q1	Х	×	X	X	L	Н	L
P3 = Q3	P2 = Q2	P1 = Q1	P0 > Q0	X	X	X	н	L	L
P3 = Q3	P2 = Q2	P1 = Q1	P0 < Q0	X	X	X	L	Н	L
P3 = Q3	P2 = Q2	P1 = Q1	PO = QO	Н	L	L	н	L	L
P3 = Q3	P2 = Q2	P1 = Q1	P0 = Q0	L	Н	L	L	Н	L
P3 = Q3	P2 = Q2	P1 = Q1	P0 = Q0	X	X	Н	L	L	Н
P3 = Q3	P2 = Q2	P1 = Q1	P0 = Q0	н	Н	L	L	L	L
P3 = Q3	P2 = Q2	P1 = Q1	P0 = Q0	L	L	L	н	Н	L





PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS
POST OFFICE BOX 655012 - DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments s Incorporated

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETE	R [†]	TEST CONDITIONS	TYP	MAX	UNIT
C.	Innut conscitance	PGTQI,PLTQI		0.07		
Ci	Input capacitance All	All others		0.21		pF
<u> </u>	Equivalent power		$t_r = t_f = 1 \text{ ns}$	9.83		pF
C _{pd} dissipation capacita	ance [‡]	ir - it = 1115	9.63		pr	

[†]For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	P,Q	PGTQO,PLTQO		4.6	8.6	ns
t _{PHL}	r,u	raido,reido		5.5	10.8	115
^t PLH	P,Q	PEQQO		4.6	8.9	200
^t PHL	r,u	FEGGO		2.3	4.4	ns
t _{PLH}	PLTQI,PEQQI	PGTQO		3	5.9	ns
tPHL	FLTQI,FEQQI	raido		2.6	5.3	115
t _{PLH}	PGTQI,PEQQI	PLTQO		3.1	5.8	
t _{PHL}	PGTQI,FEQQI	PLIQU		2.6	5.3	ns
t _{PLH}	ΡΕΩΩΙ	PEQQO		1.5	2.9	
tPHL	PEQQI	PEQQU		1	2.1	ns
ΔtPLH	A m	Any	0.22	0.44	0.84	20/25
Δt_{PHL}	Any	Any	0.22	0.32	0.44	ns/pF

 $^{^{\}S}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

S180XLJ 8-BIT ODD/EVEN PARITY TREE

D3015, OCTOBER 1987


SOFTWARE MACRO

- Generates Either Odd or Even Parity for Eight Data Lines on Single Output
- Cascadable for n Bits

description

The S180XLJ gate-array software macro implements an 8-bit odd- or even-parity tree. The 8-bit length simplifies construction of large parity trees. This universal 8-bit parity tree features a single output that operates in either odd- or even-parity applications. The word-lenath capability is easily expanded by The S180XLJ cascading. implemented with the macro functions indicated.

logic symbol†



Similar to parity tree of 74180

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

	EQUIVALENT	TOTAL	TOTAL	TOTAL	
MACRO NAME	NUMBER OF	NO.	EQUIVALENT	C _{pd} ‡	
	NA210LJs	USED	NA210LJs	(pF)	
EX210LJ	3	7	21	5.32	

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.


When the parity tree is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S180XLJ A,B,C,D,E,F,G,H,Y

FUNCTION TABLE

PARITY	NUMBER OF INPUTS A THRU H THAT ARE HIGH	ОИТРИТ
EVEN	0,2,4,6,8	L
ODD	1,3,5,7,9	н

logic diagram



absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER [†]	TEST CONDITIONS	TYP	MAX	UNIT
Ci	Input capacitance		0.17		pF
Cpd	Equivalent power	$t_r = t_f = 1 \text{ ns}$	5.32		ρF
Сра	dissipation capacitance [‡]	r - 4 - 1 113	3.02		ρ'

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Any	V		3.2	6.1	
tPHL	Any	Any		3.1	5.9	ns
ΔtPLH	Anu	V	0.36	0.89	1.72	no/nE
ΔtPHL	Any	T	0.24	0.50	0.9	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

D3015, OCTOBER 1987

SOFTWARE MACRO

- Performs Full 16-Function Arithmetic or Boolean Combinations of Two Variables
- Arithmetic Operating Modes: Addition

Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations

 Logic Function Modes: Exclusive-OR


Comparator

AND, NAND, OR, NOR
Plus Ten Other Logic Operations

description

The S181LJ gate-array software macro implements a 4-bit arithmetic logic unit. The S181LJ performs 16 arithmetic or Boolean operations on two 4-bit binary words as shown in Tables 1 and 2. Choice between the two operating modes is established by the mode control M, and selection of one-of-sixteen operations is accomplished at the select inputs S3, S2, S1, and S0.

logic symbol[†]



Equivalent to 74181

The S181LJ is implemented with the standard cell functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
EX210LJ	3	8	24	6.08
IV110LJ	1	27	27	5.67
IV120LJ	1	1	1	0.39
NA210LJ	1	14	14	3.78
NA310LJ	2	13	26	3.64
NA410LJ	2	7	14	2.03
NA510LJ	3	2	6	0.68
NO210LJ	1	5	5	0.9
NO310LJ	2	4	8	0.84
ТОТ	TOTALS		125	24.01

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

When the ALU is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S181LJ A3Z,A2Z,A1Z,A0Z,B3Z,B2Z,B1Z,B0Z,CN,M,S3,S2,S1,S0,F3Z,F2Z,F1Z,F0Z,AEQB, GZ,PZ,CNPL4;

When the mode control input is low, the 16 arithmetic operations are accessible via the four select inputs. The 4-bit full adder incorporates both ripple and look-ahead carry circuitry, providing the capability to extend either technique across expanded word widths when multiple S181LJs are used in parallel.

The S181LJ accommodates both active-high and active-low data simply by redefining the designations used to describe the data inputs and outputs. For use with active-low data, use Table 1 and the input/output designations provided for the label developed above. For use with active-high data, use Table 2.


Note that only the relationship of A, B, and F data with respect to the carry and look-ahead circuitry are affected.

Subtraction is accomplished by 1's complement addition in which the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B. Arithmetic operations with and without carry are shown in Tables 1 and 2.

The S181LJ also performs a comparison of the A and B operands. The AEQB output is decoded from the function outputs (F3, F2, F1, and F0) so that, when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with CN = H when performing this comparison. The AEQB output can be AND- or NAND-gated to perform comparisons over expanded ALUs. The CNPL4 carry output can also be used to supply relative magnitude information. Again, the ALU must be in the subtract mode by having the select inputs S3, S2, S1, and S0 at L, H, H, L, respectively.

INPUT CN	OUTPUT CNPL4	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	Н	A≥B	A≤B
Н	L	A < B	A>B
L	н	- A>B	A < B
L	L	A≤B	A≥B

D3015, OCTOBER 1987-REVISED FEBRUARY 1989



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987

signal designations

The polarity indicators (open arrowheads) in both Figures 1 and 2 indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations used in Figure 2 accommodate the logic functions and arithmetic operations for the active-high data given in Table 2.




FIGURE 1




FIGURE 2

D3015, OCTOBER 1987

TABLE 1

	ELEC	TION			ACTIVE-LOW DATA				
3	ELEC	HON		M = H	M = L; ARITHMETIC OPERATIONS				
62	62	S1 S0	60	LOGIC	CN = L	CN = H			
33	32	31	30	FUNCTIONS	(no carry)	(with carry)			
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A			
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB			
L	L	Н	L	$F = \overline{A} + B$	$F = A\overline{B} MINUS 1$	$F = A\overline{B}$			
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO			
L	Н	L	L	$F = \overline{A + B}$	$F = A PLUS (A + \overline{B})$	$F = A PLUS (A + \overline{B}) PLUS 1$			
L	Н	L	н	$F = \overline{B}$	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$			
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B			
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$			
Н	L	L	L	$F = \overline{A}B$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1			
Н	L	L	н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1			
Н	L	Н	L	F ≕ B	$F = A\overline{B} PLUS (A + B)$	$F = A\overline{B} PLUS (A + B) PLUS 1$			
Н	L	Н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1			
Н	Н	L	L	F = 0	F = A PLUS A [†]	F = A PLUS A PLUS 1			
Н	Н	L	Н	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1			
Н	Н	Н	L	F = AB	F = AB PLUS A	$F = A\overline{B}$ PLUS A PLUS 1			
Н	Н	Н	Н	F = A	F = A	F = A PLUS 1			

[†]Each bit is shifted to the next more significant position.

D3015, OCTOBER 1987

TABLE 2

	ELEC	TION			ACTIVE-HIGH DATA			
3	ELEC	HON		M = H	M = L; ARITH	METIC OPERATIONS		
63	62	S1	99	LOGIC	CNZ = H	CNZ = L		
33	32	31	30	FUNCTIONS	(no carry)	(with carry)		
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1		
Ŀ	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1		
L	L	Н	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$		
L	L	Н	Н	F = 0	F = MINUS 1 (2's COMP)	F = ZERO		
L	Н	L	L	$F = \overline{AB}$	$F = A PLUS A\overline{B}$	F = A PLUS AB PLUS 1		
L	Н	L	Н	$F = \overline{B}$	$F = (A + B) PLUS A\overline{B}$	$F = (A + B) PLUS A \overline{B} PLUS 1$		
L	Н	Н	L	$F = A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B		
L	Н	Н	Н	$F = A\overline{B}$	$F = A\overline{B} MINUS 1$	$F = A\overline{B}$		
Н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1		
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1		
Н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$		
Н	L	Н	Н	$_{r}F = AB$	F = AB MINUS 1	F = AB		
Н	Н	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1		
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1		
н	Н	Н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$		
Н	Н	Н	Н	F = A	F = A MINUS 1	F = A		

[†]Each bit is shifted to the next more significant position.

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

PARAMETER [‡]		TEST CONDITIONS	TYP	MAX	UNIT	
		М		0.07		
۱	C _i Input capacitance	S0,S1,S2,S3]	0.28		
Ci		CN		0.35		pF
		All others		0.21		
<u> </u>	Equivalent power		t - t- 1 no	24.01		
^C pd dissipation capacitance [§]		$t_r = t_f = 1 \text{ ns}$	24.01		pF	

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

[§] The equivalent power dissipation capacitance does not include interconnect capacitance.

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{PLH}	CN	CNPL4			1.6	2.9	
^t PHL	CIN	CIVPL4			1.1	2	ns
^t PLH	AZ,BZ	CNPL4			5.4	9.9	ns
^t PHL	72,82	CIVILA			4.5	7.9	115
^t PLH	CN	FZ	SUM or DIFF		3.2	6.1	ns
^t PHL	CIV	12	SOIVI OF DIFF		3	6	115
tPLH	AZ,BZ	GZ			4.2	7.4	ns
tPHL	72,82	UZ.			5.1	9.5	115
^t PLH	AZ,BZ	PZ			3.2	5.3	ns
^t PHL	AZ,DZ	72			4.5	7.9	115
^t PLH	AZ,BZ	FZ			6.4	11.6	ns
tPHL	A2,02	12			6.2	11.2	115
^t PLH	AZ,BZ	AEQB	DIFF		7.4	13.1	ns
tPHL	72,52	ALGB	DII 1		6.7	11.7	113
∆tPLH	Any	CNPL4		0.34	0.87	1.7	ns/pF
7tbHF	Ally	CIVILA		0.34	0.72	1.44	115/01
∆tPLH	AZ,BZ	GZ		0.22	0.86	1.68	ns/pF
7tbHF	A2,02	UZ		0.22	0.5	0.82	113/pi
∆tPLH	AZ,BZ	PZ		0.34	0.88	1.74	ns/pF
7tbHF	A2,62	12		0.44	1.27	2.66	115/pi
∆tPLH	Any	FZ		0.36	0.89	1.72	ns/pF
∆tPHL	Ally	12		0.24	0.5	0.9	, 13/μι
∆tPLH	Any	AEQB	4	0.34	0.86	1.68	ns/pF
ΔtPHL	Ally	ALGO		0.36	0.5	0.82	на/рг

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

S182LJ 4-BIT LOOK-AHEAD CARRY GENERATOR

D3015, OCTOBER 1987


SOFTWARE MACRO

- Offers Carry Functions in a Compatible Form for Direct Combinations to the ALU
- Cascadable to Provide Anticipated Carries Across Four Groups of Binary ALUs
- Designed to Accept Up to Four Pairs of Carry-Propagate and Carry-Generate Inputs, and a Carry Input

description

The S182LJ gate-array software macro implements a 4-bit look-ahead carry generator. The macro is capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. This generator, when used with the S181LJ Arithmetic

logic symbol†



[†]This symbol is in accordancae with ANSI/IEEE

when used with the S181LJ Arithmetic
Logic Unit, provides high-speed carry look-ahead capability for any word length. This macro
generates the look-ahead (anticipated carry) across a group of four ALUs. In addition,
other carry look-ahead circuits may be employed to anticipate carry across sections of

Std 91-1984 and IEC Publication 617-12.

generates the look-ahead (anticipated carry) across a group of four ALUs. In addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n bits. The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connections to the ALU. The S182LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
A0221LJ	2	1	2	0.28
IV110LJ	1	1	1	0.21
IV120LJ	1	5	5	1.95
NA210LJ	1	3	3	0.81
NA310LJ	2	5	10	1.4
NA410LJ	2	6	12	1.74
NO410LJ	2	1	2	0.23
тот	TOTALS		35	6.62

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



S182LJ 4-BIT LOOK-AHFAD CARRY GENERATOR

D3015, OCTOBER 1987

When the generator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S182LJ P3Z,G3Z,P2Z,G2Z,P1Z,G1Z,P0Z,G0Z,CN,PZ,GZ,CNPLC,CNPLB,CNPLA;

FUNCTION TABLE FOR GZ OUTPUT

	OUPUT						
G3Z	G2Z	G1Z	GOZ	P3Z	P2Z	P1Z	GZ
L	X	Х	Х	Х	Х	Х	L
×	L	X	X	L	Χ	Χ	L
×	X	L	X	L	L	Х	L
×	Χ	X	L	L	L	L	L
	All other combinations						

FUNCTION TABLE FOR PZ OUTPUT

	ОИТРИТ					
P3Z	P3Z P2Z P1Z P0Z					
L	L	L	L	L		
All o	ther co	ombina	tions	н		

FUNCTION TABLE FOR CNPLA OUTPUT

ı	NPUTS	OUTPUT	
GOZ	POZ	CNPLA	
L	Х	X	Н
×	L	Н	н
Δ	II othe		
con	nbinati	ons	L .

FUNCTION TABLE FOR CNPLB OUTPUT

	INPUTS							
G1Z	GOZ	P1Z	POZ	CN	CNPLB			
L	X	Х	Х	Х	Н			
Х	L	L	X	×	Н			
Х	X	L	L	н	Н			
All	All other combinations							

FUNCTION TABLE FOR CNPLC OUTPUT

INPUTS						OUPUT	
G2Z	G1Z	GOZ	P2Z	P1Z	POZ	CN	CNPLC
L	Х	Х	Х	Х	Х	Х	Н
X	L	Χ	L	Χ	Χ	Χ	Н
X	Χ	L	L	L	Χ	Χ	н
Χ	Χ	X	L	L	L	Н	н
All other combinations						L	

H = High level, L = Low level, X = Irrelevant


Any inputs not shown in a given table are irrelevant with regard to that output.

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

S182LJ 4-BIT LOOK-AHEAD CARRY GENERATOR

D3015, OCTOBER 1987



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
Ci	Input capacitance	P3Z		0.14		
		CN		0.15		
		P2Z		0.21		
		G3Z,P0Z,P1Z		0.28		pF
		G0Z,G2Z		0.49		
		G1Z		0.56]
<u> </u>	Equivalent power		$t_r = t_f = 1 \text{ ns}$	6.62		pF
C _{pd}	dissipation capacitance [‡]					

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT	
t _{PLH}	A	PZ		0.7	1.1	ns	
tPHL	Any			1.9	3.7		
^t PLH	Any	GZ		2	3.2	ns	
^t PHL				2.3	4.1		
tPLH		CNDLA		0.5	0.9	ns	
t _{PHL}	Any	CNPLA		0.8	1.4		
^t PLH	۸ ، .	CNPLB or CNPC		1.8	3.2	ns	
t _{PHL}	Any			1.7	3.5		
^t PLH	С	CNPLA		0.7	1.3	ns	
tPHL				0.8	1.4		
tPLH		CNDLD		2.1	3.7	ns	
^t PHL	С	CNPLB		1.9	3.5		
^t PLH		ONIDI O		2.5	4.3	ns	
tPHL	С	CNPLC		1.7	3.3		
ΔtpLH	0.007.007	CNIDLA		1.68	3.42	/	
Δt_{PHL}	C,GOZ,POZ	CNPLA		0.75	1.5	ns/pF	
ΔtpLH	A	A 41	0.22	0.44	0.84	ns/pF	
Δ tPHL	Any other	Any other	0.22	0.32	0.44		

 $^{^{\}S}$ Typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S283LJ 4-BIT BINARY FULL ADDER WITH FAST CARRY

D3015, OCTOBER 1987-REVISED FEBRUARY 1989


SOFTWARE MACRO CELL

- Full-Carry Look-Ahead Across the Four Bits
- Systems Achieve Partial Look-Ahead Performance with the Economy of Ripple Carry

description

The S283LJ gate-array software macro implements a parallel 4-bit binary full adder. The 4-bit configuration provides the custom IC designer a fully designed, fast-carry adder and simplifies construction of large adders. These full adders perform the addition of two 4-bit binary words. The sum outputs are provided for each bit and the resultant carry (C4) is generated in parallel from the four bits. These adders feature full carry look-ahead across all

logic symbol†



Equivalent to 74283

[†]This symbol is in accordancae with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

four bits, providing the system designer with built-in partial look-ahead. The adder logic, including the carry, is implemented in its true form. End-around carry can be accomplished without the need for logic or level inversion. The S283LJ is implemented with the macro functions indicated:

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
AN210LJ	2	5	10	2.2
AN310LJ	2	1	2	0.56
EN210LJ	3	4	12	2.08
IV110LJ	1	10	10	2.1
IV120LJ	1	5	5	1.95
NA210LJ	1	7	7	1.89
NA310LJ	. 2	3	6	0.84
NA410LJ	2	3	6	0.87
NA510LJ	3	2	6	0.68
NO210LJ	1	5	5	0.18
тот	ALS	45	69	13.35


[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



S283LJ 4-BIT BINARY FULL ADDER WITH FAST CARRY

D3015, OCTOBER 1987

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

S283LJ 4-BIT BINARY FULL ADDER WITH FAST CARRY

D3015, OCTOBER 1987

When the adder is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S283LJ A4,A3,A2,A1,B4,B3,B2,B1,C0,SUM4,SUM3,SUM2,SUM1,C4;

FUNCTION TABLE

				OUTPUTS					
INPUTS				WHEN			WHEN		
	HAL	013		C0=L		WHEN CO=H			WHEN
L,						C2+L			C2+H
A1	B1	A2	B2 /	SUM1	SUM2	C2	SUM1	SUM2	C2
	∕ B3	/ A4	/ 84	EMUG	SUM4	C4		SUM4	
L	L	L	L	L	L	L	н	L	L
Н	L	L	L	н	L	L	L	н	L
L	Н	L	L	н	L	L _.	L	Н	L
н	н	L	L	L	Н	L	н	н	L.
L	L	Н	L	L	Н	L	н	Н	L
Н	L	н	L	н	н	L	L	L	н
L	н	н	L	н	Н	L	L	L	н
Н	н	н	L	L	L	Н	н	Ĺ	н
L	L	L	н	L	Н	L	н	Н	L
Н	L	L	н	Н	Н	L	L	L	н
L	н	L	н	н	н	L	L	L	н
Н	н	L	н	L	L	н	н	L	н
L	L	н	н	L	L	Н	н	L	н
Н	L	н	Н	н	L	н	L	н	н
L	н	н	н	н	L	н	L	н	н
Н	н	Н	Н	L	Н	Н	Н	Н	Н

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs SUM1 and SUM2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs SUM3, SUM4, and C4.

S283LJ 4-BIT BINARY FULL ADDER WITH FAST CARRY

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
	Innut conscitance	C0		0.07		
Ci	Input capacitance	All others		0.3		pF
	Equivalent power		4 - 4 - 1 - 0	13.35		
Cpd	Cpd dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	13.35		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	мах	UNIT
tPLH	CO	SUM		3.5	6.4	
tPHL	CO	SOIVI		3.5	6.3	ns
^t PLH	A,B	SUM		3.4	6.1	no
^t PHL	А,6	30141		3.3	6	ns
^t PLH	CO	C4		2.3	4.1	ns
t _{PHL}		C4		2.3	4.5	115
tPLH	A,B	C4		3.8	6.9	ns
tPHL	А,В	C4		3.4	6.5	115
ΔtPLH	Any	Any	0.22	0.44	0.84	ns/pF
Δ t $_{PHL}$	Any		0.22	0.32	0.44	По/рг

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S686LJ 8-BIT MAGNITUDE COMPARATOR

D3015, OCTOBER 1987


SOFTWARE MACRO

- Performs Magnitude Comparison of Binary, BCD, and Monotonic Codes
- Weighted Cascaded Inputs Accommodate Both Serial and Parallel Expansion

description

The S686LJ gate-array software macro implements an 8-bit expandable magnitude comparator. The 8-bit configuration provides the custom IC designer a magnitude comparator to embed in ASICs in its most efficient form, and the 8-bit width simplifies construction of wider comparators. These 8-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Two fully decoded decisions, (P>Q?) or (P = Q?), about two eight-bit words (P and Q) are made and are externally available at two outputs that can be decoded with a NAND gate to provide the P<Q decision. These devices are fully expandable to any number of bits. Words of greater length may be

logic symbol†



Equivalent to 74686

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

compared by connecting comparators in cascade. The PEQQZ and PGTQZ outputs of a stage handling less significant bits are connected to the corresponding G1Z and G2Z inputs of the next stage handling more significant bits. The S686LJ is implemented with the macro functions indicated.

S686LJ 8-BIT MAGNITUDE COMPARATOR

D3015, OCTOBER 1987

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} † (pF)
AN210LJ	2	4	8	1.76
AN310LJ	2	7	14	3.92
AN410LJ	3	6	18	3.42
EX210LJ	3	8	24	6.08
IV110LJ	1 .	13	13	2.73
IV120LJ	1	5	5	1.95
NA210LJ	1	4	4	1.08
NA310LJ	2	3	6	0.84
NA410LJ	2	3	6	0.87
NA420LJ	4	1	4	0.56
NO220LJ	2	1	2	0.3
тот	ALS	55	.104	23.51

[†]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the comparator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S686LJ P0,P1,P2,P3,P4,P5,P6,P7,Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7, G1Z,G2Z,PEQQZ,PGTQZ;

FUNCTION TABLE

IN	PUTS	OUT	PUTS [‡]	
DATA	ENA	BLES§	DE0.07	PGTQZ
P,Q	G1Z	G2Z	PEUUZ	PGTUZ
P=Q	L	Х	L	Н
P>Q	×	L	н	L
P <q< td=""><td>×</td><td>Х</td><td>н</td><td>Н</td></q<>	×	Х	н	Н
P=Q	Н	X	Н	Н
P>Q	×	Н	н	Н
х	Н	н	Н	Н


[‡]The P<Q function can be generated by applying the PEQQZ and PGTQZ outputs to a 2-input NAND gate.

Texas 🔻

[§] G1Z enables PEQQZ, and G2Z enables PGTQZ.

D3015, OCTOBER 1987

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

S686LJ 8-BIT MAGNITUDE COMPARATOR

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25 °C

	PARAMETE	R [†]	TEST CONDITIONS	TYP	MAX	UNIT
		G1Z		0.07		
C _i Input	Input capacitance	G2Z		0.15		pF
		All others		0.24		
<u> </u>	Equivalent power		t - t - 1 no	23.51		-E
C _{pd}	dissipation capacita	ance [‡]	$t_r = t_f = 1 \text{ ns}$	23.51		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_{L} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH		PEQQZ		2.8	4.7	200
tPHL	P,Q	FEQUE		2.8	5.3	ns
t _{PLH}	Ρ, α	PGTQZ		3.3	5.6	
t _{PHL}		FGTQZ		4.2	7.9	ns
^t PLH	G1Z	PEQQZ		0.9	1.5	
^t PHL	G!Z	FEGGZ		1	1.9	ns
tPLH	G2Z	PGTQZ		3.2	5.7	
^t PHL	GZZ	PGTQZ		4.2	7.9	ns
ΔtpLH	Any	Any	0.18	0.44	0.9	ns/pF
ΔtPHL	Any	Any	0.22	0.64	1.34	115/pr

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S688LJ 8-BIT IDENTITY COMPARATOR

D3015, OCTOBER 1987-REVISED OCTOBER 1988


SOFTWARE MACRO

- Performs Identity Comparison of Binary, BCD, and Monotonic Codes
- Cascading Input Accomodates Expansion

description

The S688LJ gate-array software macro implements an 8-bit expandable identity comparator. The 8-bit configuration provides the custom IC designer an identity comparator to embed in ASICs in its most efficient form, and the 8-bit width simplifies construction of wider comparators. These 8-bit identity comparators perform bit-by-bit comparison of binary, straight BCD (8-4-2-1), or random codes. The fully decoded equality decision (P = Q?) on 8-bit words (P and Q) is made. These devices are expandable to any number of bits. Words of greater length may be compared by connecting comparators in cascade. The PEQQZ output of a

logic symbol†



Equivalent to 74688

stage handling less significant bits is connected to the corresponding GZ input of the next stage handling more significant bits. The S688LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF	TOTAL NO.		
	NA210LJs	USED	NA210LJs	C _{pd} ‡ (pF)
EN210LJ	3	8	24	4.16
IV110LJ	1	1	1	0.21
IV120LJ	1	1	1	0.39
NA410LJ	2	1	2	0.29
NA510LJ	3	1	3	0.34
NO210LJ	1	1	1	0.18
TOTALS		13	32	5.57

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

S688LJ 8-BIT IDENTITY COMPARATORS

D3015, OCTOBER 1987


When the comparator is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S688LJ P0,P1,P2,P3,P4,P5,P6,P7,Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7,GZ,PEQQZ;

FUNCTION TABLE

INF	OUTPUT	
DATA ENABLE		PEQQZ
Pn,Qn	GZ	PEUUZ
P=Q	L	L
P>Q	X	Н
P <q< td=""><td>Х</td><td>Н</td></q<>	Х	Н
х	н	н

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

S688LJ 8-BIT IDENTITY COMPARATOR

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25°C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
Ci	Innut conscitones	GZ		0.07		
L'i	Input capacitance	All others		0.17		pF
	Equivalent power	,	t - t - 1 no	5.57		ρF
Cpd	Cpd dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	5.57		pr

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Р			2.5	4.4	
^t PHL				3.2	6.3	ns
t _{PLH}	Q	PEQQZ		2.4	4.3	
tPHL		PEQUZ		3.2	6.3	ns
^t PLH	GZ			2	3.2	
tPHL	GZ.			3	5.7	ns
ΔtpLH	Anu	PEQQZ	0.22	0.44	0.84	50/5E
Δ t $_{PHL}$	Any	FEUUZ	0.22	0.32	0.44	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

	Input Buffers	11
	Bidirectional Input/Output Buffers	12
	Output Buffers	13
ı	Arithmetic Functions and Comparators	14
	Counters	15
	Demultiplexers	16
	Multiplexers	17
	Registers	18
47 47 48 48 48 48 48 48 48 48 48 48 48 48 48	Register Files	19

COUNTERS FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

SYNCHRONOUS COUNTERS - POSITIVE-EDGE-TRIGGERED

DESCRIPTION	MACRO NAME	LOAD	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
A Die Dimen.	S161ALJ	Sync	1X	Async Clear	79	15-3
4-Bit Binary	S163ALJ	Sync	1X	Sync Clear	81	15-8
4 Die Un/Daven	S191LJ	Async	1X	With Mode Control	98	15-13
4-Bit Up/Down	S193LJ	Async	1X	Dual Clock	87	15-19

SYNCHRONOUS 4-BIT BINARY COUNTER WITH DIRECT CLEAR

D3015, OCTOBER 1987


SOFTWARE MACRO

- Internal Look-Ahead Enhances
 Performance of Cascaded Counters
- Asynchronous Clear Initializes
 Sequence Regardless of Mode
- Parallel Synchronously Presettable for Full-Cycle Modulo-N Sequences
- Gated Enables and RCO Implement Local and Global Carry Status

description

The S161ALJ gate-array software macro implements a synchronous 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change coincidentally with each other when so instructed by the count-enable inputs and other gating. This mode of operation eliminates output counting spikes associated with

logic symbol†



Equivalent to 74161A

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

asynchronous (ripple) counters. The clear and load inputs are buffered to enhance performance. Clocking of the register occurs on the rising (positive-going) edge of the clock waveform. The S161ALJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF	TOTAL NO.	NO. EQUIVALENT	
	NA210LJs	USED	NA210LJs	(pF)
AN320LJ	3	1	3	0.73
IV110LJ	1	4	4	0.84
IV120LJ	1	4	4	1.56
IV140LJ	2	2	4	1.6
NA210LJ	1	6	6	1.62
NA310LJ	2	10	20	2.8
NA410LJ	2	2	4	0.58
NA510LJ	3	2	6	0.68
R2406LJ	28	1	28	8.17
тот	ALS	32	79	18.58

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



D3015, OCTOBER 1987

When the counter is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S161ALJ D,C,B,A,CLK,CLRZ,ENP,ENT,LOADZ,QD,QC,QB,QA,RCO;

These counters are fully programmable; that is, they may be preset to any number between 0 and 15. Since presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.


Clearing is asychronous. A low level at the clear input sets all outputs low regardless of the levels of the clock, load, or enable.

The carry look-ahead circuitry provides for cascading counters in n-bit synchronous applications without additional gating. Instrumental in achieving this are two count-enable inputs and a ripple-carry output. Both count-enable inputs (ENP and ENT) must be high to count. ENP enables the local 4-bits and the ENT is fed forward to globally extend the enable/disable of previous/next 4-bit cascaded counters. The ripple-carry out (RCO), when locally and globally enabled, will output a high-level pulse at maximum count that is used to enable successive stages.

These counters feature a fully independent clock. Changes at control inputs other than the clear will have no effect on the counter until clocking occurs. The functions of the counter are dictated solely by conditions meeting setup, hold, and duration recommendations.

SYNCHRONOUS 4-BIT BINARY COUNTER WITH DIRECT CLEAR

D3015, OCTOBER 1987



absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.




S161ALJ SYNCHRONOUS 4-BIT BINARY COUNTER WITH DIRECT CLEAR

D3015, OCTOBER 1987

S161ALJ output sequence

Illustrated below is the following sequence:

- 1. Asynchronously clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit.



S161ALJ SYNCHRONOUS 4-BIT BINARY COUNTER WITH DIRECT CLEAR

D3015, OCTOBER 1987

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
C. Innut annaitan	A,B,C,D,CLRZ,ENP		0.07			
	ENT		0.14			
Ci	Input capacitance	LOADZ		0.22		pF
		CLK		0.15		
C .	Equivalent power		4 - 4 - 1 - 2	10 50		, F
Cbq	C _{pd} dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	18.58		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tpl.H	CLK	RCO		3.9	7.1	
tPHL	CLK	nco		3.5	7.1	ns
^t PLH	CLK	Q		1.7	3.2	ns
^t PHL	CLK	u u		1.9	3.8	115
^t PLH	ENT	RCO		1.5	2.9	ns
tPHL	EIVI			1	2.1	115
tPHL	CLRZ	Q		1.9	3.4	ns
tPHL	CLRZ	RCO		3.4	6.9	ns
ΔtpLH	CLK	Q	0.37	0.9	1.73	ns/pF
∆tpHL	CLK	u u	0.25	0.52	0.96	пъ/рг
ΔtpLH	Δον	RCO	0.22	0.44	0.84	nc/nE
Δt_{PHL}	Any	, RCO	0.22	0.32	0.44	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 \,^{\circ}\text{C}$.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

SYNCHRONOUS 4-BIT BINARY COUNTER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989


SOFTWARE MACRO

- Internal Look-Ahead Enhances
 Performance of Cascaded Counters
- Synchronous Clear Initializes
 Sequence Regardless of Mode
- Parallel Synchronously Presettable for Full-Cycle Modulo-N Sequences
- Gated Enables and RCO Implement Local and Global Carry Status

description

The S163ALJ gate-array software macro implements a synchronous 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the count-enable inputs and other gating.

logic symbol†



Equivalent to 74163A

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

This mode of operation eliminates output counting spikes associated with asynchronous (ripple) counters. The clear and load inputs are buffered to enhance performance and clocking of the register occurs on the rising (positive-going) edge of the clock waveform. The S163ALJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
AN410LJ	3	1	3	0.57
IV110LJ	1	3	3	0.63
IV120LJ	1	. 3	3	1.17
IV140LJ	2	1	2	0.8
NA210LJ	1	6	6	1.62
NA310LJ	2	10	20	2.8
NA410LJ	2	2	4	0.58
NA510LJ	3	2	6	0.68
NO220LJ	2	2	4	0.6
R2406LJ	28	1	28	17.62
TO010LJ	2	1	2 .	_
тот	ALS	32	81	27.07

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



S163ALJ SYNCHRONOUS 4-BIT BINARY COUNTER

D3015, OCTOBER 1987

When the counter is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S163ALJ D,C,B,A,CLK,CLRZ,ENP,ENT,LOADZ,QD,QC,QB,QA,RCO;

These counters are fully programmable; that is, they may be preset to any number between 0 and 15. Since presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.


Clearing is sychronous. A low level at the clear input will set all outputs low on the next positive transition of the clock.

The carry look-ahead circuitry provides for cascading counters in n-bit synchronous applications without additional gating. Instrumental in achieving this are two count-enable inputs and a ripple-carry output. Both count-enable inputs (ENP and ENT) must be high to count. ENP enables the local 4-bits and the ENT is fed forward to globally extend the enable/disable of previous/next 4-bit cascaded counters. The ripple-carry out (RCO), when locally and globally enabled, will output a high-level pulse that is used to enable successive stages.

These counters feature a fully independent clock. Changes at control inputs, including clear, will have no effect on the counter until clocking occurs. The functions of the counter are dictated solely by conditions meeting setup, hold, and duration recommendations.

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

logic diagram






D3015, OCTOBER 1987

S163ALJ output sequence

Illustrated below is the following sequence:

- 1. Synchronously clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit.





S163ALJ SYNCHRONOUS 4-BIT BINARY COUNTER

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_Δ = 25 °C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
	A,B,C,D,ENP		0.07			
		CLRZ,ENT		0.14		-r
4	C _i Input capacitance	CLK		0.15		pF
[LOADZ		0.22		
	Equivalent power		4 4 1 2	27.07		pF
Cpd	C _{pd} dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	27.07		pr

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	CLK	RCO		3.9	7.1	ns
tPHL	CLK	NCO .		3.5	7.1	115
^t PLH	CLK	α		1.7	3.2	200
^t PHL	CLK	ŭ		1.9	3.8	ns
t _{PLH}	ENT	RCO		1.5	2.9	no
^t PHL	EINI	nco		1	2.1	ns
ΔtpLH	CLK	Q	0.37	0.9	1.73	no/nE
ΔtpHL	CLK	ŭ.	0.25	0.52	0.96	ns/pF
ΔtpLH	Any	RCO	0.22	0.44	0.84	ns/pF
ΔtpHL	Ally	NCO .	0.22	0.32	0.44	пѕ/рг

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

SYNCHRONOUS UP/DOWN BINARY COUNTER WITH DOWN/UP MODE CONTROL

D3015, OCTOBER 1987-REVISED OCTOBER 1988


SOFTWARE MACRO

- Single Down/Up Control Line
- Look-Ahead Circuitry Enhances
 Performance of Cascaded Counters
- Fully Synchronous in Count Mode
- Parallel Asynchronous Load for Modulo-N Count Sequences
- Count Enable Input for Setting Sequence Start and Stop

description

The S191LJ gate-array software macro implements a synchronous, reversible up/down 4-bit binary counter. A synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation

logic symbol[†]



Equivalent to 74191

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

eliminates output counting spikes normally associated with asynchronous (ripple clock) counters. The S191LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
DFB20LJ	10	4	40	10.4
IV110LJ	1	13	13	2.73
IV120LJ	1	1	1	0.39
NA210LJ	1	26	26	7.02
NA310LJ	2	3	6	0.84
NA410LJ	2	2	4	0.58
NA510LJ	3	2	6	0.68
NO210LJ	1	2	2	0.36
TOT	ALS	53	98	23

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the counter is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S191LJ D,C,B,A,CLK,D_UZ,CTENZ,LOADZ,QD,QC,QB,QA,RCOZ,MAX_MIN;



S191LJ SYNCHRONOUS UP/DOWN BINARY COUNTER WITH DOWN/UP MODE CONTROL

D3015, OCTOBER 1987

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input (CTENZ) is low. A high at CTENZ inhibits counting. The direction of the count is determined by the level of the down/up (D_UZ) input. When D_UZ is low, the counter counts up and when the D_UZ is high, it counts down.

These counters feature a fully independent clock circuit. Changes at the control inputs (CTENZ and D_UZ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.


These counters are fully programmable; that is, they may be preset to any number between 0 and 15 by placing a low on the load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple and maximum/minimum count. The latter output (MAX_MIN) produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (all outputs high) counting up. The ripple clock output (RCOZ) produces a low-level output pulse under those same conditions but only while the clock input is low. The counters can be easily cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

S191LJ SYNCHRONOUS UP/DOWN BINARY COUNTER WITH DOWN/UP MODE CONTROL

D3015, OCTOBER 1987-REVISED OCTOBER 1988

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





S191LJ SYNCHRONOUS UP/DOWN BINARY COUNTER WITH DOWN/UP MODE CONTROL

D3015, OCTOBER 1987-REVISED OCTOBER 1988

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
C _i Input capacitance	CTENZ		0.21			
	A,B,C,D		0.14		pF	
		All others		0.07		
C _{pd} Equivalent power dissipation capacitance [‡]		$t_r = t_f = 1 \text{ ns}$	23		pF	

 $^{^{\}dagger}\,\text{For Supply Current, I}_{\text{CC}},$ see the TGC100 Series Data.

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

D3015, OCTOBER 1987

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
tPLH	LOADZ	Q		2.9	4.9	
tPHL	LOADZ	Ų.		2.7	5	ns
^t PLH	A,B,C,D	Q		1.7	2.9	ns
t _{PHL}	А,В,С,В	ď		2.2	4.3	115
t _{PLH}	CLK	RCOZ		1	1.5	ns
tPHL	CLK	ACO2		1.1	1.9	115
^t PLH	CLK	Q		3.1	6.1	ns
^t PHL	CLK			3	5.5	115
^t PLH	CLK	MAX_MIN		4.7	9	20
tPHL	CLK	IVIAA_IVIIIV		3.9	7.5 ns	115
^t PLH	D_UZ	RCOZ		2.9	5.1	ns
tPHL	0_02	NCO2		3.7	6	115
^t PLH	D_UZ	MAX_MIN		2.6	5.3	ns
tPHL	0_02	IVIAX_IVIIIV		2.5	4.4	115
tPLH	CTENZ	RCOZ		1.1	1.6	ns
^t PHL	CTENZ	NCO2		1.1	1.9	115
ΔtpLH	Any	Q	0.18	0.46	0.92	ns/pF
Δt_{PHL}	Any	L	0.16	0.35	0.64	пѕ/рг
ΔtpLH	Any	RCOZ	0.34	0.88	1.72	ns/pF
Δt_{PHL}	Arry	ncuz	0.38	0.99	2.04	пъ/рг
ΔtpLH	Any	MAX_MIN	0.34	0.87	1.7	no/nE
Δ tpHL	Ally	WAA_WIN	0.34	0.72	1.44	ns/pF

[†]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

D3015, OCTOBER 1987-REVISED OCTOBER 1988


SOFTWARE MACRO

- Dual Clock Inputs for Sourcing Count Direction
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Sequences
- Asynchronous Clear
- Look-Ahead Circuitry Enhances
 Performance of Cascaded Counters

description

The S193LJ gate-array software macro implements a synchronous, reversible up/down, 4-bit binary counter with dual clock inputs and a separate clear input. Its 4-bit length means that testability is simplified when constructing large counters. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincidentally with

logic symbol[†]



Equivalent to 74193

each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters. The S193LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
AN210LJ	2	7	14	3.08
AN310LJ	2	2	4	1.12
IV110LJ	1	4	4	0.84
IV120LJ	1	4	4	1.56
NA210LJ	1	4	4.	1.08
NA310LJ	2	4	8	1.12
NA410LJ	2	2	4	0.58
NA510LJ	3	2	6	0.68
NO210LJ	1	3	3	0.54
TAB20LJ	9	4	36	12
тот	ALS	36	87	22.6

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TGC100 SERIES

D3015, OCTOBER 1987

When the counter is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S193LJ A,B,C,D,UP,DOWN,LOADZ,CLR,BOZ,COZ,QA,QB,QC,QD;


The outputs of the four flip-flops are triggered by a low-to-high-level transition of either count (clock) input (UP or DOWN). The direction of counting is determined by which count input is pulsed while the other count input is high. These counters are fully programmable; that is, they may be preset to any number between 0 and 15 by placing a low on the load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and the load inputs.

These counters are designed to be cascased without the need for additional circuitry. The borrow output (BOZ) produces a low-level pulse while the count is zero (all outputs low) and the count-down is low. Similarly, the carry output (COZ) produces a low-level pulse while the count is maximum (all outputs high) and the count-up input is low. The counters are cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

D3015, OCTOBER 1987-REVISED OCTOBER 1988

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987

typical clear, load, and count sequences (see Notes A and B)

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Load (preset) to binary thirteen
- 3. Count up to fourteen, fifteen (carry), zero, one, and two
- 4. Count down to one, zero (borrow), fifteen, fourteen and thirteen.



NOTES: A. Clear overrides load, data and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.



15-22

D3015, OCTOBER 1987-REVISED OCTOBER 1988

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
<u> </u>	Innut conscitores	A,B,C,D		0.14		pF
4	C _i Input capacitance All others			0.15		PF
C _{pd}	Equivalent power		$t_r = t_f = 1 \text{ ns}$	22.6		рF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	UP	COZ		0.9	1.7	ns
t _{PHL}				1.2	2.3	
^t PLH	DOWN	BOZ		0.8	1.3	ns
tPHL				1	1.8	
^t PLH	DOWN,UP	Q		3.8	7.4	ns
t _{PHL}				3.7	7.2	
^t PLH	LOADZ	۵		3.4	6	ns
^t PHL				3.4	6.3	
^t PHL	Any	Q		2.6	5	ns
ΔtpLH	Any	Q	0.2	0.48	0.98	ns/pF
ΔtpHL			0.18	0.44	0.84	
ΔtpLH	Any	BOZ,COZ	0.34	0.88	1.76	ns/pF
ΔtpHL			0.5	1.56	3.3	

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

100 mg	Input Buffers	11
	Bidirectional Input/Output Buffers	12
	Output Buffers	13
	Arithmetic Functions and Comparators	14
	Counters	15
	Demultiplexers	16
	Multiplexers	17
	Registers	18
	Register Files	19

DEMULTIPLEXERS FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

DECODERS/DEMULTIPLEXERS

DESCRIPTION	MACRO NAME	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
2- to 4-Line	DE210LJ	1X		5	16-3
3- to 8-Line	S138LJ	1X	3 Enables	25	16-4
Dual 2- to 4-Line	S139LJ	1X	1 Enable	26	16-7

DE210LJ 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER


D3015, OCTOBER 1988

INTERNAL DECODER/DEMULTIPLEXER MACRO

FUNCTION TABLE

INP	UTS	OUTPUTS					
Α	В	YO	Y1	Y2	Y3		
L	L	L	Н	Н	Н		
Н	L	Н	L	Н	Н		
L	Н	Н	Н	L	Н		
Н	Н	н	Н	Н	L		

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The DE210LJ is a 2-line to 4-line decoder/demultiplexer. When the decoder/demultiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: DE210LJ A,B,Y0,Y1,Y2,Y3;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25°C

	PARAMETER [‡]	TEST CONDITIONS	TYP	MAX	UNIT
٧T	Input threshold voltage		2.2		V
Ci	Input capacitance		0.23		pF
C _{pd}	Equivalent power dissipation capacitance	$t_r = t_f = 1 \text{ ns}$	1.52		pF

For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B	V	0.2	0.39	0.97	ns
tPHL		T	0.16	0.47	1.18	
ΔtpLH	A,B	V	0.2	0.87	1.7	no/nE
ΔtpHL	A,D		0.32	0.73	1.46	ns/pF

[§] Typical values are at V_{CC} = 5 V, T_A = 25°C.

Texas VI

S138LJ 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

D3015, OCTOBER 1987-REVISED OCTOBER 1988


SOFTWARE MACRO

- Three Enable Inputs for Expandability
- Choice of an Active-High or Two Active-Low Enables
- Use Decoders in Parallel for Multiple Bit Words

description

The S138LJ gate-array software macro implements a 3-line to 8-line decoder/demultiplexer. Also provided in the macro are strobe inputs, G1, G2AZ, and G2BZ, which enable and disable the outputs. All of the outputs are disabled (high), unless G1 is high and G2AZ and G2BZ are low. When enabled, the selected output assumes a low logic level. These strobes also permit the S138LJ to be cascaded to

logic symbol[†]



Equivalent to 74138

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

accommodate wider multiplexers, as only the enabled 8-bit field will contain an active data bit. The S138LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	NO. EQUIVALENT	
IV110LJ	1	1	1	0.21
IV120LJ	1	6	6	2.34
NA410LJ	2	8	16	2.32
NO310LJ	2	1	2	0.21
TOTALS		16	25	5.08

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the decoder is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S138LJ G1,G2AZ,G2BZ,A,B,C,Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7;


S138LJ 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

D3015, OCTOBER 1987

FUNCTION TABLE

		INPU	TS			OUTPUTS							
	ENABLE		S	ELECT					0017	013			
G1	G2AZ	G2BZ	С	В	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	Н	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
×	Н	X	Х	X	X	Н	Н	Н	Н	Н	н	Н	Н
L	X	X	×	X	X	Н	н	Н	Н	Н	Н	н	Н
н	L	L	L	L	L	L	н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	н	Н	Н	• н	Н	Н
н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	н	Н	н	Н	L	Н	Н	н
Н	L	L	н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

logic diagram



Lx = LJ for 1- μ m gate arrays

TEXAS INSTRUMENTS

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25°C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
C	Innut conscitones	G1,G2AZ,G2BZ		0.07		
Ci	Input capacitance	A,B,C		0.15		pF
C	Equivalent power		t - tr - 1 no	5.08		- F
C _{pd}	dissipation capacita	ince [‡]	$t_r = t_f = 1 \text{ ns}$	5.08		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	Α	Any		1.3	2.2	
^t PHL	A	Any		1.5	2.6	ns
tPLH	В	Any		1.4	2.3	no
tPHL	D	Any		1.5	2.5	ns
tPLH	С	Any		1.4	2.5	ns
^t PHL		Ally		1.5	2.5	
^t PLH	G1	Any		1.6	2.5	
^t PHL	G I	Ally		2.7	5.3	ns
t _{PLH}	G2AZ,G2BZ	Any		1.1	1.8	200
t _{PHL}	GZAZ,GZBZ	Ally		2.3	4.7	ns
ΔtpLH	Any	Any	0.34	0.88	1.74	no/nE
Δt _{PHL}	Ally	Ally	0.44	1.27	2.66	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S139LJ DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

D3015, OCTOBER 1987


SOFTWARE MACRO

- Enable Input Permits Expansion of Each Decoder
- Use Decoders in Parallel for Multiple Bit Words

description

The S139LJ gate-array software macro implements a dual 2-line to 4-line decoder/demultiplexer. Also provided in the macro are two strobe inputs, G1Z and G2Z, that enable and disable the outputs. The four outputs of a decoder are high when its corresponding strobe is high. When the strobe is low, the selected output is low. These strobes, G1Z for decoder 1 and G2Z for decoder 2, permit the S139LJ decoders to be cascaded to

logic symbol†



Equivalent to 74139

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

accommodate wider multiplexers, as only the enabled 4-bit field will contain an active data bit. The S139LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV110LJ	1	4	4	0.84
IV120LJ	1	6	6	2.34
NA310LJ	2	8	16	4.48
TOTALS		18	26	7.66

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.


When the decoder is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S139LJ A1.B1.G1Z.A2.B2.G2Z.Y10.Y11.Y12.Y13.Y20.Y21.Y22.Y23;

FUNCTION TABLE

INF	PUTS			OUT	DITE	
ENABLE	SEL	ECT	OUTPUTS			
GnZ	Bn	An	Yn0	Yn1	Yn2	Yn3
Н	Х	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	н
L	L	Н	н	Ł	Н	н
L	Н	L	Н	Н	L	н
L	Н	Н	н	Н	Н	L

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



S139LJ DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
C	Innut conscitones	A1,A2,B1,B2		0.07		рF
Ci	Input capacitance	G1Z,G2Z		0.15		þr
	Equivalent power		+ - + - 1 no	7.66		pF
Cpd	dissipation capacita	ince [‡]	$t_r = t_f = 1 \text{ ns}$	7.00		þΕ

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A or B	Any		1:3	2.1	ns
t _{PHL}		Ally		1.4	2.4	
^t PLH	0.7	A		0.8	1.4	ns
^t PHL	GZ	Any		0.8	1.4	
∆tpLH	Λ σ	A m	0.34	0.88	1.72	no/nE
∆tPHL	Anγ	Any	0.38	0.99	2.04	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

i

	Input Buffers		11
	Bidirectional Input/Output Buffers		12
	Output Buffers		13
And Andrews	Arithmetic Functions and Comparators		14
	Counters	2	15
	Demultiplexers		16
	Multiplexers		17
	Registers		18
	Register Files		19

MULTIPLEXERS FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

MULTIPLEXERS

DESCRIPTION	MACRO NAME	оитритѕ	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
2- to 1-Line	MU111LJ	Y	1X	Low Enable	3	17-3
4- to 1-Line	MU220LJ	Y	1X		7	17-4
8- to 1-Line	MU311LJ	Y	1X	Low Enable	13	17-6
16- to 1-Line	S150LJ	w	2X	Low Enable	123	17-8
8- to 1-Line	S151LJ	Y,W	2X	Low Enable	40	17-12
Dual 4- to 1-Line	S153LJ	Yn	1X	Caraba	26	17-16
Quad 2- to 1-Line	S157LJ	Yn	1X	Strobe	18	17-19

MU111LJ 2-LINE TO 1-LINE MULTIPLEXER


D3015, OCTOBER 1987

INTERNAL MULTIPLEXER MACRO

FUNCTION TABLE

INPUT	OUTPUT
s	Y
L	Α
н	В

logic symbol†



description

The MU111LJ is an internal 2-line to 1-line multiplexer. When the multiplexer is called from the engineering workstation input, the following label

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

format is developed and will be captured in the design netlist:

Label: MU111LJ A.B.S.Y:

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25°C

PARAMETER [‡]		ARAMETER [‡] TEST CONDITIONS		TYP	MAX	UNIT
VT	V _T Input threshold voltage			1.8		٧
C.	C _i Input capacitance	A,B		0.07		
L		S		0.18		pF
<u> </u>	Equivalent power		A A 1	0.68		
C _{pd}	dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	0.08		рF

[‡]For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B	V	0.23	0.62	1.36	20
tPHL	A,B	T	0.28	0.81	1.87	ns
tPLH	s		0.2	0.51	1	no
tPHL	3	'	0.36	0.83	1.36	ns
ΔtpLH	A D	В Ү	0.36	0.89	1.72	ns/pF
ΔtpHL	A,B		0.26	0.57	1.1	i iis/pr
ΔtpLH	LH S Y		0.36	0.9	1.72	no/nE
$\Delta tPHL$	3	r	0.28	0.6	1.14	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

TEXAS

MU220LJ 4-LINE TO 1-LINE MULTIPLEXER WITH 1X OUTPUT

D3015, OCTOBER 1988

SOFTWARE MACRO


FUNCTION TABLE

INP	UTS	OUTPUT
В	Α	Y
L	L	C0
L	Н	C1
Н	L	C2
Н	Н	C3

description

The MU220LJ is an internal 4-line to 1-line multiplexer. When the multiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Label: MU220LJ C0,C1,C2,C3,A,B,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25°C

	PARAMI	TEST CONDITIONS	TYP	MAX	UNIT	
V _T Input threshold voltage			2		V	
		Α		0.24		
Ci	Input capacitance	В		0.15		pΕ
,		Any C		0.07		
Cpd	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	1.4		pF

[‡] For Supply Current, ICC, see the TGC100 Series Data.

MU220LJ 4-LINE TO 1-LINE MULTIPLEXER WITH 1X OUTPUT

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH	A,B	V	0.24	0.75	1.65	ne
tPHL		I	0.33	0.88	2.19	ns
t _{PLH}	Any C	Y	0.42	0.95	1.87	20
t _{PHL}	Arry C		0.45	1.11	2.33	ns
ΔtpLH	Λny		0.17	0.47	0.94	ns/pF
ΔtpHL	Any		0.16	0.49	1	Пъ/рг

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

MU311LJ 8-LINE TO 1-LINE MULTIPLEXER


D3015, OCTOBER 1988

INTERNAL MULTIPLEXER MACRO

FUNCTION TABLE

IN	PU	TS	OUTPUT
C	В	A	Υ
X	Х	X	L
L	L	L	D0
L	Ĺ	Н	D1
L	Н	L	D2
L	Н	Н	D3
Н	L	L	D4
Н	L	Н	D5
Н	Н	L	D6
Н	Н	Н	D7

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The MU311LJ is an internal 8-line to 1-line multiplexer. When the multiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: MU311LJ D0,D1,D2,D3,D4,D5,D6,D7,A,B,C,Y;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$

	PARAME	TEST CONDITIONS	TYP	MAX	UNIT	
VT	Input threshold voltage			2		V
		Α		0.42		
0	Input capacitance	В		0.24		~
Ci		С		0.16		pF
		D0 thru D7		0.07		
Cpd	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	1.32		pF

[‡] For Supply Current, I_{CC}, see the TGC100 Series Data.

MU311LJ 8-LINE TO 1-LINE MULTIPLEXER

D3015, OCTOBER 1988

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	A,B,C	_	0.23	0.85	2.4	ns
tPHL		ı	0.34	1.12	3.39	115
t _{PLH}	D0-D7	V	0.53	1.28	2.61	20
tPHL		1	0.54	1.5	3.27	ns
ΔtpLH	Λny	V	0.35	0.91	1.81	ns/pF
ΔtpHL	Any	1	0.32	0.88	1.8	115/μΓ

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

S150LJ 16.LINE TO 1.LINE MULTIPLEXER

D3015, OCTOBER 1987


SOFTWARE MACRO

- Active-Low Strobe for Expandability
- Use Multiplexers in Parallel for Multiple-Bit Words

description

The S150LJ gate-array software macro implements a 16-line to 1-line multiplexer. The macro has a strobe input, GZ, that enables and disables the inputs. The W output is high when GZ is high. When GZ is low, the W output assumes the level of the selected input. This strobe permits the macro to be employed for designing wider multiplexers, as only the enabled 16-bit field will output an active data bit. The S150LJ is implemented with the macro functions indicated.

logic symbol[†]



Equivalent to 74150

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV110LJ	1	1	1	0.21
IV120LJ	1	10	10	3.9
NA810LJ	6	18	108	21.6
OR210LJ	2	1	2	0.48
TO010LJ	2	1	2	_
тот	ALS	31	123	26.19

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

S150LJ 16-LINE TO 1-LINE MULTIPLEXER

D3015, OCTOBER 1987

When the multiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:


Label: S150LJ GZ,E0,E1,E2,E3,E4,E5,E6,E7,E8,E9,E10,E11, E12,E13,E14,E15,A,B,C,D,W;

FUNCTION TABLE

		INID	UTS		
	SEL	ECT	013	STROBE	ОИТРИТ
D	С	В	Α	GZ	w
X	Х	X	X	Н	Ŧ
L	L	L	L	L	ĒΟ
L	L	L	Н	L	Ē1
L	L	Н	L	L	E2
L	L	Н	Н	L	E3
L	Н	L	L	L	E4
L	Н	L	н	L	Ē5
L	Н	Н	L	L	<u>E6</u>
L	Н	Н	Н	L	E7
н	L	L	L	L	E8
н	L	L	Н	L	E9
н	L	Н	L	L	E10
Н	L	Н	н	L	E11
н	Н	L	L	L	E12
Н	Н	L	Н	L	E13
н	Н	Н	L	L	E14
Н	Н	Н	Н	L	E15

See explanation of Function Tables in Section 1. E0, E1...E15 = the level of the respective E input.





PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



S150LJ 16 LINE TO 1 LINE MULTIPLEXER

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
Ci	Innut conscitones	GZ,A,B,C,D		0.15		
4	Input capacitance All others			0.07		pF
C _{pd}	Equivalent power dissipation capacita	ance [‡]	$t_r = t_f = 1 \text{ ns}$	26.19		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	A,B,C or D	W		4.3	8.2	20
tPHL	A,B,C OI D	or b w		4.5	9	ns
tPLH	Any E	W		3.1	6.2	
tPHL	Any E	VV		3.3	6.9	ns
tPLH	GZ	W		4.2	8	200
t _{PHL}	G2	VV		4.8	8.8	ns
ΔtPLH	Any	W	0.22	0.44	0.84	nc/nE
Δt_{PHL}	Any	VV	0.22	0.32	0.44	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S151LJ 8-LINE TO 1-LINE MULTIPLEXER

D3015, OCTOBER 1987


SOFTWARE MACRO

- Active-Low Strobe for Expandability
- Use Multiplexers in Parallel for Multiple-Bit Words

description

The S151LJ gate-array software macro implements a 8-line to 1-line multiplexer. The macro has a strobe input, GZ, that enables and disables the inputs. When GZ is high, the Y output is low and the W output is high. When GZ is low, the Y output assumes the level of the selected input and the W output assumes the complement of that level. This strobe permits the macro to be employed for designing wider multiplexers, as only the enabled 8-bit field will output an active data bit. The S151LJ is implemented with the macro functions indicated.

logic symbol[†]



Equivalent to 74151

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV120LJ	1	10	10	3.9
NA510LJ	3	8	24	2.72
NA810LJ 6		1	6	1.2
TOTALS		19	40	7.82

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the multiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S151LJ GZ,A,B,C,D0,D1,D2,D3,D4,D5,D6,D7,Y,W;

S151LJ 8-LINE TO 1-LINE MULTIPLEXER


D3015, OCTOBER 1987

FUNCTION TABLE

		NPUT	S	OUT	PUTS
	SELEC	T	STROBE	001	PU13
С	С В А		GZ	Y	W
X	X	Х	Н	L	Н
L	L	L	L	DO	DO
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	н	L	D5	D5
н	Н	L	L	D6	D6
Н	Н	н	L	D7	D7

D0, D1 . . . D7 • the level of the respective D input.

logic diagram





S151LJ 8-LINE TO 1-LINE MULTIPLEXER

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 \, ^{\circ}\text{C}$

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
C. Input conscitones		GZ		0.15		
	C _i Input capacitance All other			0.07		pF
C .	Equivalent power		t - t 1 po	7.00		- C
C _{pd}	dissipation capacita	ince [‡]	$t_r = t_f = 1 \text{ ns}$	7.82		p⊦

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH		Y		3.3	6.5	
^t PHL	A, B, or C	*		3.3	6.3	ns
t _{PLH}	A, B, Of C	W		3.5	6.6	n.c
t _{PHL}		VV		3.5	6.8	ns
^t PLH		Y		2.4	4.9	ns
^t PHL	Any D	'		2.3	4.7	115
^t PLH		W		2.5	5.2	ns
^t PHL		VV		2.6	5	115
^t PLH		Υ		3.1	6.1	ns
^t PHL	GZ			2.8	5.5	115
^t PLH	GZ.	W	i	3	5.8	ne
^t PHL				3.3	6.4	ns
ΔtpLH	Any	Y	0.22	0.44	0.84	ns/pF
ΔtpHL	Any	, , , , , , , , , , , , , , , , , , ,	0.22	0.32	0.44	пътрг
ΔtpLH	Λnv	W	0.22	0.44	0.84	ne/nE
Δ tpHL	Ally	Any W		0.32	0.44	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S153LJ DUAL 4-LINE TO 1-LINE MULTIPLEXER

D3015, OCTOBER 1987


SOFTWARE MACRO

- Active-Low Strobe for Expandability
- Use Multiplexers in Parallel for Multiple-Bit Words

description

The S153LJ gate-array software macro implements a dual 4-line to 1-line multiplexer. Each 4-bit half of the macro has a strobe input, GnZ, that enables and disables its associated inputs. The Yn output is low when GnZ is high. When GnZ is low, the output assumes the level of the selected input. These strobes permit the macro to be employed for designing wider multiplexers, as only the enabled 4-bit field will output and active data bit. The S153LJ is implemented with the macro functions indicated.

logic symbol[†]



Equivalent to 74153

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV120LJ	1	6	6	2.34
NA410LJ 2		10	20	2.9
TOTALS		16	26	5.24

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the multiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S153LJ G1Z.G2Z.A.B.C10.C11.C12.C13.C20.C21.C22.C23.Y1.Y2:


S153LJ DUAL 4-LINE TO 1-LINE MULTIPLEXER

D3015, OCTOBER 1987

FI	۱N	JC.	TIC	M	T	ΔR	I F

		INF	UTS			STROBE	OUTDUT
SEL	SELECT		DA	TA		GnZ	OUTPUT
В	Α	Cn0	Cn1	Cn2	Cn3	GIIZ	Yn
X	X	Х	Χ	Χ	Х	H	L
L	L	L	Χ	Χ	Х	L	L
L	L	Н	X	Χ	Х	L	н
L	Н	Х	L	Χ	Х	L	L
L	Н	Х	Н	Χ	Х	L	н
Н	L	Х	X	L	Х	L	L
Н	L	Х	X	Н	Х	L	н
Н	Н	X	X	X	L	L	L
Н	Н	Х	X	X	Н	L	н

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER [†]	TEST CONDITIONS	TYP	MAX	UNIT
Ci	Input capacitance		0.07		pF
C _{pd}	Equivalent power dissipation capacitance ‡	$t_r = t_f = 1 \text{ ns}$	5.24		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A or B	Y		2.4	4.1	no
tPHL	A 01 B			2.2	3.9	ns
tPLH	С	Y		1.4	2.6	no
t _{PHL}		'		1.3	2.3	ns
tPLH	G1Z or G2Z	Y		1.9	3.4	no
t _{PHL}	G12 01 G22	•		1.7	2.9	ns
Δ tpLH	Anu	Y	0.34	0.88	1.74	no/nE
Δt_{PHL}	Any	Y		1.27	2.66	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

S157LJ QUADRUPLE 2-LINE TO 1-LINE NONINVERTING MULTIPLEXER

D3015, OCTOBER 1987


SOFTWARE MACRO

- Active-Low Strobe for Expandability
- Use Multiplexers in Parallel for Multiple-Bit Words

description

The S157LJ gate-array software macro implements a quadruple 2-line to 1-line multiplexer. The macro has a strobe input, GZ, that enables and disables the outputs. The Y outputs are forced low when GZ is high. When GZ is low, the outputs assume the level of the selected inputs. This strobe permits the macro to be employed for designing wider multiplexers, as only the enabled 4-bit field will output an active data bit. The S157LJ is implemented with the macro functions indicated.

logic symbol[†]



Equivalent to 74157

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
IV110LJ	1	2	2	0.42
IV120LJ	1	2	2	0.78
NA210LJ	1	14	14	3.78
TOTALS		18	18	4.98

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.


When the multiplexer is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S157LJ A1, A2, A3, A4, B1, B2, B3, B4, AZ_B, GZ, Y1, Y2, Y3, Y4;

FUNCTION TABLE

INPUTS				ОИТРИТ
STROBE	SELECT	DATA		Yn
GZ	AZ_B	An	Bn	¥n
Н	Х	Х	Х	L
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	Х	Η٠	Н

logic diagram



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



S157LJ QUADRUPLE 2-LINE TO 1-LINE NONINVERTING MULTIPLEXER

D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

electrical characteristics, VCC = 5 V, TA = 25 °C

PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT	
	AZ_B		0.14			
l Ci	C _i Input capacitance	All others		0.07		pF
Equivalent power		t - tr - 1 no	4.98		pF	
C _{pd} dissipation capacita	ince [‡]	$t_r = t_f = 1 \text{ ns}$	4.50		Pr	

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_{I} = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
t _{PLH}	A or B	Y		0.8	1.4	ns
t _{PHL}		1		0.9	1.4	
^t PLH	AZ_B	V		2.5	4.1	
^t PHL		r		2.4	3.9	ns
t _{PLH}	GZ	Y		2.5	4.1	no
t _{PHL}				2.4	3.9	ns
Δt_{PLH}	Any	V	0.34	0.87	1.7	ns/pF
$\Delta tPHL$		7114	0.34	0.72	1.44	115/pr

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

A 70 4 8	Input Buffers	11
	Bidirectional Input/Output Buffers	12
	Output Buffers	13
	Arithmetic Functions and Comparators	14
	Counters	15
	Demultiplexers	16
	Multiplexers	17
	Registers	18
Na.	Register Files	19

Registers

REGISTERS FUNCTIONAL INDEX

D3015, OCTOBER 1987-REVISED OCTOBER 1988

REGISTERS (HARDWIRED)

DESCRIPTION	MACRO NAME	^f clock (MHz)	OUTPUTS	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
	R2401LJ	135	Qn	1X	Async Clear	26	18-3
	R2402LJ	135	Qn,QnZ	1X	Asylic Clear	27	18-5
4 Die D. Turne	R2403LJ	135	Qn	1X		27	18-7
4-Bit D-Type	R2404LJ	135	Qn,QnZ	1X		31	18-9
	R2405LJ	135	Qn	1X	Acuma Class	26	18-11
	R2406LJ	135	Qn, QnZ	1X	Async Clear	28	18-13

REGISTERS (SOFTWARE)

DESCRIPTION	MACRO NAME	OUTPUTS	OUTPUT DRIVE	COMMENTS	CELLS USED	PAGE
8-Bit Parallel Out SR	S164LJ	Qn	2X	Async Clear	88	18-15
8-Bit Parallel Load SR	S165ALJ	QH, QHZ	2X	Clock Inhibit	124	18-19
4-Bit Directional SR	S194ALJ	Qn	1X	Async Clear	73	18-23

R2401LJ 4-BIT SHIFT REGISTER WITH SERIAL INPUT AND ASYNCHRONOUS CLEAR


D3015, OCTOBER 1988

INTERNAL REGISTER HARDWIRED MACRO

FUNCTION TABLE

	INPUTS			OUTPUTS				
CLRZ	CLK	SERIN	QA	QB	QC	QD		
L	X	Х	L	L	L	L		
н	↑	Н	Н	QA_{n}	QB_n	QC_n		
Н	↑	L	L	QA_{n}	QB_n	QC_n		
Н	L	Х	Q_0	Q_0	Q_0	Q_0		

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The R2401LJ macro implements a 4-bit serial-input shift register with true outputs. Its 4-bit length simplifies construction of large registers. The register

contains an embedded clock driver that buffers the clock input so that standard library buffers can be used to drive multiple clock inputs. When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: R2401LJ CLRZ, SERIN, CLK, QA, QB, QC, QD;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
	Pulse duration	CLRZ low	2		20
t _w	ruise duration	CLK (H or L)	3.7		ns
	Catum time before clock	SERIN (H or L)	2		
^t su	Setup time before clock	CLRZ inactive	0		ns
	Hold time after clock	SERIN (H or L)	0		
th	Hold little after Clock	CLRZ active	2		ns

TGC100

SERIES

R2401LJ 4-BIT SHIFT REGISTER WITH SERIAL INPUT AND ASYNCHRONOUS CLEAR

D3015, OCTOBER 1988

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER†		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
		CLK		0.16		
C _i Input capacitance	CLRZ		0.75		pF	
	SERIN		0.07			
Cpd	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	6.4	,	pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{l}=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР‡	MAX	UNIT
t _{PLH}	CLK	Q	0.53	1.38	2.77	ne
t _{PHL}	OLK	, •	0.57	1.59	3.21	ns
t _{PHL}	CLRZ	Q	0.33	0.71	1.34	ns
ΔtpLH	CLK	Q	0.36	0.89	1.73	ns/pF
ΔtpHL	CLRZ	Q	0.26	0.51	0.95	no/oF
ΔtpHL	OLNZ	Q	0.26	0.53	0.97	ns/pF

[‡] Typical values are at V_{CC} = 5 V, T_A = 25°C.

R2402LJ 4-BIT SHIFT REGISTER WITH SERIAL INPUT AND COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1988

INTERNAL REGISTER HARDWIRED MACRO

FUNCTION TABLE


	INPUTS			OUTPUTS				
CLRZ	CLK	SERIN	QA*	QB*	QC*	QD*		
L	X	Х	L	L	L	L		
Н	1	н	Н	QAn	QBn	QCn		
Н	↑	L	L	QAn	QB _n	QCn		
Н	L	Χ	Q_0	Q_0	Q_0	Q_0		

^{*}The QXZ output is the complement of QX.

description

The R2402LJ macro implements a 4-bit serial-input shift register with complementary outputs. Its 4-bit length simplifies construction of large registers. The register contains an embedded clock driver that buffers the

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

clock input so that standard library buffers can be used to drive multiple clock inputs. When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: R2402LJ CLRZ, SERIN, CLK, QA, QAZ, QB, QBZ, QC, QCZ, QD, QDZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT	
fclock	Clock frequency		0	135	MHz	
	Pulse duration	CLRZ low	2		no	
t _w	W Pulse duration	CLK (H or L)	3.7		ns	
	Catua tima bafara alaak	SERIN (H or L)	2			
^t su	Setup time before clock	CLRZ inactive	0		ns	
	Hold time after clock	SERIN (H or L)	0			
^t h	Hold time after clock	CLRZ active	2		ns	

D3015, OCTOBER 1988

electrical characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAME	TERT	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold volta	ge	2			V
		CLK		0.16		
Ci	Input capacitance	CLRZ		0.75		pF
		SERIN		0.07	***************************************	
Cpd	Equivalent power dis	sipation capacitance	$t_r = t_f = 1 \text{ ns}$	6.8		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_{I}=0$

PARAMETER	FROM	ТО	MIN	TYP‡	MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	IVIII	115	IVIAA	ONIT
t _{PLH}	CLK	Q	0.53	1.49	3.07	ns
[†] PHL	OLK	ď	0.57	1.66	3.43	115
^t PLH	CLK	QZ	0.68	1.86	3.85	ns
^t PHL	OLK	Q/Z	0.64	1.7	3.44	113
^t PLH	CLRZ	QZ	0.42	1.08	2.15	ne
^t PHL	CLRZ	Q	0.33	0.77	1.47	ns
ΔtpLH	CLK	Q	0.36	0.89	1.74	ns/pF
Δt_{PHL}	OLK	Q Q	0.26	0.55	1.01	пэ/рг
Δt PLH	CLK	QZ	0.36	0.88	1.7	ns/pF
Δt_{PHL}	OLK	Q2	0.24	0.51	0.92	пь/рг
Δ tPLH	CLRZ	QZ	0.36	0.88	1.72	ns/pF
Δt_{PHL}	CLRZ	Q	0.26	0.6	1.19	ns/pF

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

R2403LJ 4-BIT SHIFT REGISTER WITH SERIAL AND PARALLEL INPUTS


D3015, OCTOBER 1988

INTERNAL REGISTER HARDWIRED MACRO

FUNCTION TABLE

	INPUTS						OUTPUTS				
			DATA								
LZ_S	CLK	SERIN	A	В	С	D	QA	QB	QC	QD	
L	1	Х	а	b	С	d	а	b	С	d	
Н	1	Н	X	Χ	Χ	Χ	Н	QA_n	QB_n	QC_n	
Н	†	L	X	Χ	Χ	Χ	L	QA_n	QB_n	QC_n	
X	L	X	Х	Х	Х	Х	Q ₀	Q_0	Q ₀	Q_0	

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The R2403LJ macro implements a 4-bit serial-input or parallel-input shift register with true outputs. The 4-bit length simplifies construction of large

registers. The register contains an embedded clock driver that buffers the clock input so that standard library buffers can be used to drive multiple clock inputs, which are used in the longer registers. When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: R2403LJ SERIN,LZ S,CLK,A,B,C,D,QA,QB,QC,QD;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
t _w	Pulse duration	CLK (H or L)	3.7		ns
		SERIN (H or L)	2		
t _{su}	Setup time before clock	LZ_S (H or L)	4		ns
	•	AD (H or L)	2		
		SERIN (H or L)	0		
th	Hold time after clock	LZ_S (H or L)	0		ns
		AD (H or L)	0	The Control of the Co	

D3015, OCTOBER 1988

electrical characteristics, VCC = 5 V, TA = 25°C

	PARAMET	ER [†]	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage	9		2.2		V
	CLK	·	0.16			
<u> </u>	lanut sanasitanas	Dn		0.09		nE
Ci	Input capacitance	LZ_S		0.07		pF
		SERIN		0.12		1
Cpd	Equivalent power dissi	pation capacitance	$t_r = t_f = 1 \text{ ns}$	6		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP‡	MAX	UNIT
^t PLH	CLK	0	0.52	1.25	2.46	ns
tPHL	OLK	Q	0.58	1.58	3.19	
ΔtpLH	CLK	0	0.35	0.89	1.71	no/nE
ΔtpHL	OLK	Q Q	0.26	0.51	0.93	ns/pF

 $[\]ddagger$ Typical values are at VCC = 5 V, TA = 25°C.

R2404LJ 4-BIT SHIFT REGISTER WITH SERIAL/ PARALLEL INPUTS AND COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1988

INTERNAL REGISTER HARDWIRED MACRO

FUNCTION TABLE


	INPUTS						0117	PUTS		
				DATA			001	PU13		
LZ_S	CLK	SERIN	A	В	С	D	QA*	QB*	QC*	QD*
L	1	Х	а	b	С	d	а	b	С	d
н	1	Н	X	Х	Χ	Χ	н	QA_n	QB _n	QC_n
н	†	L	X	Х	Χ	Χ	L	QA_n	QB_n	QC_n
X	L	X	Х	Х	Χ	Χ	Q ₀	Q_0	Q_0	Q_0

^{*}The QXZ output is the complement of QX.

description

The R2404LJ macro implements a 4-bit serial-input or parallel-input shift register with complementary outputs. The 4-bit length simplifies construction of large registers. The register contains an embedded clock driver that buffers the clock input so that standard library

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

buffers can be used to drive multiple clock inputs. When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: R2404LJ SERIN,LZ S,CLK,A,B,C,D,QA,QAZ,QB,QBZ,QC,QCZ,QD,QDZ;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
t _W	Pulse duration	CLK (H or L)	3.7		ns
		SERIN (H or L)	2		
t _{su}	Setup time before clock	LZ_S (H or L)	4		ns
		AD (H or L)	2		
		SERIN (H or L)	0		
th	Hold time after clock	LZ_S (H or L)	0		ns
		AD (H or L)	0		

R2404LJ 4-BIT SHIFT REGISTER WITH SERIAL/ PARALLEL INPUTS AND COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1988

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAME	TER†	TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold volta	ge		2		V
	CLK		0.16			
		Dn	1	0.09		
Ci	Input capacitance	LZ_S		0.07		pF
		SERIN		0.12		
Cpd	Equivalent power dis	ssipation capacitance	$t_r = t_f = 1 \text{ ns}$	8		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр‡	MAX	UNIT
^t PLH	CLK	Q	0.52	1.26	2.48	ns
^t PHL	OLK		0.58	1.58	3.22	115
t _{PLH}	CLK	QZ	0.71	1.96	4.06	ns
^t PHL	CLK	QZ.	0.63	1.85	3.9	113
Δt PLH	CLK	Q	0.35	0.89	1.72	ns/pF
Δt_{PHL}	CLK	Q	0.26	0.51	0.94	па/рг
Δt_{PLH}	CLK	CLK QZ	0.17	0.45	0.89	ne/nE
ΔtpHL	OLK	QZ	0.15	0.37	0.74	ns/pF

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


D3015, OCTOBER 1987 - REVISED FEBRUARY 1989

INTERNAL REGISTER HARDWIRED MACRO

FUNCTION TABLE (EACH FLIP-FLOP)

IN	PUTS		OUTPUT
CLRZ	CLK	Dn	Qn
L	Х	X	L
н	↑	Н	Н
Н	↑	L	L
Н	L	Χ	Q ₀

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The R2405 is a dedicated, hardwired function implementing a 4-bit flip-flop register element. Its 4-bit length means that larger blocks of custom logic can be handled efficiently to construct large registers.

The 4-bit register contains an embedded clock driver that buffers the clock input. This further simplifies implementation of longer registers, as standard library buffer cells can be used to drive multiple clock inputs, which are used in the longer registers. When the 4-bit register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: R2405LJ CLRZ,D1,D2,D3,D4,CLK,Q1,Q2,Q3,Q4;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
	Pulse duration	CLRZ low	2		no
t _W	Pulse duration	CLK high or low	3.7		ns
	Setup time before clock	D (high or low)	2		
^t su	Setup time before clock	CLRZ inactive	0		ns
4.	Hold time after clock	D (high or low)	0		ns
^t h		CLRZ active	2		

D3015, OCTOBER 1987

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER†		TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2		V
		CLK		0.16		
C _i Input capac	Input capacitance	CLRZ		0.72		pF
		D		0.08		
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	7.02		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр‡	MAX	UNIT	
tPLH	CLK	Q	0.53	1.42	2.85	200	
t _{PHL}	CLN	Q	0.58	1.63	3.33	ns	
t _{PHL}	CLRZ	Q	0.33	0.71	1.34	ns	
Δt PLH	CLK	Q	0.36	0.89	1.72	20/25	
ΔtPHL	CLN	Q	0.26	0.51 0.95		ns/pF	
ΔtpHL	CLRZ	Q	0.25	0.52	0.95	ns/pF	

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

R2406LJ 4-BIT REGISTER WITH COMPLEMENTARY OUTPUTS


D3015, OCTOBER 1987-REVISED FEBRUARY 1989

INTERNAL REGISTER HARDWIRED MACRO

FUNCTION TABLE (EACH FLIP-FLOP)

IN	PUTS		OUT	PUTS
CLRZ	CLK	Dn	Qn	QnZ
L	Х	Х	L	Н
н	↑	Н	Н	L
Н	↑	L	L	Н
Н	L	Χ	Q ₀	\overline{Q}_0

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

The R2406 is a dedicated, hardwired function implementing a 4-bit flip-flop register element with complementary outputs. Its 4-bit length means that larger blocks of custom logic can be handled efficiently to construct large registers.

The register contains an embedded clock driver that buffers the clock input. This further simplifies implementation of longer registers, as standard library buffer cells can be used to drive multiple clock inputs, which are used in the longer registers. When the 4-bit register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: R2406LJ CLRZ,D1,D2,D3,D4,CLK,Q1,Q1Z,Q2,Q2Z,Q3,Q3Z,Q4,Q4Z;

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	Clock frequency		0	135	MHz
t _w	Pulse duration	CLRZ low	2		no
	Pulse duration	CLK high or low	3.7		ns
	Setup time before clock	D (high or low)	2		no
^t su		CLRZ inactive	0		ns
^t h	Hold time after clock	D (high or low)	0		ns
		CLRZ active	2		

TEXAS Copyright © 1987, Texas Instruments Incorporated INSTRUMENTS

R2406LJ 4-BIT REGISTER WITH COMPLEMENTARY OUTPUTS

D3015, OCTOBER 1987

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER [†]		TEST CONDITIONS	TYP	MAX	UNIT
٧ _T	Input threshold voltage			2		V
		CLK		0.15		
Ci	C _i Input capacitance	CLRZ		0.72		pF
		D		0.08		1
C _{pd}	Equivalent power dissipation capacitance	-	$t_r = t_f = 1 \text{ ns}$	8.17		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр‡	MAX	UNIT
t _{PLH}	CLK	Q	0.52	1.36	2.73	no
t _{PHL}	OLK	ď	0.59	1.68	3.49	ns
†PLH	CLK	QZ	0.64	1.85	3.86	ns
[†] PHL	OLK	QZ	0.63	1.69	3.43	115
[†] PLH	CLRZ	QZ	0.41	0.95	1.88	
t _{PHL}	CLNZ	Q	0.29	0.62	1.18	ns
ΔtpLH	CLK	Q	0.37	0.9	1.73	nc/nE
ΔtPHL	OLK	, Q	0.25	0.52	0.96	ns/pF
ΔtpLH	CLK	QZ	0.37	0.89	1.7	no/nE
ΔtPHL	OLK	QZ.	0.25	0.51	0.92	ns/pF
ΔtPLH	CLRZ	QZ	0.37	0.88	1.7	ns/pF
ΔtPHL	OLNZ	Q	0.24	0.51	0.95	пэ/рг

[‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

D3015, OCTOBER 1987


SOFTWARE MACRO

- AND-Gated (Enable/Disable) Serial Inputs
- Buffered Clear and Serial Inputs
- Direct Clear
- Embedded Clock Drivers Provide Clock Buffering

description

The S164LJ gate-array software macro implements an 8-bit parallel-out shift register. The 8-bit shift register features AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data, since a low at either input inhibits entry of new data and resets the first flip-flop to a low level at the next clock pulse. A high level input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock

logic symbol[†]



Equivalent to 74164

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock input. The S164LJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
AN210LJ	2	1	2	0.44
BU150LJ	3	2	6	6
DTC20LJ	9	8	72	20.8
IV120LJ	1	8	8	3.12
TOT	ALS	19	88	30.36

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S164LJ A,B,CLK,CLRZ,QA,QB,QC,QD,QE,QF,QG,QH;




D3015, OCTOBER 1987

FUNCTION TABLE


	INPUT	S		OUTPUTS			
CLRZ	CLK	Α	В	QA	QB	. QH	
L	Х	Х	X	L	L	L	
Н	L	X	Х	QAO	OBO	ΩH _O	
Н	†	Н	Н	н	QA_n	QG_n	
Н	1	L	X	L	QA_n	QGn	
Н	1	X	L	L	QA_n	QGn	

typical clear, shift, and clear sequences



S164LJ 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

D3015, OCTOBER 1987



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications por the terms of Texas Instruments standard warranty. Production processing does not necessarily include texting of all perspectors.



D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER [†]	TEST CONDITIONS	TYP	MAX	UNIT
Ci	Input capacitance		0.07		pF
<u> </u>	Equivalent power	1	30.36		
C _{pd}	dissipation capacitance [‡]	$t_r = t_f = 1 \text{ ns}$	30.36		p⊦

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), C_L = 0

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
tPLH	CLK	Q		2.5	4.7	ns
tPHL	CLN	u u		2.5	4.7	
tPHL	CLRZ	Q		2	3.7	ns
ΔtPLH	· Anu	Q	0.22	0.44	0.84	ns/pF
ΔtpHL	Any	<u> </u>	0.22	0.32	0.44] IIS/PF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

S165ALJ PARALLEL-LOAD 8-BIT SHIFT REGISTER

D3015, OCTOBER 1987-REVISED OCTOBER 1988


SOFTWARE MACRO

- Gated (Enable/Inhibit) Clock Inputs
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Parallel-to-Serial Data Conversion
- Clock Driver Provides Clock Buffering

description

The S165ALJ gate-array software macro implements an 8-bit parallel-in shift register. When clocked, the 8-bit serial-shift register shifts the data toward serial output QH. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the SH_LDZ input. The S165ALJ also features a clock-inhibit function and a complementary serial output QHZ. The S165ALJ is implemented with the macro functions indicated.

logic symbol†



Equivalent to 74165

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)
DFB20LJ	12	8	96	16.48
IV110LJ	1	8	8	1.68
IV140LJ	2	1	2	0.8
NA210LJ	1	16	16	4.32
OR220LJ	2	1	2	0.8
TOT	ALS	34	124	24.08

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.

When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S165ALJ A,B,C,D,E,F,G,H,CLK,CLKINH,SH_LDZ,SER,QH,QHZ;



D3015, OCTOBER 1987


Clocking is accomplished by a low-to-high transition of the CLK input while SH_LDZ is held high and CLKINH is held low. The functions of the CLK and CLKINH (clock inhibit) inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLKINH will also accomplish clocking, CLKINH should be changed to the high level only while the CLK input is high. Parallel loading is inhibited when SH_LDZ is held high. The parallel inputs to the register are enabled while SH_LDZ is low independently of the levels of CLK, CLKINH, or SER inputs.

FUNCTION TABLE

	INPUTS		FUNCTION
SH_LDZ	CLK	CLKINH	FUNCTION
L	X	Х	Parallel load A thru H
н	Н	Χ	No change
н	×	Н	No change
Н	L	†	Shift
Н	1	L	Shift

Shift = Content of each internal register shifts toward serial output QH. Data at serial input is shifted into first register.

typical load, inhibit, and shift sequences



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1987, Texas Instruments Incorporated

S165ALJ PARALLEL-LOAD 8-BIT SHIFT REGISTER

D3015, OCTOBER 1987-REVISED OCTOBER 1988

logic diagram





Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987-REVISED OCTOBER 1988

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

			· ·			
	PARAMETE	R [†]	TEST CONDITIONS	TYP	MAX	UNIT
C.	C: Input capacitance	SH_LDZ		0.31		
<u>ا</u>		All others		0.14		pF
<u> </u>	C _{pd} Equivalent power dissipation capacitance [‡]		t - t- 1 no	24.08		nE
Cpd			$t_r = t_f = 1 \text{ ns}$	24.00		pF

[†] For Supply Current, I_{CC}, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH		QН		2.1	3.5	ns
tPHL	SH_LDZ	QH		2.1	3.5	115
tPLH	SH_LUZ	QHZ		2.8	5.2	
tPHL		Unz		2.1	3.5	ns
tPLH		QН		3	6.2	
tPHL	CLK	QH .		2.4	4.9	ns
tPLH		QHZ		3	6.4	no
tPHL		Unz		2.3	4.7	ns
tPLH	Н	QН		1.4	2.4	
tPHL .	П	Qn		1.5	2.7	ns
^t PLH		0117		1.5	2.7	
t _{PHL}	н	QHZ		1.4	2.4	ns
ΔtpLH	A	Ω	0.18	0.46	0.92	20/2E
ΔtpHL	Any	l u	0.16	0.34	0.65	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.



[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

D3015, OCTOBER 1987

SOFTWARE MACRO

- Parallel Inputs and Outputs
- Four Operating Modes:

Synchronous Parallel Load Right Shift Left Shift


Do Nothing

- Positive Edge-Triggered Clocking
- Embedded Clock Drivers Provide Clock Buffering
- Direct Overriding Clear

description

The S194ALJ gate-array software macro implements a 4-bit parallel-in/parallel-out bidirectional, universal shift register. The 4-bit length simplifies construction of large registers. These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit features parallel inputs, parallel outputs, right-

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

shift and left-shift inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit clocking (do nothing)
Shift right (in the direction QA toward QD)
Shift left (in the direction QD toward QA)
Parallel (broadside load)

The S194ALJ is implemented with the macro functions indicated.

MACRO NAME	EQUIVALENT NUMBER OF NA210LJs	TOTAL NO. USED	TOTAL EQUIVALENT NA210LJs	TOTAL C _{pd} ‡ (pF)	
IV110LJ	1	1	1	0.21	
IV120LJ	1	4	4	1.56	
IV140LJ	2	1	2	0.8	
NA310LJ	2	16	32	4.48	
NA410LJ	2	4	8	1.16	
R2405LJ	26	1	26	7.02	
TOT	ALS	27	73	15.23	

[‡]The equivalent power dissipation capacitance does not include interconnect capacitance.



D3015, OCTOBER 1987

When the register is called from the engineering workstation input, the following label format is developed and will be captured in the design netlist:

Label: S194ALJ A,B,C,D, SRSER,SLSER,CLK,CLRZ,S1,S0,QA,QB,QC,QD;

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, SO and S1, high. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when SO is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. When both mode control inputs are low, a free-running clock will reload the present state of each flip-flop on each clock transition to implement the do-nothing mode.

D3015, OCTOBER 1987

logic diagram IV110Lx A NA310Lx В SLSER A NA310Lx NA410Ly В c A NA310L× В A NA310Lx В A NA310Lx В CLK Q1 С \supset $_{\infty}$ CLRZ A NA310Lx 02 В NA410Lx С D1 QЗ A NA310L× c 🗀 D2 В D D3 Q4 C D4 A NA310L× В A NA310Lx В C В A NASTOLX A NA310Lx c A NA310Lx В c A NA310Lx NA410Lx В A NA310Lx В С A NA310Lx В SRSER

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1987, Texas Instruments Incorporated

D3015, OCTOBER 1987-REVISED FEBRUARY 1989

FUNCTION TABLE

	INPUTS								OUT	PUTS			
01.07	МО	DE	CLK	SEF	RIAL		PARA	LLEL.		QA	QB	в ос	QD
CLRZ	S1	S0	CLK	SLSER	SRSER	Α	В	С	D	u A	<u>Q</u> B	<u>u</u> c	<u> </u>
L	Х	Х	Х	Х	Х	Х	Х	Χ	Х	L	L	L	L
н	Х	Х	L	х	Х	X	X	Χ	Х	QAO	QB_0	ac_0	σDO
н	н	н	1	х	Х	а	b	С	d	а	b	С	d
н	L	н	1	х	н	Х	Χ	X	Х	Н	QA_n	QB_n	ac_n
н	L	н	1	х	L	Х	Χ	X	Х	L	QA_n	QB_n	QC _n
н	н	L	1	н	X	Х	Χ	Χ	Х	QΒ _n	ac_n	QD_n	Н
н	Н	L	1	L	X	Х	Χ	Х	Х	QB _n	ac_n	QD_n	L
Н	L	L	х	×	X	Х	Х	Х	Х	QA _O	α_{B_0}	ac_0	QD ₀

typical clear, load, right-shift, left-shift, inhibit, and clear sequences





D3015, OCTOBER 1987

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements

Specific timing data regarding pulse duration, setup time, and hold time models are incorporated in most engineering workstation libraries. These models are for the clocked cells embedded in the software macros. Evaluations of timing requirements made during pre-layout simulation produce workstation output used to identify and resolve each specific timing need.

electrical characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETE	R [†]	TEST CONDITIONS	TYP	MAX	UNIT
		S0,S1		0.15		
Ci	Input capacitance	CLK		0.16		pF
		All others		0.07		
<u> </u>	Equivalent power		t - tc - 1 no	15.23		nE
C _{pd}	dissipation capacita	ance [‡]	$t_r = t_f = 1 \text{ ns}$	15.23		pF

[†] For Supply Current, ICC, see the TGC100 Series Data.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 1), $C_L = 0$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP§	MAX	UNIT
^t PLH	CLK	Q		1.8	3.7	ns
^t PHL		ų ,		1.9	3.8	
^t PHL	CLRZ	Q		2.1	3.7	ns
Δ tpLH	Δ m	0	0.36	0.89	1.72	no/nF
Δt_{PHL}	Any	Q	0.26	0.51	0.95	ns/pF

[§]Typical values are at $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25 ^{\circ}\text{C}$.

NOTE 1: These switching characteristics are simulations of the software macro using interconnect capacitance values for an array design having 4,000 gates. Post-layout simulation uses actual interconnect capacitance values.

[‡] The equivalent power dissipation capacitance does not include interconnect capacitance.

Input Buffers	11
Bidirectional Input/Output Buffers	12
Output Buffers	13
Arithmetic Functions and Comparators	The second of th
Counters	15
Demultiplexers	16
Multiplexers	
Registers	The second secon
Register Files	19

TGC100 SERIES MegaModule™

GENERAL DATA EDGE-TRIGGERED 3-PORT REGISTER FILES

D3015, OCTOBER 1988

- Full Parallel Access with One Independent Write Port and Two Independent Read Ports
- Use Register Files in Parallel for Multiple Word Lengths

3-PORT REGISTER FILE SUMMARY

	CELL NAME	WORD DEPTH	BIT WIDTH	AVERAGE READ ACCESS TIME (ns)
Γ	RF400LJ	16	8	6.4
Γ	RF402LJ	16	9	6.4

description

Each 3-port register file is provided with an independently addressed data-input port and two independently addressed read ports. The read mode is asynchronous, so data entry and data retrieval can occur simultaneously.

The write enable input, WEZ, provides a simple implementation of the write cycle. When high, the write enable input inhibits new data entry; when low, the write function is enabled and a positive transition at the clock input will store data present at the data inputs in the addressed register word.

Two read enables are provided to implement the read cycle:

- G1Z controls output data lines Q1n Q1n, which are addressed by address lines RA10 - RA1n.
- G2Z controls output data lines Q2n Q2n, which are addressed by address lines RA20 - RA2n.

When high, a read enable places its associated output lines in a high impedance state; when low, a read is enabled from the register word that is addressed by the associated read address inputs.

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.



D3015, JANUARY 1989

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. SETUP AND HOLD TIMES



NOTE A: Addresses for write and both reads are the same.

FIGURE 2. CLOCK PULSE DURATION, PROPAGATION DELAY TIMES FROM CLOCK

MegaModule is a trademark of Texas Instruments Incorporated.





19-2

GENERAL DATA EDGE-TRIGGERED 3-PORT REGISTER FILES

D30150, OCTOBER 1988

PARAMETER MEASUREMENT INFORMATION (Continued)




FIGURE 3. PROPAGATION DELAY TIMES FROM READ ADDRESS LOAD

TGC100 SERIES MegaModule™

RF400LJ 16-WORD BY 8-BIT EDGE-TRIGGERED 3-PORT REGISTER FILE WITH 3-STATE OUTPUTS

D3015, OCTOBER 1988


- Full Parallel Access with One Independent Write Port and Two Independent Read Ports
- Use Register Files in Parallel for 16-Bit, 32-Bit, or 64-Bit Word Lengths

description

The RF400LJ hardwired gate array MegaModule™ implements a 16-word by 8-bit, 3-port, high-speed register file. When the macro is called from the engineering workstation input, the following label format is developed and captured in the design netlist:

LABEL: RF400LJ CLK,WEZ,WA0,WA1, WA2,WA3,RA10,RA11,RA12,RA13, RA20,RA21,RA22,RA23,DO,D1,D2, D3,D4,D5,D6,D7,G1Z,G2Z,Q10, Q11,Q12,Q13,Q14,Q15,Q16,Q17, Q20,Q21,Q22,Q23,Q24,Q25,Q26, Q27;

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE

	INPUTS			FUNCTION			
CLK	WEZ	G1Z	G2Z	FUNCTION			
1	L	Х	X	Store data from D0-D7 in location determined by WA0-WA3.			
L	X	X	X	No change in stored data			
X	Н	Х	X	No change in stored data			
X	X	L	X	Output data through Q10-Q17 from location determined by RA10-RA13.			
X	X	X	L	Output data through Q20-Q27 from location determined by RA20-RA23.			
X	X	Н	X	Outputs Q10-Q17 are in high-impedance state.			
X	X	X	Н	Outputs Q20-Q27 are in high-impedance state.			



RF400LJ 16-WORD BY 8-BIT EDGE-TRIGGERED 3-PORT REGISTER FILE WITH 3-STATE OUTPUTS

TGC100 SERIES MegaModule™

D3015, OCTOBER 1988

SIGNAL DESCRIPTIONS

NAME	FUNCTION
CLK	Clock input. When WEZ is low, data present at the enabled data input port is stored in the addressed location during a low-to-high transition at the clock input. The clock is inactive while at the high or low level.
D0-D7	8-bit data input port
G1Z	Output enable for output port Q10-Q17; active when low
G2Z	Output enable for output port Q20-Q27; active when low
Q10-Q17	Two 0 bit data subsut node
Q20-Q27	Two 8-bit data output ports
RA10-RA13	Read address for output port Q10-Q17
RA20-RA23	Read address for output port Q20-Q27
WA0-WA3	Write address
WEZ	Write enable, active when low

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
+	Clock pulse duration	High	3		ne
t _w	Glock pulse duration	Low	5		ns
		Write address	5		
t _{su}	Setup time before CLK↑	Data	1		ns
1	V	Write enable	5		
		Write address	2		
th	Hold time after CLK↑	Data	2		ns
		Write enable	0		



TGC100 SERIES MegaModule™

RF402LJ 16-WORD BY 9-BIT EDGE-TRIGGERED 3-PORT REGISTER FILE WITH 3-STATE OUTPUTS

D3015, OCTOBER 1988

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS	TYP [†]	MAX	UNIT
VT	Input threshold voltage			2.2		V
		CLK		0.16		
		Dn		0.19		
C.	Input consoitance	GnZ		0.17		25
Ci	Input capacitance	RBn		0.16		pF
		WAn		0.16		
		WEZ		0.19		
Co	Output capacitance	•		0.19		pF
C _{pd}	Equivalent power dissipation	capacitance	$t_r = t_f = 1 \text{ ns}$	48		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	1EST CONDITIONS	IVIIIN	1177	WAX	UNII	
t _{PLH}	RAn	Any	R _I = ∞	1.83	5.05	10.69	ns	
t _{PHL}	I IVALI	Arry	nL	2.12	5.39	10.89	115	
t _{PLH}	CLK	Any	R _I = ∞	2.04	5.59	11.77	ns	
t _{PHL}	OLK	Ally	11 <u>L</u> − ∞	2.09	5.52	11.27	115	
^t PZH	GnZ	Qn	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0.59	1.57	3.23	ns	
tPZL	GIIZ	GIIZ	QII	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.44	1.07	2.12	115
t _{PHZ}	GnZ	Qn	$R_L = 40 \text{ k}\Omega \text{ to GND}$		7.03		ns	
tPLZ	GIIZ	QII	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		3.04		115	
ΔtplH	RAn	Any		0.11	0.31	0.64	ns/pF	
ΔtpHL	IVAII	Ally		0.14	0.31	0.56	113/01	
ΔtpLH	CLK	Any		0.12	0.31	0.62	ns/pF	
ΔtPHL	OLK	CLK	\(\sigma\)		0.14	0.29	0.56	Πο/μι
Δt_{PZH}	GnZ	Qn		0.16	0.36	0.66	ns/pF	
ΔtpZL	GIIZ	QII		0.23	0.53	1.02	113/01	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION

See general data on 3-port register files.

MegaModule is a trademark of Texas Instruments Incorporated.

Texas Instruments processing does not all parameters.

Copyright © 1988, Texas Instruments Incorporated

TGC100 SERIES MegaModule™

RF402LJ 16-WORD BY 9-BIT EDGE-TRIGGERED 3-PORT REGISTER FILE WITH 3-STATE OUTPUTS

D3015, OCTOBER 1988


- Full Parallel Access with One Independent Write Port and Two Independent Read Ports
- Use Register Files in Parallel for 18-Bit, 36-Bit, or 72-Bit Word Lengths

description

The RF402LJ hardwired gate-array MegaModule™ implements a 16-word by 9-bit, 3-port, high-speed register file. The 9-bit organization simplifies implementing data paths requiring parity or additional control bits. When the macro is called from the engineering workstation input, the following label format is developed and captured in the design netlist:

LABEL: RF402LJ CLK,WEZ,WA0,WA1, WA2,WA3,RA10,RA11,RA12,RA13, RA20,RA21,RA22,RA23,DO,D1,D2, D3,D4,D5,D6,D7,D8,G1Z,G2Z,Q10, Q11,Q12,Q13,Q14,Q15,Q16,Q17, Q18,Q2O,Q21,Q22,Q23,Q24,Q25, Q26,Q27,Q28;

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE

	INP	PUTS		FUNCTION				
CLK	WEZ	G1Z	G2Z	FUNCTION				
1	L	Χ	Х	Store data from D0-D8 in location determined by WA0-WA3.				
L	X	X	Х	No change in stored data				
X	Н	X	Х	No change in stored data				
X	X	L	X	Output data through Q10-Q18 from location determined by RA10-RA13				
X	X	Х	L	Output data through Q20-Q28 from location determined by RA20-RA23.				
X	X	Н	Х	Outputs Q10-Q18 are in high-impedance state.				
X	X	X	Н	Outputs Q20-Q28 are in high-impedance state.				

MegaModule is a trademark of Texas Instruments Incorporated.





19-8

RF402LJ 16-WORD BY 9-BIT EDGE-TRIGGERED 3-PORT REGISTER FILE WITH 3-STATE OUTPUTS

D3015, OCTOBER 1988

SIGNAL DESCRIPTIONS

NAME	FUNCTION
CLK	Clock input. When WEZ is low, data present at the enabled data input port is stored in the addressed location during a low-to-high transition at the clock input. The clock is inactive while at the high or low level.
D0-D8	9-bit data input port
G1Z	Output enable for output port Q10-Q18; active when low
G2Z	Output enable for output port Q20-Q28; active when low
Q10-Q18	Two 9-bit data output ports
Q20-Q28	1 wo 3-bit data output ports
RA10-RA13	Read address for output port Q10-Q18
RA20-RA23	Read address for output port Q20-Q28
WA0-WA3	Write address
WEZ	Write enable, active when low

absolute maximum ratings and recommended operating conditions

These are specified as a part of the TGC100 Series Data.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	TIMU
	Clock pulse duration	High	3		20
tw	Clock pulse duration	Low	5		ns
		Write address	5		
t _{su}	Setup time before CLK†	Data	1		ns
		Write enable	5		
		Write address 0 Data 2	0		
th	Hold time after CLK↑			ns	
		Write enable	0		



D3015, OCTOBER 1988

electrical characteristics, V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	TYP	MAX	UNIT
VT	Input threshold voltage			2.2		٧
Ci	Input capacitance	CLK		0.16		
		Dn	,	0.19		
		GnZ		0.17		,c
		RAn		0.16		pF
		WAn		0.16		
		WEZ		0.19		
Co	Output capacitance		0.19		рF	
C _{pd}	Equivalent power dissipation capacitance		$t_r = t_f = 1 \text{ ns}$	54		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), $C_L=0$

DADAMETER	FROM	ТО	TEST CONDITIONS	MAINI	TYP	MAY	LINIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	IYPI	MAX	UNIT	
^t PLH	RAn	Any	R _I = ∞	1.85	5.14	10.88	ns	
t _{PHL}] 10011	Ally	η_ – ω	2.16	5.47	11.03		
t _{PLH}	CLK	Any	R _L = ∞	2.05	5.63	11.83	ns	
tPHL	OLK			2.11	5.55	11.33		
^t PZH	Cn7	GnZ	Qn	$R_L = 40 \text{ k}\Omega \text{ to GND}$	0.66	1.71	3.4	ne
tPZL	GIIZ	Qn	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$	0.47	1.13	2.17	ns	
t _{PHZ}	GnZ	Qn	$R_L = 40 \text{ k}\Omega \text{ to GND}$		7.14		ns	
t _{PLZ}	GIIZ	Qii	$R_L = 20 \text{ k}\Omega \text{ to V}_{CC}$		3.04		7 113	
ΔtpLH	CLK	Any		0.12	0.31	0.62	ns/pF	
ΔtpHL	OLK	Ariy		0.13	0.3	0.56	56 TIS/PI	
ΔtpLH	DAn	RAn	\n		0.12	0.29	0.62	no/nE
ΔtpHL	, DAII	Any		0.12	0.29	0.58	ns/pF	
ΔtpZH	GnZ	nZ Qn		0.17	0.36	0.68	ns/pF	
ΔtpZL	GIIZ			0.25	0.56	1.07	тіз/рг	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION

See general data on 3-port register files.

MegaModule is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated



TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 292-2640.

CALIFORNIA: Irvine (714) 660-1200; Rossville (916) 786-9208; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-700; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 885-7411.

GEORGIA: Norcross (404) 662-7900

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.

IOWA: Cedar Rapids (319) 395-9550.

KANSAS: Overland Park (913) 451-4511.

MARYLAND: Columbia (301) 964-2003.

MASSACHUSETTS: Waltham (617) 895-9100 MICHIGAN: Farmington Hills (313) 553-1569; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: St. Louis (314) 569-7600

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsle (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0933; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Beaver Creek (513) 427-6200.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Blue Bell (215) 825-9500.

PUERTO RICO: Hato Rey (809) 753-8700.

TENNESSEE: Johnson City (615) 461-2192.

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

WASHINGTON: Redmond (206) 881-3080

WISCONSIN: Brookfield (414) 782-2899.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

TI Regional **Technology Centers**

CALIFORNIA: Irvine (714) 660-8105; Santa Clara (408) 748-2220;

GEORGIA: Norcross (404) 662-7945.

ILLINOIS Arlington Heights (312) 640-2909.

MASSACHUSETTS: Waltham (617) 895-9196.

TEXAS: Richardson (214) 680-5066.

CANADA: Nepean, Ontario (613) 726-1970.

TI AUTHORIZED DISTRIBUTORS Arrow/Kierulff Electronics Group Arrow (Canada)
Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Marshall Industries Newark Electronics Schweber Electronics Time Electronics Wyle Laboratories **Zeus Components**

- OBSOLETE PRODUCT ONLY -Rochester Electronics, Inc. Newburyport, Massachusetts (508) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 431-0030; Wyle (602) 866-2888.

COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953.

CONNETICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Schweber (203) 264-4700.

FLORIDA: Ft. Lauderdale: Arrow/Kierulff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4980; Schweber (305) 977-7511; Orlando: Arrow/Kierulff (407) 320-2622; Hall-Mark (407) 330-3855; Marshall (407) 767-8585; Schweber (407) 331-7555; Zeus (407) 365-3000; Tampa: Hall-Mark (813) 350-4543; Marshall (813) 576-1399; Schweber (813) 541-5100.

GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow/Kierulff (312) 250-0500; Hall-Mark (312) 860-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.

INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353: Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Schweber (317) 843-1050.

IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.



MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 235-9464; Schweber (301) 840-5900; Zeus (301) 997-1118.

MASSACHUSETTS Arrow/Klerulff (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Schweber (617) 275-5100; Time (617) 532-6200; Wyle (617) 273-7300; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Klerulff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Klerulff (616) 243-0912.

MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 575-4415, (201) 882-9773, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9190; Schweber (201) 227-7880.

NEW MEXICO: Arrow/Kieruiff (505) 243-4566.

NEW YORK: Long Island: Arrow, Kierulff (516) 231-1009; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Schweber (516) 334-7474; Zeus (914) 937-7400; Rochester: Arrow/Kierulff (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620; Schweber (716) 424-2222; Syracuse: Marshall (607) 798-1611.

NORTH CAROLINA: Arrow/Kierulff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.

Marshall (513) 898-4480; Schweber (513) 898-480.

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.

OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.

PENNSYLVANIA: Arrow/Kierulff (412) 856-7000, (215) 928-1800; GRS Electronics (215) 922-7037; Marshall (412) 963-0441; Schweber (215) 441-0600,

(12) 930-500.
TEXAS: Austin: Arrow/Kieruiff (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Schweber (512) 339-0088; Wyle (512) 834-9957; Dallas: Arrow/Kieruiff (214) 380-6464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 783-7010; Sp3-0706; Ef Paso: Marshall (713) 539-6706; Ef Paso: Marshall (713) 539-4700; Hall-Mark (713) 781-5100; Marshall (713) 879-5200; Schweber (713) 784-3600; Wyle (713) 879-9953.

UTAH: Arrow/Kierulff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow/Kierulff (206) 575-4420; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.

scnweber (414) 784-9020.
CANADA: Calgary: Future (403) 235-5325;
Edmonton: Future (403) 438-2858;
Montreal: Arrow Canada (514) 735-5511;
Future (514) 694-7710;
Ottawa: Arrow Canada (613) 226-6903;
Future (613) 820-8313;
Ouebac City: Arrow Canada (418) 871-7500;
Toronto: Arrow Canada (418) 872-7763;
Future (416) 363-477; Marshall (416) 674-2161;
Future (416) 363-477; Marshall (416) 674-2161;
Future (416) 294-1166.

Customer Response Center

TOLL FREE: (800) 232-3200

OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007;TUCSON: 818 W. Miracle Mile, Suite 43, Tucson, AZ 85705, (602) 292-2640.

Mile, Suite 43, Tucson, AZ 85705, (6UZ) 29Z-20-0. CALIFORNIA: Irvine: 17891 Cartwright Dr., Irvine, CA 92714, (714) 660-1200. Roseville. 1 Sierra Gate Plaza, Roseville. CA 95676, (916) 786-9208; San Diego: 4333 View Ridge Ave., Suite 100, San Diego. CA 92123, (619) 278-9601; San Diego. CA 92123, (619) 278-9601; Santie Glara: 5353 Betsy, Rose Dr., Santa Clara. CA 95054, (469) 806-900; Torrance: 690 Knox St., Woodland Hills: 2120 Erwin St., Woodland Hills, CA 91367, (818) 704-7750. CA 91367, (818) 704-7759

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Altamonte Springs: 370 S. North Lake Blvd, Altamonte Springs, Fl. 32701, (305) 260-2116; Ft. Lauderdale: 2950 N.W. 62nd St., Ft. Lauderdale: Fl. 33309, (305) 973-8502; Tampa: 4803 George Rd., Suite 390, Tampa; A803, 4813) 885-7411.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Carmel: 550 Congressional Dr., Carmel, IN 46032, (317) 573-6400.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 201, Cedar Rapids. IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Blvd., Lighton Plaza, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Dr., Columbia MD 21045, (301) 964-2003.

MASSACHUSETTS: Waltham: 950 Winter St., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1569. Grand Rapids: 3075 Orchard Vista Dr. S.E., Grand Rapids, MI 49506, (616) 957-4200.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie. MN 55344 (612) 828-9300.

MISSOURI: St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050.

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291; Melville: 1895 Walt Whitman Rd., P.O. Box 2936, Melville, NY 11747, (616) 454-6600. Pittsford: 2851 Clover St., Pittsford, NY 14534,

(716) 385-6770; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Cherlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0933; Releigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Baachwood: 23775 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Hwy., Beavercreek, OH 45431, (513) 427-6200.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005. (503) 643-6758.

PENNSYLVANIA: Blue Bell: 670 Sentry Pkwy, Blue Bell, PA 19422, (215) 825-9500.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TENNESSEE: Johnson City: Erwin Hwy, P.O. Drawer 1255, Johnson City, TN 37605 (615) 461-2192.

TEXAS: Austin: 12501 Research Blvd., Austin, TX 78759, (512) 250-7855, Richardson: 1001 E. Campbell Rd., Richardson, TX 75081, (214) 680-5082; Houston: 9100 Southwest Frwy, Suite 250, Houston, TX 77074, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green St., Suite 200, Murray, UT 84123, (801) 266-8972.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 782-2899.

CANADA: Nepsen: 301 Moodie Drive, Mallorn Center, Nepsen, Ontario, Canada, K2H9C4, (613) 726-1970. Richmond Hill: 280 Centre St. E., Richmond Hill L4C181, Ontario, Canada (416) 884-9181; St. Laurent: Ville St. Laurent Quebec, 9460 Trans Canada Hwy., St. Laurent, Quebec, Canada H45187, (614) 336-1860.

ARGENTINA: Texas Instruments Argentina Viamonte 1119, 1053 Capital Federal, Buenos Aires, Argentina, 541/748-3699

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Philip Highway. Elizabeth, South Australia 5112, 8 + 255-2064.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: 11, Avenue Jules Bondetlaan 11, 1140 Brussels, Belgium, (02) 242-3080.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, 2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Ahertajantie 3, P.O. Box 81, ESPOO, Finland, (90) 0-461-422

FRANCE: Texas Instruments France: Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Velizy-67 8-10 Avenue Morane-Saulnier, 7 Villacoublay cedex (1) 30 70 1003.

GERMANY (Fed. Republic of Germany): Texas GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland Gmb!: Haggertysrasse 1, 8050 Freising, 8161 + 80-4591; Kurtuerstendarm 1951:196, 1000 Berlin 15, 30+ 882-7365; III. Hagen 43/Kibbelstrasse, .19, 4300 Essen, 201-24250; Kirchhorsterstasse 2, 3000 Hannover 51, 511 + 648021; Maybachstrabe 11, 7302 Ostflidern 2-Neiingen, 711 + 34030.

Instruments

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Ctr., 7 Canton Rd., Kowloon, Hong Kong, (852) 3-7351223.

IRELAND: Texas Instruments (Ireland) Limited: 7/8 Harcourt Street, Stillorgan, County Dublin, Eire, 1 781677.

ITALY: Texas Instruments Italia S.p.A. Divisione Semiconduttori: Viale Europa, 40, 20093 Cologne Monzese (Milano), (02) 253001; Via Castello della Magliana, 38, 00148 Roma, (06) 5222651; Via Amendola, 17, 40100 Bologna, (051) 554004.

Via Amendola, 17, 40100 Bologna, (051) 554004. JAPAN: Tokyo Marketing/Sales (Headquarters): Texas Instruments Japan Ltd., MS Shibaura Bldg., 9F, 4-13-23 Shibaura, Minato-ku, Tokyo 108, Japan Ltd., Nissho-lwan Bldg. 6F, 30 Imabashi 3-chome, Higashi-ku, 100 Imabashi 3-chome, Higashi-ku, 100 Imabashi 3-chome, Higashi-ku, 100 Japan Ltd., 100 Imabashi 3-chome, Higashi-ku, 100 Japan Ltd., 100 Imabashi 3-chome, Higashi-ku, Nagova 450, 052-583-8691; Daichi Seirme Bldg, 6F, 3-10 Oyama-cho, Kanazawa 290, Ishikawa-kan, 0762-23-5471; Daichi Olympic Tachikawa Bldg, 6F, 1-25-12 Akebono-cho, Tachikawa 190, Tokyo, 0425-27-6426; Matsumoto Showa Bldg, 6F, 2-11 Fukashi 1-chome, Matsumoto 390, Nagano-ken, 0263-33-1060; Yokohama Nishiguchi KN Bldg, 6F, 2-8-4 Kita-Sawia-cho, Nishi-ku, Yokohama 220, 045-322-6741; Nihon Seimei Kyoto Yasaka Bldg, 5F, 843-2 Higashi Shiokohijdoni, Nishinotoh-in Higashi-iru, hig 045-322-6741; Nihon Seimei Kyoto Yasaka Bldg, 5F, 843-2 Higashi Shiokohjidoni, Nishiototh-in Higashi-riu, Shiokouji, Shimogyo-ku, Kyoto 600, 075-341-7713; 259-71, Aza Harudaji, Oza-Yasaka, Kitsuki 873, Oita-ken, 09786-3-3211; Miho Plant, 2350 Kihara Miho-mura, Inashiki-gun 300-04, Ibaragi-ken, 0298-85-254.

KOREA: Texas Instruments Korea Ltd., 28th Fl., Trade Tower, #159, Samsung-Dong, Kangnam-ku, Seoul, Korea 2+551-2810.

MEXICO: Texas Instruments de Mexico S.A.: Alfonso Reyes—115, Col. Hipodromo Condesa, Mexico, D.F., Mexico 06120, 525/525-3860.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bidg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

NETHERLANDS: Texas Instruments Holland B.V., 19 Hogehilweg, 1100 AZ Amsterdam—Zuidoost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 0585, Oslo 5, Norway, (2) 155090.

PEOPLES REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 Citic Bidg., 19 Jianguomenwai Dajje, Beijing, China, (861) 5002255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lepanto Bldg., Paseo de Roxas, Makati, Metro Manila, Philippines, 817-60-31.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific Division, 101 Thompson Rd. #23-01, United Square, Singapore 1130, 350-8100.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 28036, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): S-164-93, Stockholm, Sweden, 8 - 752-5800.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co., 9th Floor Bank Tower, 205 Tun Hwa N. Rd., Taipei, Taiwan, Republic of China, 2 + 713-9311.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 270111.

A-189

