



BUFFER INTERLACE CONTROLLER

**an option for the
Varian Data Machines
Computer Systems**

**Specifications are subject to change without notice.
Address comments regarding this manual
to Varian Data Machines, Publications
Department, 2722 Michelson Drive,
Irvine, California, 92664.**



varian data machines / a varian subsidiary
2722 michelson drive / irvine / california / 92664

©1974 printed in USA



varian data machines

98 A 9902 115

MARCH 1974



TABLE OF CONTENTS

SECTION 1 GENERAL DESCRIPTION

SECTION 2 INSTALLATION

2.1 PHYSICAL DESCRIPTION.....	2-1
2.2 INTERCONNECTION.....	2-1
2.3 INTERFACE DATA.....	2-1

SECTION 3 OPERATION

3.1 I/O INSTRUCTIONS.....	3-1
3.2 PROGRAMMING CONSIDERATIONS.....	3-1
3.3 SAMPLE PROGRAM.....	3-1

SECTION 4 THEORY OF OPERATION

4.1 ADDRESS REGISTERS.....	4-1
4.2 SEQUENCE CONTROL.....	4-1
4.3 OPERATING SEQUENCE.....	4-1
4.3.1 Initial Conditions.....	4-1
4.3.2 Device Selection.....	4-1
4.3.3 Data Address.....	4-1
4.3.4 Data Transfer.....	4-4
4.3.5 Transfer Termination.....	4-4

SECTION 5 MAINTENANCE

5.1 TEST EQUIPMENT.....	5-1
5.2 CIRCUIT-COMPONENT IDENTIFICATION.....	5-1
5.3 CIRCUIT-BOARD REPAIR.....	5-1

SECTION 6 MNEMONICS



LIST OF ILLUSTRATIONS

Figure 2-1. BIC Board (Component Side).....	2-1
Figure 2-2. BIC/Peripheral Controller Interface.....	2-2
Figure 2-3. Interface for Peripheral Devices with and without BIC.....	2-3
Figure 2-4. Typical B Cable Interface Logic	2-4
Figure 4-1. BIC Block Diagram.....	4-2
Figure 4-2. BIC Trap Sequence Timing.....	4-3

LIST OF TABLES

Table 1-1. BIC Specifications	1-1
Table 2-1. BIC Inputs and Outputs.....	2-1
Table 3-1. I/O Instructions	3-1
Table 3-2. Typical Service Routine	3-1
Table 6-1. Mnemonics	6-1



SECTION 1

GENERAL DESCRIPTION

The Buffer Interlace Controller (BIC) is a special-purpose hardware option for use with Varian computer systems. This manual is divided into six sections:

- Features and specifications
- Installation and interconnection
- Operation
- Theory of operation
- Maintenance
- Mnemonics list

Volume 2 of this manual is assembled when the hardware is shipped and contains engineering documents such as logic diagrams, parts list, and installation drawings.

There are two versions of the BIC available. One version (without key bits) is for systems that do not have the memory map option and the other version (with key bits) is for systems that do have the memory map option.

The function of the BIC is to free the processor to perform other program functions during block word transfers between memory and peripheral controllers. Cycle-stealing trap requests inhibit the processing of a stored program for only the memory cycle required to transfer one word of data between memory and a peripheral controller. Operation register contents are not changed by the transfer, thus freeing the processor to execute an instruction from the stored program between successive data word transfers.

The BIC will perform DMA transfers at the peripheral device rate up to a maximum rate defined as follows:

$$R_{max} = \frac{I}{\frac{I}{R_{CPU\ max}} + T_{IUCX}}$$

where: R_{max} is the maximum rate through a BIC (words/second)
 R_{CPU} is the maximum DMA rate for the processor (words/second)
 T_{IUCX} is the period of interrupt clock (seconds)

As an example, the maximum DMA rate for a Varian 70 series computer with core memory and a 990 nanosecond

interrupt clock period is 361,800 words/second. The maximum rate through the BIC is then:

$$R_{max} = \frac{I}{\frac{I}{361,800} + (990 \times 10^{-9})} = 266,383 \text{ words/second}$$

The BIC monitors trap requests initiated by the peripheral controllers.

Up to ten peripheral controllers can be connected to one BIC. Using standard I/O device addressing, a computer system can include up to four BICs.

The BIC is considered to be an I/O controller. Priorities for optional controllers having trap or interrupt capabilities are established by the order of their placement in the priority chain. The BIC is a system priority device; however the peripheral devices connected to it have no priority of their own.

Table 1-1 lists the BIC specifications.

Table 1-1. BIC Specifications

Parameter	Description
Organization	Contains input receivers and output drivers, two 16-bit address registers, a 4-bit key register, and a sequence control circuit
Control capability	Up to ten peripheral controllers
I/O transfer rate	Synchronized to peripheral device rate
I/O signal limits (rise/fall)	Minimum 10 nanoseconds; maximum 100 nanoseconds
Logic levels (internal)	High = +2.4 to +5.0V dc Low = 0 to +0.4V dc
Logic levels (I/O bus)	High = +2.8 to +3.6V dc Low = 0 to +0.5V dc
Size	Contained on one 7-3/4-by 12-inch (19.7 x 30.3 cm) printed-circuit board

(continued)



GENERAL DESCRIPTION

Table 1-1. BIC Specifications (continued)

Parameter	Description
Interconnection	Interfaces with I/O cable through backplane connector; connects to peripheral controllers through the backplane connector or through a cable
Connectors	One 122-terminal card-edge connector (mates with female connector at backplane) and two 44-terminal card-edge connectors (each mates with a 44-terminal connector on B cable for special configurations)
Power	+ 5V dc at 0.6A
Operating environment	0 to 50 degrees C; 10 to 90 percent relative humidity without condensation



SECTION 2 INSTALLATION

The BIC has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If damage exists:

- Notify the transportation company
- Notify Varian Data Machines
- Save all packing material

2.1 PHYSICAL DESCRIPTION

The BIC circuits are contained on a single printed-circuit (PC) board (p/n 44P0689). As illustrated in figure 2-1, the board contains three connectors P1, J1, and J2. Connectors J1 and J2 are wired in parallel and contain the peripheral control lines. Connector P1 also contains the same peripheral control lines as well as all I/O bus control signals for the BIC. Connectors J1 and J2 are used for special configurations.

2.2 INTERCONNECTION

When two or more BIC controllers are installed in the same chassis, the B cable signals are connected only to the controller or controllers with which each BIC communicates. There are no B cable signals between BICs. If the BIC and the peripheral controllers are installed in different chassis, the interconnection is made through the J1 and J2 connectors. Figure 2-2 illustrates BIC/peripheral interconnections.


2.3 INTERFACE DATA

All BIC input/output signals utilize receiver/driver stages to buffer internal circuits and external lines. The BIC interfaces with the computer via the "I" signal lines and with peripheral controllers via the "B" signal lines listed in table 2-1. The corresponding pin number of circuit card edge connector P1 follows each signal mnemonic (see logic diagram 91C0459). Refer to section 6 for definitions of the mnemonics.

Table 2-1. BIC Inputs and Outputs

INPUTS			OUTPUTS				
BCDX-B	52	EB10-I	16	DCEX-B	56	EB12-I	18
BIMES-I	93	EB11-I	17	DESX-B	60	EB13-I	19
CDCX-B	54	EB12-I	18	EB00-I	2	EB14-I	20
DRYX-I	29	EB13-I	19	EB01-I	4,68,69	EB15-I	21
EB00-I	2	EB14-I	20	EB02-I	6,71,72	INTX-	75
EB01-I	4,65	EB15-I	21	EB03-I	8	IOK1-I	109
EB02-I	6,70	FRYX-I	27	EB04-I	10	IOK2-I	110
EB03-I	8	IUAX-I	44	EB05-I	11	IOK3-I	112
EB04-I	10	IUCX-I	45	EB06-I	12	IOK4-I	113
EB05-I	11	PRMX-I	37	EB07-I	13	PRNX-I	42
EB06-I	12	SYRT-I	43	EB08-I	14	SERX-I	31
EB07-I	13	TROX-B	50	EB09-I	15	TAKX-B	58
EB08-I	14	TRQX-B	49	EB10-I	16	TPIX-I	33
EB09-I	15			EB11-I	17	TPOX-I	35

Many peripheral controllers, under software control, can transfer data either by programmed I/O or via BIC control. Controllers for peripherals such as discs and drums usually are not able to transfer data via programmed I/O due to their high transfer rates. Figure 2-3 shows a computer system with peripheral controllers that operate with and without BIC. Figure 2-4 is typical interface logic.



* CONNECTORS J1 AND J2 ARE PARALLEL WIRED

Figure 2-1. BIC Board (Component Side)





Figure 2-2. BIC/Peripheral Controller Interface

V711-2334

Figure 2-3. Interface for Peripheral Devices with and




* CAPABLE OF BLOCK DATA TRANSFER VIA PROGRAMMED I/O CONTROL OR BIC CONTROL.





INSTALLATION



VTII-232A

Figure 2-4. Typical B Cable Interface Logic



SECTION 3 OPERATION

The BIC has no operating controls or indicators. It operates under program control.

3.1 I/O INSTRUCTIONS

The BIC responds to the instructions listed in table 3-1. Two device addresses are assigned to each BIC to differentiate functions directed by the I/O instruction. Addresses 020 through 027 are reserved for BICs. Address/ instruction codes in table 3-1 are for the first BIC in a system. If additional BICs are installed, the addresses shown should be incremented by two for each additional BIC (i.e., second BIC addresses should be 022 and 023).

Table 3-1. I/O Instructions

Mnemonics	Octal Code	Description
External Control		
EXC 020	100020	Activate BIC
EXC 021	100021	Initialize
EXC 0321	100321	Enable loading of key bits
Transfer		
OAR 020	103120	Load initial register from A
OBR 020	103220	Load initial register from B
OME 020	103020	Load initial register from memory
OAR 021	103121	Load final register from A
OBR 021	103221	Load final register from B
OME 021	103021	Load final register from memory
INA 020	102120	Read initial register into A
INB 020	102220	Read initial register into B
IME 020	102020	Read initial register into memory

Mnemonics	Octal Code	Description
CIA 020	102520	Read initial register into cleared A
CIB 020	102620	Read initial register into cleared B
Sense		
SEN 020	101020	Sense BIC not busy
SEN 021	101021	Sense abnormal device stop
SEN 0121	101121	Senses if BIC has been stopped due to a memory-map error

DETOUR

3.2 PROGRAMMING CONSIDERATIONS

The user writes the programs that use the BIC. When preparing a program for use with the BIC, the programmer first initializes then senses the status of the BIC and the selected peripheral controller. After a not-busy response is received from both the BIC and the peripheral controller, the BIC address registers are loaded with the initial and final memory addresses of the block of data to be transferred, a BIC activate enable instruction is placed on the I/O cable, and the transfer is started. Although the program requires loops for use with sense instructions and to handle abnormal conditions, transfer of the data block is accomplished by the BIC without further program instructions.

The key bit register (for memory map option) is loaded by first issuing the "Enable (loading) Key Bit Register" instruction (0100321) followed by one of the "Load Final Register" instructions (0103021, 0103121, 0103221).

3.3 SAMPLE PROGRAM

Table 3-2 shows a typical service routine for the BIC, a Teletype paper tape punch operation under BIC control. Using DAS symbols with corresponding machine language

Table 3-2. Typical Service Routine

Memory Location	Octal Code	Label	Operation	Variable Field	Comments
001000			,ORG	,01000	
001000	101020	BIC0	,SEN	,020,BIC1	CK BIC NOT BUSY
001001	001007	R			
001002	100401		,EXC	,0401	INIT TTY
001003	100021		,EXC	,021	INIT BIC
001004	005000		,NOP	,	
001005	001000		,JMP	,*-3	

(continued)



OPERATION

Table 3-2. Typical Service Routine (continued)

Memory Location	Octal Code	Label	Operation	Variable Field	Comments
001006	001002 R				
001007	101101	BIC1	,SEN	,0101,BIC2	CK TTY WRITE READY
001010	001014 R				
001011	005000		,NOP	,	
001012	001000		,JMP	,*-3	
001013	001007 R				
001014	103120	BIC2	,OAR	,020	SET BIC I REG
001015	103221		,OBR	,021	SET BIC F REG
001016	100020		,EXC	,020	ACTIVATE BIC
001017	100101		,EXC	,0101	CONNECT WRITE REG
001020	101020		,SEN	,020,BIC3	CK BIC NOT BUSY
001021	001025 R				
001022	005000		,NOP	,	
001023	001000		,JMP	,*-3	
001024	001020 R				
001025	101021	BIC3	,SEN	,021,BIC5	CK ABN STOP
001026	001032 R				
001027	007400		,ROF	,	
001030	102520	BIC4	,CIA	,020	INPUT BIC I REG
001031	000000		,HLT	,	
001032	007401	BIC5	,SOF	,	SET ABN FLAG
001033	001000		,JMP	,BIC4	
001034	001030 R				
	000000		,END	,	

octal codes, the program covers memory locations 01000 through 01034.

Once the program is loaded, the operator must insert the initial punch buffer address into the A register and the final address into the B register for each run. When started, the program will:

- a. initialize the BIC and Teletype punch
- b. initiate the data transfer

c. read the contents of the BIC initial register into the A register at the completion of the transfer

d. set the overflow indicator if the termination was abnormal

e. halt

The punch buffer must contain only ASCII characters. The first character is 0222 (punch on) and the last is 0224 (punch off).



SECTION 4

THEORY OF OPERATION

The BIC is functionally divided into address registers and a sequence control circuit (figure 4-1). A functional description of these circuits is provided in the following paragraphs.

4.1 ADDRESS REGISTERS

The two address registers contain the memory locations of output or input data, depending on the I/O instruction. The initial register stores the address of the first input or output word, and is incremented during each data-word transfer. When the block transfer is complete, the initial register contains the address + 1 of the last data word to be transferred.

The final register stores the address of the last word to be transferred. Unless the peripheral device is abnormally stopped, the address in the final register will be one less than the address in the initial register when the block transfer is complete. When the initial and final registers reach comparison, the block word transfer is complete.

The key-bit register stores the four key bits that are used with the memory map. The key-bit register is not used on systems without the memory map. The enable instruction sets a flip-flop which directs the data being transferred by a load (of final register) instruction, into the key-bit register. The flip-flop is reset when the transfer is complete.

4.2 SEQUENCE CONTROL

The sequence control circuit generates the control signals which coordinate address and data transfer between the processor, BIC, and the peripheral controllers. The data are not routed through the BIC but are directly transferred between the peripheral controller and memory.

Under program control, the processor senses that the BIC is not busy and prepares the BIC to receive the initial and final data addresses. The processor then senses that the selected peripheral controller is not busy and loads the initial and final registers and the key register. The BIC is then activated and the peripheral controller is started. The BIC then assumes control of the data transmission, allowing the processor operational registers to be used by the program for other functions.

Data transfer is accomplished between memory and the peripheral controller via the I/O bus. The BIC counts the words transferred and when the data block transfer is complete, disconnects the peripheral controller and assumes a not-busy state. Data transfer may also be terminated upon request from the peripheral controller.

4.3 OPERATING SEQUENCE

The following paragraphs describe the sequence of operations of the BIC. Refer to the block diagram (figure 4-1), the timing diagram (figure 4-2), and the logic diagram 91C0459 in volume 2.

4.3.1 Initial Conditions

The processor senses the BIC for a not-busy condition. The sense instruction places the BIC device address and a function code on the I/O bus. The BIC responds with a low SERX-I if it is not busy (CDCX-B low). The processor then executes the initialize instruction which generates a low INIT- which prepares BIC for receiving the initial and final addresses of the block data to be transferred.

The initial register is loaded from the I/O bus when data ready DRYX-I returns high and L1xx- is low.

The final register is loaded from the I/O bus when DRYX-I returns high, and LFRX+ is high.

4.3.2 Device Selection


The processor executes the activate BIC instruction which causes DCEX-B to go low. This signal is sent to all peripheral controllers connected to the BIC. The processor then executes an instruction to select a peripheral device. This instruction with DCEX-B low, connects the selected device to the BIC and starts the device.

The connected peripheral controller sends a low CDCX-B to the BIC causing DCEX-B to go high, thus disabling the selection of any other peripheral controllers. When CDCX-B goes low, the connected peripheral controller also selects the state of TROX-B. When data is to be transferred to memory, a high TROX-B is sent. If data is to be transferred to memory, a low TROX-B is sent.

4.3.3 Data Address

When the connected peripheral controller is ready for the data transfer, it sends a low TRQX-B to the BIC. The BIC then sends a TPIX-I or low TPOX-I to the processor, depending on the state of TROX-B.

When the processor is ready for the data transfer, it sends a low IUAX-I to the BIC. IUAX-I going low generates a low TAKX-B which is sent to the peripheral controller to initiate the transfer. The BIC then causes OIRX+ to go high which gates the memory address, that is in the initial register plus the key bits onto the I/O bus. The connected peripheral controller is thus enabled. FRYX-I, from the processor, going high terminates the address phase of the BIC. FRYX-I going high causes CLEX- to go high, which



* Used only in systems with Memory Map

Figure 4-1. BIC Block Diagram

V771-2066A




Figure 4-2. BIC Trap Sequence Timing

NOTES:

- ① TIMING REQUIRED TO ISSUE THE COMMAND TO CONNECT THE DEVICE.
- ② TIME REQUIRED FOR DEVICE TO REQUEST FIRST DATA TRANSFER AFTER STARTING.
- ③ TIME REQUIRED TO SERVICE CURRENT AND/OR HIGHER PRIORITY REQUESTS FOR I/O ACCESSES.
- ④ SIGNAL TRQX-B MAY BE BROUGHT LOW (TRUE) AGAIN, AS EARLY AS THE TRAILING EDGE OF DRYX-I. HOWEVER, SIGNAL TRQX-B MUST HAVE BEEN HIGH FOR AT LEAST 50 NANoseconds BEFORE GOING LOW.
- ⑤ END OF DATA BLOCK. SIGNAL CDCX MAY REMAIN HIGH BETWEEN BLOCKS.
- ⑥ INCLUDES KEY BITS IF PRESENT [IOKn-I (0-3)].
- ⑦ FOR DMA TIMING REFER TO THE APPLICABLE SYSTEM HANDBOOK.





THEORY OF OPERATION

causes the initial register to be incremented to the next memory address.

4.3.4 Data Transfer

The data transfer may be an output from or an input to the processor. For output, the processor places the data on the I/O bus, and the data is strobed into the peripheral controller by DRYX-I going high. For input, the peripheral controller places the data on the I/O bus when FRYX-I goes high and removes the data when DRYX-I goes high. BIC keeps TAKX-B low until the end of the transfer when IUAX-I goes high.

4.3.5 Transfer Termination

When the contents of the initial and final registers become equal, the comparator circuit generates a high IEFX-. This creates a low DESX-B which is sent to the peripheral controller. The peripheral controller then causes CDCX-B to go high. This causes the BIC to assume a not busy state. The transfer of data is thus terminated.

When an abnormal device stop occurs, the peripheral controller terminates the transfer without regard to the contents

of the initial and final registers. The peripheral controller generates a low BCDX-B. This causes a low DESX-B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX-B. This causes the BIC to assume a not busy state. The transfer of data is thus terminated. After an abnormal device stop, the processor can read the contents of the initial register to determine the number of words that were transferred. The number in the initial register will be the address of the last word transferred plus one.

An abnormal device stop can occur as a result of any of the following situations: ¹ the length of the data block is unknown, and the device has detected the end of the data; ² the peripheral controller has detected an invalid operation of the device; ³ the processor has issued an instruction to stop the operation of the peripheral device.

Another abnormal stop is created when an error is detected by the memory map during a BIC operation. The error causes BIMES-I to go low. This causes a low DESX-B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX-B. This causes the BIC to assume a not busy state. The transfer of data is then terminated.



SECTION 5 MAINTENANCE

Maintenance personnel should be familiar with the contents of this manual before attempting to troubleshoot the BIC. The Varian MAINTAIN II test program system (Test Programs Manual, 98 A 9952 06x)* contains a BIC test program used to test various phases of the BIC operation. Further diagnosis can then be made by referring to this manual.

5.1 TEST EQUIPMENT

The following test equipment and tools are recommended for maintenance:

- a. Oscilloscope, Tektronix type 547 with dual-trace plug-in unit, or equivalent.
- b. Multimeter, Triplet type 630 or equivalent.
- c. Soldering iron, 39-watt pencil type.
- d. Card extender VDM p/n 44P0540.

*The x at the end of the document number is the revision number and can be any digit 0 through 9.

5.2 CIRCUIT-COMPONENT IDENTIFICATION

All reference designations used in the logic diagram appear on the BIC board adjacent to each component. Component part numbers can be found in the parts list in volume 2.

5.3 CIRCUIT-BOARD REPAIR

If it has been determined that circuit-board repair is required, it is recommended that the Varian Data Machines customer service department be contacted so that a new circuit board can be installed in the user's system and the faulty one returned to the factory for repairs. However, if the user decides to perform his own repairs, caution should be used so that the circuit board is not permanently damaged. Approved repair procedures should be followed such as the ones described in document IPC-R-700A prepared by the Institute of Printed Circuits.



varian data machines



SECTION 6

MNEMONICS

Table 6-1 provides an alphabetized list of the signal mnemonics used in the BIC.

Table 6-1. Mnemonics

Mnemonic	Description	Mnemonic	Description
ACEX	<u>Activate enable.</u> Stores activation of BIC.	EKBR	Enable loading of key bit register. Gates the key bits into the key-bit register.
ADSX	<u>Abnormal device stop.</u> Stores end of data from peripheral controller.	FRYX	<u>Function ready.</u> Indicates the I/O bus contains an address.
BCAX	<u>Buffer controller activate.</u> Stores the activation of the BIC and the peripheral controller.	FiiX	<u>Final register bit.</u> Stores bit ii of the final address.
BCDX	<u>Buffer controller deactivate.</u> Initiates termination of data transfer by the peripheral controller.	IEFX	<u>Initial equals final.</u> Indicates that the contents of the initial register is equal to the contents of the final register.
BIMES	<u>BIC map error stop.</u> Stores the map error indication during a BIC operation.	IFMX	<u>Initial equals final memory.</u> Clears the BIC active flip-flop when the contents of the initial register is equal to the contents of the final register.
CARx	<u>Carry out.</u> Increments the next higher position of the initial register on overflow.	INIT	<u>Initialize.</u> Resets BIC flip-flops to their initial condition.
CDCX	<u>Controller device connected.</u> Indicates that the peripheral controller to be connected is connected.	INTX	<u>Interrupt request.</u> Used to request an interrupt when the block transfer is complete.
CLEX	<u>Clock enabled.</u> Enables the initial register to be incremented.	IOK	Key-bit register output i to I/O bus.
DA	<u>Device address</u> decode. Gates the device address from the I/O bus.	IUAX	<u>Interrupt acknowledge.</u> Indicates that the processor is ready to send or receive data.
DCEX	<u>Device connect enable.</u> Enables the selection of a peripheral device.	IUCX	<u>Interrupt clock.</u> Provides timing for servicing BIC.
DESX	<u>Device stop.</u> Stores the requirement to stop the peripheral device.	liiX	<u>Initial register data bit.</u> Stores bit ii of the initial address.
DRYX	<u>Data ready.</u> Indicates the I/O bus contains a word of data.	LFRX	<u>Load final register.</u> Loads data on I/O bus into final register.
DSTX	<u>Device stop enable.</u> Stores the end of the data transfer.	LFXX	<u>Load final.</u> Gates the I/O bus contents into the key-bit register when EKBR is set.
EBii	<u>E-bus bit.</u> Address or function code bits from the I/O bus.	LIXX	<u>Load initial register.</u> Loads data on I/O bus into initial register.
		MESX	Map error stop. Indicates that there was a memory map error during a BIC operation.

(continued)




MNEMONICS

Table 6-1. Mnemonics (continued)

Mnemonic	Description	Mnemonic	Description
		TAKX	<u>Trap acknowledge</u> . Indicates that the requirements for data transfer have been met.
OIRX	<u>Output initial register</u> . Gates contents of initial register and key-bit register onto the I/O bus.	TCOX	<u>Trap command</u> . Synchronizes trap request with interrupt clock.
PLUP	<u>Pullup voltage</u> .	TPDX	<u>Trap request detect</u> . Detects the peripheral controller request for a trap.
PRMX	<u>Priority in</u> . Gives priority to BIC.	TPIX	<u>Trap in</u> . Indicates that the BIC is ready to transfer data to the processor.
PRNX	<u>Priority out</u> . Passes priority to next in line after BIC is serviced.	TPOX	<u>Trap out</u> . Indicates that the BIC is ready to transfer data from the processor.
RIXX	<u>Read initial register</u> . Stores requirement of processor to read contents of initial register.	TROX	<u>Trap out (from peripheral)</u> . Indicates the direction (in or out) of the data transfer.
RTPD	<u>Reset trap detect</u> . Resets the trap request detection flip-flop.	TRQX	<u>Trap request</u> . Indicates that the peripheral controller is ready for a data transfer.
SERX	<u>Sense response</u> . Indicates whether the BIC is busy.		
SYRT	<u>System reset</u> . Generates initialize signal when SYSTEM RESET is pressed.		

REV	DESCRIPTION	APPROVED	DATE
1	PROTOTYPE RELEASE		
2	ADDED R16		
3	REDUCTION IN SIZE FOR 2ND REV		
4	REVISED FOR EN 1874C		
5	REVISED FOR EN 1874C		
6	ADDED C28 C29 FOR EN 1874C		
7	ADDED C28 C29 FOR EN 1874C		
8	ADDED C28 C29 FOR EN 1874C		
9	ADDED C28 C29 FOR EN 1874C		
10	ADDED C28 C29 FOR EN 1874C		
11	ADDED C28 C29 FOR EN 1874C		
12	ADDED C28 C29 FOR EN 1874C		
13	ADDED C28 C29 FOR EN 1874C		
14	ADDED C28 C29 FOR EN 1874C		
15	ADDED C28 C29 FOR EN 1874C		
16	ADDED C28 C29 FOR EN 1874C		
17	ADDED C28 C29 FOR EN 1874C		
18	ADDED C28 C29 FOR EN 1874C		
19	ADDED C28 C29 FOR EN 1874C		
20	ADDED C28 C29 FOR EN 1874C		
21	ADDED C28 C29 FOR EN 1874C		
22	ADDED C28 C29 FOR EN 1874C		
23	ADDED C28 C29 FOR EN 1874C		
24	ADDED C28 C29 FOR EN 1874C		
25	ADDED C28 C29 FOR EN 1874C		
26	ADDED C28 C29 FOR EN 1874C		
27	ADDED C28 C29 FOR EN 1874C		
28	ADDED C28 C29 FOR EN 1874C		
29	ADDED C28 C29 FOR EN 1874C		
30	ADDED C28 C29 FOR EN 1874C		
31	ADDED C28 C29 FOR EN 1874C		
32	ADDED C28 C29 FOR EN 1874C		
33	ADDED C28 C29 FOR EN 1874C		
34	ADDED C28 C29 FOR EN 1874C		
35	ADDED C28 C29 FOR EN 1874C		
36	ADDED C28 C29 FOR EN 1874C		
37	ADDED C28 C29 FOR EN 1874C		
38	ADDED C28 C29 FOR EN 1874C		
39	ADDED C28 C29 FOR EN 1874C		
40	ADDED C28 C29 FOR EN 1874C		
41	ADDED C28 C29 FOR EN 1874C		
42	ADDED C28 C29 FOR EN 1874C		
43	ADDED C28 C29 FOR EN 1874C		
44	ADDED C28 C29 FOR EN 1874C		
45	ADDED C28 C29 FOR EN 1874C		
46	ADDED C28 C29 FOR EN 1874C		
47	ADDED C28 C29 FOR EN 1874C		
48	ADDED C28 C29 FOR EN 1874C		
49	ADDED C28 C29 FOR EN 1874C		
50	ADDED C28 C29 FOR EN 1874C		



DASH NUMBER CHART	
PART NO.	TITLE
44PO689-000	BASIC (PLASTIC IC'S)
44PO689-001	HUMISEAL (PLASTIC IC'S)
44PO689-002	HUMISEAL (CERAMIC IC'S)
44PO689-003	44PO689-000 WITH KEY

FOR PARTS LIST SEE 44PO689

- ▲ IN LOCATION K5 (-000, -001, -002) INSTALL JUMPER'S (F1N 40) FROM K5-B TO K5-10 AND FROM K5-4 TO K5-6. WITH 2/N 41 SLEEVING
- ▲ AFTER FINAL TEST AND PRIOR TO ACCEPTANCE TEST (-001 & -002 ONLY) MASK OFF CONNECTOR CONTACT AREAS ON BOTH SIDES OF P1 AND TOTALLY COAT BOTH SIDES OF ASSEMBLY WITH F1N 38.
- ▲ FIND NOS. IN PARENTHESES ARE USED ON -002 ASSY ONLY
- ▲ R13 & R14 AND IC'S IN LOCATIONS H1, H2, K1, K2, & K3 ARE USED ON -008 ASSY ONLY
- ▲ MASK WITH APPROPRIATE DASH NO. AND REVISION LETTER OF PARTS LIST TO WHICH PART WAS MANUFACTURED AND SERIAL NO. APPROX. WHERE SHOWN IDENTIFICATION TO BE .12 HIGH CHARACTERS PERMANENT & LEGIBLE
- NOTE: UNLESS OTHERWISE SPECIFIED

REFERENCE DRAWINGS
 4400560 BOARD DETAIL
 91C0459 LOGIC DIAGRAM
 97EC069 PHOTOMASTER
 97EO070 SOLDER MASK
 97EO071 SILKSCREEN


030, V78	DIP 563	DATE: 11/11/68	BY: [Signature]
<p>44PO689-000</p> <p>44PO689-001</p> <p>44PO689-002</p> <p>44PO689-003</p>		<p>44PO689-000</p> <p>44PO689-001</p> <p>44PO689-002</p> <p>44PO689-003</p>	
<p>DM402</p> <p>21101 D 44PO689 H</p>			

NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL RESISTORS ARE 1/4 W, 5%
2. THIS DRAWING CONSISTS OF THE FOLLOWING SHEETS: 1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0

REFERENCE DESIGNATIONS	
LAST USED	NOT USED
R 16	
C 27	
E 13	

REFERENCE DRAWINGS	
BOARD DETAIL	40D0560
ARTWORK	97E0869
SOLDERMASK	97E0870
SILKSCREEN	97E0871
ASSEMBLY	44D0689

DR. C. WARNER	5-29-73	 varian data machines / a varian subsidiary 2722 michelson drive / Irvine / california / 92614	TITLE		
CHK <i>R. J. Jolly</i>	6-7-73		LOGIC DIAGRAM - DM402		
DRGN <i>J. E. Oll</i>	5-2-73		BUFFER INTERLACE CONTROLLER		
ENGR <i>J. E. Hansen</i>	6-21-73		CODE IDENT NO.	SIZE	DWG NO.
APPD <i>[Signature]</i>	6/6/73	21101	C	91C0459	G
THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITHOUT WRITTEN PERMISSION FROM VON		SCALE	SHEET 1.0 OF		

REVISIONS				
REV	EN	DESCRIPTION	APPROVED	DATE
A		PRODUCTION RELEASE PER EN 82123	[Signature]	6/21/73
B		REVISE PER EN 82854	[Signature]	9/20/73
1	C	ADDED C25 & C26 PER EN 82605	[Signature]	3/1/74
1	D	ADDED FIG - WAS N/U PER EN 82880	[Signature]	5-18-74
-	8354	ADDED DEVICE ADDRESS BLOCK AND NOTE'S 1, 2 & 3 TO SHT 5.	B.B.	9/15/74
1	E	F2 PIN 6 WAS TO SIGNAL TC0X+, THE IC AT C4 WAS 74N04	B.B.	9/17/74
-	83618	ADDED GND TO PINS P1-48, 100, 111 & 114 SHT 2 & 4, ADDED POWER AND GND DIST. FOR IC'S TO SHT 2	B.B.	9/17/74
-	83793	SHAD ZONE C-3 ES W/ST: 7404 13; 74N04	B.B.	10/24/74
G	83793	ADDED C27 AND B13	B.B.	11/74

TABLE OF CONTENTS

DESCRIPTION	SHEET NO.
TITLE	1.0
REVISIONS, TABLE OF CONTENTS & DECOUPLING	2.0
CONNECTORS	3.0 & 4.0
DEVICE ADDRESS DECODE, LOAD INITIAL REGISTER, LOAD FINAL REGISTER	5.0
READ INITIAL REGISTER, SENSE RESPONSE, INITIALIZE, INITIAL-EQUALS-FINAL, CONTROL	6.0
BIC ACTIVATE, ABNORMAL DEVICE STOP	7.0
TRAP CONTROL, OUTPUT INITIAL REGISTER ENABLE, TRAP REQUEST DETECT, DEVICE STOP	8.0
INITIAL/FINAL ADDRESS REGISTERS BITS 0-3	9.0
INITIAL/FINAL ADDRESS REGISTERS BITS 4-7	10.0
INITIAL/FINAL ADDRESS REGISTERS BITS 8-11	11.0
INITIAL/FINAL ADDRESS REGISTERS BITS 12-15	12.0
KEY BIT REGISTER, KEY BIT REGISTER LOAD ENABLE, BIC MAP ERROR STOP	13.0

NOTE: POWER AND GROUND DISTRIBUTION


FOR 16 PIN IC PIN 16 = +5V PIN 8 = GND EXCEPT AS LISTED BELOW

FOR 14 PIN IC PIN 14 = +5V PIN 7 = GND EXCEPT AS LISTED BELOW

EXCEPTIONS:

IC AT F2, K4 AND E6 PIN 4 = +5 PIN 11 = GND

IC AT A7, B7, C7, AND D7 PIN 5 = +5 PIN 12 = GND



CODE IDENT NO.	SIZE	DWG NO.	REV
21101	C	91C0459	G
SCALE			SHEET 2.0 OF

D

J1		
1		
2	GND	2.0
3		
4	GND	2.0
5		
6	GND	2.0
7		
8	GND	2.0
9		
10	GND	2.0
11		
12	GND	2.0
13	TAKX - B	8.0
14	GND	2.0
15		
16	GND	2.0
17	TRØX-B	8.0
18	GND	2.0
19		
20	GND	2.0
21		
22	GND	2.0
23		
24	GND	2.0
25		
26	GND	2.0
27	DCEX-B	7.0
28	GND	2.0
29		
30	GND	2.0
31	BCDX-B	7.0
32	GND	2.0
33		
34	GND	2.0
35	CDCX-B	7.0
36	GND	2.0
37		
38	GND	2.0
39	DESX-B	8.0
40	GND	2.0
41		
42	GND	2.0
43	BIAS	7.0,8.0
44	BIAS	7.0,8.0

C

B

A

J2		
1		
2	GND	2.0
3		
4	GND	2.0
5		
6	GND	2.0
7		
8	GND	2.0
9		
10	GND	2.0
11		
12	GND	2.0
13	TAKX - B	8.0
14	GND	2.0
15		
16	GND	2.0
17	TRØX-B	8.0
18	GND	2.0
19		
20	GND	2.0
21		
22	GND	2.0
23		
24	GND	2.0
25		
26	GND	2.0
27	DCEX-B	7.0
28	GND	2.0
29		
30	GND	2.0
31	BCDX-B	7.0
32	GND	2.0
33		
34	GND	2.0
35	CDCX-B	7.0
36	GND	2.0
37		
38	GND	2.0
39	DESX-B	8.0
40	GND	2.0
41		
42	GND	2.0
43	BIAS	7.0,8.0
44	BIAS	7.0,8.0

CODE IDENT NO.	SIZE	DWG NO.	REV
21101	C	91C0459	G
SCALE			SHEET 3.0 OF

D

C

B

A


1	GND	2.0	42	PRNX-I	8.0	84	
2	EBOO-I	9.0	43	SVRT-I	6.0	85	
3	GND	2.0	44	IUAX-I	5.0	86	
4	EBOI-I	9.0	45	IUCX-I	7.0	87	
5	GND	2.0	46			88	
6	EBO2-I	9.0	47			89	
7	GND	2.0	48	GND	2.0	90	
8	EBO3-I	9.0	49	TRQX-B	8.0	91	
9	GND	2.0	50	TRQX-B	8.0	92	
10	EBO4-I	10.0	51	GND	2.0	93	BIMES-I 13.0
11	EBO5-I	10.0	52	BCDX-B	7.0	94	
12	EBO6-I	10.0	53	GND	2.0	95	GND 2.0
13	EBO7-I	10.0	54	CDCX-B	7.0	96	
14	EBO8-I	11.0	55	GND	2.0	97	
15	EBO9-I	11.0	56	DCEX-B	7.0	98	
16	EB10-I	11.0	57	GND	2.0	99	
17	EB11-I	11.0	58	TAKX-B	8.0	100	GND 2.0
18	EB12-I	12.0	59	GND	2.0	101	
19	EB13-I	12.0	60	DESX-B	8.0	102	
20	EB14-I	12.0	61			103	
21	EB15-I	12.0	62			104	
22	GND	2.0	63			105	
23			64			106	
24	GND	2.0	65	EBOIX	5.0	107	
25			66			108	
26	GND	2.0	67			109	IOK1-I 13.0
27	FRYX-I	5.0	68	EBO1+	9.0	110	IOK2-I 13.0
28	GND	2.0	69	EBO1-	9.0	111	GND 2.0
29	DRYX-I	5.0	70	EBO2X	5.0	112	IOK3-I 13.0
30	GND	2.0	71	EBO2+	9.0	113	IOK4-I 13.0
31	SERX-I	6.0	72	EBO2-	9.0	114	GND 2.0
32	GND	2.0	73	PRMY-I	8.0	115	BIAS 7.0,80
33	TPIX-I	8.0	74			116	
34	GND	2.0	75	INTX-	8.0	117	
35	TPOX-I	8.0	76			118	+5V 2.0
36	GND	2.0	77			119	
37	PRMX-I	8.0	78			120	
38	GND	2.0	79			121	+5V 2.0
39			80			122	GND 2.0
40	GND	2.0	81				
41			82				
			83				

CODE IDENT NO.	SIZE	DWG NO.	REV.
21101	C	91C0459	16
SCALE	SHEET 4.0 OF		


DEVICE ADDRESS (OCTAL)		ADD JUMPER FROM	
STANDARD	NON-STANDARD	PIN 63 TO	PIN 70 TO
120, 121	1X0, 1X1	PIN 69	PIN 72
122, 123	1X2, 1X3	PIN 68	PIN 72
124, 125	1X4, 1X5	PIN 69	PIN 71
126, 127	1X6, 1X7	PIN 68	PIN 71

X = 0, 1, 3, 4, 5, 6 & 7
SEE NOTES SHEET 5, ZONE B4

D



C




LOAD INITIAL REGISTER

NOTES:

1. ADD NO JUMPERS BETWEEN PIN 63 AND 69 AND/OR PIN 72 FOR DEVICE ADDRESS WIRING ON BIC SLOT(S) OF I/O GROUND PLANE.
2. TO REPLACE AN OLD BIC (44 P0026) WITH A NEW BIC (44 P0689), DELETE ANY CONNECTION ON I/O GROUND PLANE BETWEEN PIN 63 AND PIN 69 AND/OR 72 (ONLY).
3. TO REPLACE A NEW BIC (44 P0689) WITH AN OLD BIC (44 P0026).
 - a.) JUMPER PIN 63 TO PIN 69 WHENEVER PIN 65 IS CONNECTED TO PIN 68
 - b.) JUMPER PIN 63 TO PIN 72 WHENEVER PIN 70 IS CONNECTED TO PIN 71

LOAD FINAL REGISTER

B




A




CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0459	G
SCALE	SHEET 5 OF		


D



C



B




A

CODE IDENT NO.	SIZE	DWG NO.	REV
21101	C	91C0459	G
SCALE	SHEET 6.0 OF		

C

B

A




CODE IDENT NO.	SIZE	QWS NO.	REV
21101	C	91C0459	6
SCALE	SHEET 7.0 OF		

D


C

B

A



CODE IDENT NO.	SIZE	DRG NO	REV
21101	C	91C0459	G
SCALE	SHEET 8.0 OF		



INITIAL/FINAL ADDRESS REGISTERS
BITS 0 - 3


CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0459	G
SCALE	SHEET 9.0 OF		

D

C

B

A



INITIAL / FINAL ADDRESS REGISTERS
BITS 4 - 7

CODE IDENT NO.	REV	DATE NO	REV
21101	C	91C0459	G
SCALE		SHEET 10.0 OF	

4

3

2


1

D

C

B

A



INITIAL/FINAL ADDRESS REGISTERS
BITS 8-11

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0459	G
SCALE		SHEET 11.0 OF	


4

3


2

1


D




C



B



A



INITIAL / FINAL ADDRESS REGISTERS
BITS 12 - 15

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0459	G
SCALE			SHEET 12.0 OF

4

3

2


1

D

C

B

A



-003 ONLY

CODE IDENT NO.	SIZE	DWG NO.	REV
21101	C	91C0459	G
SCALE	SHEET 13 OF		

DWG NO. 44P0689

REVISIONS					
REV	EN	QTY	DESCRIPTION	DR	APPD
E	82603	1	QTY F/N 36 WAS: 17, QTY F/N 56 WAS: 7, ASST REV LTR WAS: C, LOGIC REV LTR WAS: B, F/N 1 REV LTR WAS: D	MB	10/1/74
F	82769	1	REV LTR OF FIND N° 1 WAS: E	MB	5/27/74
G	82860	1	ADDED FIND NO. 42, 4000560-000 WAS F, 44D0689 WAS D, 91C0459 WAS C	R.D.	10/1/74
-	82966	1	REV. LTR OF F/N 1 WAS G	SO	5/1/74
H	83026	1	REV. LTR OF F/N 1 WAS: H	SO	5/1/74
J	83164	1	REV. LTR OF REF DWG 44D0689 WAS: E, 91C0459 WAS: D F/N 1 WAS: J - QTY OF F/N 10 WAS: 6, F/N 11 WAS: 6, F/N 14 WAS: 4, F/N 15 WAS: 4	SO	7/15/74
K	83218		REV. LTR. OF REF DWG 91C0459 WAS: E, F/N 1 REV. LTR WAS: K	P.D.	5/1/74
L	83335		REV. LTR. OF 44D0689 WAS: K	-	5/1/74
M	83345		REV. LTR. OF 44D0689 WAS: "G", 91C0459 WAS: "F", F/N 1 WAS: "L". F/N 36 QTY WAS: 8 ADDED C 27 TO REMARKS ADDED F/N 43	GRL	10/1/74

NEXT ASSEMBLY
01P1563

MODEL NO.
620, V73



DR	J. ZOLL	5/11/73
CHK	R. JORDON	5/31/73
DSGN		
ENGR	T. HANSON	6/15/73
APPD		
APPD		

CODE IDENT NO. **21101**

THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITHOUT PERMISSION FROM VDM.

TITLE PARTS LIST BUFFER INTERLACE CONTROL - DM402		
SIZE	DWG NO.	REV
A	44P0689	M
SHEET 1 OF 5		

44015 000

QUANTITY REQ'D PER DASH NO.				PARTS LIST				CODE IDENT: 21101			
				003	002	001	000	FIND NO.	PART NUMBER	DESCRIPTION	REMARKS
				REF	REF	REF	REF	-	44D0639	ASSEMBLY	
				REF	REF	REF	REF	-	91C0439	LOGIC DIAGRAM	
				REF	REF	REF	REF	-	97E0869	PHOTOMASTER	
				REF	REF	REF	REF	-	97E0870	SOLDER MASK	
				REF	REF	REF	REF	-	97E0871	SILKSCREEN	
				1	1	1	1	1	40D0560-000	PW BOARD	
				4	-	4	4	2	49A0003-000	INTEG CIRCUIT	
				-	4	-	-	3	49A0500-000		
				3	-	3	3	4	49A0002-000		
				-	3	-	-	5	49A0502-000		
				3	-	2	2	6	49A0012-000		
				-	2	-	-	7	49A0512-000		
				2	-	1	1	8	49A0022-000		
				-	1	-	-	9	49A0522-000	INTEG CIRCUIT	

NEXT ASSY 01R1563				MODEL NO. 620, 73				APPD <i>L.C.H. 6-15-73</i>				TITLE: PARTS LIST BUFFER INTERLACE CONT DM402			
REV	X	X1	A	B	C	D									
EN NO.			82123	82246	82292	82354									
DATE	5/11/73	5/3/73	5/3/73	5/5/73	5/5/73	5/26/73									
DR	<i>OG</i>	<i>JK</i>	<i>JK</i>	<i>PH</i>	<i>PH</i>	<i>PH</i>									
CHK			<i>PH</i>	<i>PH</i>	<i>PH</i>	<i>PH</i>									
												DWG NO. 44P0689		REV 2	
												SHEET 2 OF 5			

0017-000C

QUANTITY REQ'D PER DASH NO.								PARTS LIST			CODE IDENT: 21101
				003	002	001	000	FIND NO.	PART NUMBER	DESCRIPTION	REMARKS
				5	-	5	5	10	49A0023-000	↑ INTEG CIRCUIT ↓	
				-	5	-	-	11	49A0523-000		
				1	-	1	1	12	49A0039-000		
				-	1	-	-	13	49A0539-000		
				5	-	5	5	14	49A0040-000		
				-	5	-	-	15	49A0540-000		
				4	-	4	4	16	49A0042-000		
				-	4	-	-	17	49A0542-000		
				1	-	1	1	18	49A0082-001		
				-	1	-	-	19	49A0082-000		
				3	-	3	3	20	49A0093-001		
				-	3	-	-	21	49A0093-000		
				1	-	1	1	22	49A0094-001		
				-	1	-	-	23	49A0094-000		
				4	-	4	4	24	49A0104-000		
				-	4	-	-	25	49A0104-001		INTEG CIRCUIT

NOTES:

DWG NO.
44P0689

REV
D

SHEET 3 OF 5

A0017-001C

QUANTITY REQ'D PER DASH NO.				PARTS LIST			CODE IDENT: 21101	
	003	002	001	000	FIND NO.	PART NUMBER	DESCRIPTION	REMARKS
	4	-	4	4	26	49A0127-000	INTEG CIRCUIT	
	-	4	-	-	27	49A0127-001	↑	
	9	-	7	7	28	49A0128-001		
	-	7	-	-	29	49A0128-003		
	1	-	-	-	30	49A0178-000		
	1	-	1	1	31	49A0554-001	↓	
	-	1	-	-	32	49A0554-000		INTEG CIRCUIT
	6	4	4	4	33	65N2500-102	RESISTOR, 1K, 1/4W, ±5%	R1-3, 11, 13, 14 (R13, 14, USED ON -003 ONLY)
	8	8	8	8	34	65N5000-151	RESISTOR, 150Ω, 1/2W, ±5%	R4-10, 12
	18	18	18	18	35	71A0004-100	CAPACITOR, .1μf	C1, 3, 4, 6, 7, 8, 10, 12, 13, 14, 16, 17, 19, 20, 21, 22, 24, 25
	9	9	9	9	36	71A0200-475	CAPACITOR, 4.7μf, 20V	C2, 5, 9, 11, 15, 18, 23, 26, 27
	14	14	14	14	37	53C0194-000	BUS BAR	

NOTES:

DWG NO.
44PO689

REV
13

SHEET 4 OF 5

440017-001C

QUANTITY REQ'D PER DASH NO.							PARTS LIST		CODE IDENT: 21101
							PART NUMBER	DESCRIPTION	REMARKS
						38	90A0011-000	HUMISEAL	
						39	65N2500-511	RESISTOR, 510Ω, 1/4 W, ±5%	R15
						40	53A0003-001	WIRE, JUMPER	30 AWG
						41	54A0001-124	SLEEVING	
						42	65N5000-821	RES 820Ω 1/2W ±5%	R16
						43	53A0701-000	WIRE, JUMPER, GRN	30 AWG

44P0689-001C

NOTES:

DWG NO.
44P0689

SHEET 5 OF 5

Addendum 1

Buffer Interlace Controller
Varian Document Number 98 A 9902 115

The following addition should be made to the Buffer Interlace Controller manual.

Page

Action

2-1

Add note following Table 2-1.

Note: On systems without memory map the BIMES-I and BTMES-I signals are floating. They must be pulled up by adding the following jumpers.

- a. On each groundplane slot, add the following jumper:

Pin 93 (BIMES-I) to pin 73 (PRMY-I)
- b. On each PMA/BTC groundplane slot, add the following jumper:

Pin 96 (BTMES-I) to pin 73 (EXPU+)