## **VMEbus Extensions for Instrumentation**



**System Specification** 

VXI-1

**Revision 4.0** 

May 27, 2010

## **NOTICE**

The information contained in this document is subject to change without notice.

The VXIbus Consortium, Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The VXIbus Consortium, Inc. shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

VMEbus Extensions for Instrumentation System Specification VXI-1, Revision 4.0 is authored by the VXIbus Consortium, Inc. and its sponsor members:

Agilent Technologies
Bustec
EADS North America Defense
Holding Informtest
National Instruments
Teradyne
VTI Instruments
ZTEC

Certain portions of this document are derived, with permission, from the following VMEbus International Trade Organization (VITA) standards documents: ANSI/VITA 1.1-1994 (VME64), ANSI/VITA 1.1-1997 (VME64x), ANSI/VITA 1.5-2003 (2eSST), ANSI/VITA 41.0x-2006 (VXS Core), and VITA 41.6 (Control Channel on VXS).

**NOTE:** The user's attention is called to the possibility that compliance with this standard may require use of one or more inventions covered by patent rights.

By publication of this standard, no position is taken with respect to the validity of such claims or of any patent rights in connection therewith. The patent holders have, however, filed a statement of willingness to grant a license under these rights on reasonable and nondiscriminatory terms and conditions to applicants desiring to obtain such a license for use of this standard.

Details may be obtained from the VITA and VXIbus organizations.

No part of this document may be reproduced in any form, electronic or otherwise, without prior written permission of the VXIbus Consortium.

The VXIbus Consortium grants permission to a company purchasing this specification to reproduce and distribute this document for use within the purchasing company. However, under no circumstances may copies of this document or any portion of this document, be posted on a web site or be made for the purpose of distribution (for sale or otherwise) outside of the purchasing company.

#### **VXI-1 Revision History**

#### **Revision 1.0, August 24, 1987**

Original issue.

#### Revision 1.1, October 7, 1987

Various corrections and modifications.

#### Revision 1.2, June 21, 1988

Additional requirements for radiated EMC, system power management, word-serial protocols and configuration of interrupts and signals. Defined extended devices and message-based slot 0 devices. Added Dynamic Configuration and Shared Memory Communication Protocol.

#### Revision 1.3, July 14, 1989

Additional requirements for device initialization, word-serial protocol and system configuration. Deleted shared memory communication protocol.

#### Revision 1.4, April 21, 1992

Incorporate various clarification as well as additional requirements for backplane component height, trigger protocol timing, the ECL trigger interface, connector shielding, conducted EMC, fast handshake protocol, error handling and dynamic configuration. The Semi-Sync TTLTRG\* and ECLTRG\* trigger protocols are deleted.

#### **Revision 2.0, August 24, 1998**

Incorporate various VME64 features, including D64 transfers, RETRY\* and Auto System Controller. Clarifications and additional requirements are added for the Power Monitor, CLK10 and CLK100 distribution, module injection/ejection, module detection and communication protocols. Cooling requirements are modified to reference the VXI-8 Cooling Characterization Methodology Specification. The following sections and figures are significantly affected.

B.2.1, "Address Modifiers"

B.2.2, "DTACK\*, BERR\* and RETRY\* Operation"

B.2.3, "CR/CSRs

B.5.1, "Power Monitor"

B.5.3, "Auto Slot ID"

B.5.4, "Auto System Controller"

B.6.2.1, "CLK10"

B.6.3.1, "CLK100"

B.7.2.4, "Module Cooling"

B.7.3.3, "Injection, Ejection and Detection"

B.7.3.5, "Mainframe Cooling"

Figure B.22, "C-size Front panel details"

Figure B.23, "D-size Front panel details"

Figure B.29, "C-size mainframe drawing"

Figure B.30, "D-size mainframe drawing"

Figure B.36, "D-size module guide detail"

Figure B.37, "Module injection and ejection surfaces"

Figure B.39, "Example of mainframe cooling specification"

C.2.1.1, "Device Slave Capabilities"

C.2.3.1, "Memory Device Registers"

C.2.4.1, "Data Transfer Capabilities"

C.2.4.3, "Message Based Device Registers"

C.3.3.2, "Fast Handshake Transfers"

C.3.3.3, "Word Serial Data Transfer Protocols"

D.1.1, "VXIbus Instrument Protocols"

D.1.1.3,"Clearing a VXIbus Instrument

#### Revision 3.0, November 24, 2003

Incorporate A64 addressing from VME64. Adds 2eVME protocol from VME64x, Chapter 11. The following sections are significantly affected. Removes Section G.

Section B

Section C

Section G is removed from the specification; appropriate references to pertinent VXI specs regarding Shared Memory are added where required.

#### Revision 4.0, September 2009

Updated specification to include ANSI/VITA 1.1-1994 (VME64), ANSI/VITA 1.1-1997 (VME64x), ANSI/VITA 1.5-2003 (2eSST), ANSI/VITA 41.0x-2006 (VXS Core), and VITA 41.6 (Control Plane on VXS) standards. Key features and changes added to this standard encompass these major areas:

- 1) "z" and "d" pin rows to the P1/J1 and P2/J2 connectors for 160 pins in each connector.
- 2) P0/J0 connector to support VME Switched Serial (VXS) modules on up to 13 VXS/VXI slots and 1 or 2 non-VXI slots for supporting VXS Switch Modules with J2-J5 backplane connectors.
- 3) 43 ground return pins (38 plus 5 MFBL). This will improve the signal quality on the bus, for new protocols such as 2eSST.
- 4) 10 pins for +3.3V. As more and more electronic components are using lower supply voltages then the formerly default 5V, the availability of 3.3V on the bus will help saving real estate on the modules as well as reduce the power consumption.
- 5) 5 pins for +5V (2 plus 3 VPC).
- 6) 1 pin for +12V, -12V, +24V and -24V each.
- 7) 8 auxiliary power pins (±V1-V4) for supplying additional voltages to the modules from supplies external to the mainframe but supplied to the backplane connectors.
- 8) Addition of 8 Local Bus lines for a total of 20
- 9) Addition of CLK100 and SYNC100 signals
- 10) Added pins SDA0/SCL0 and SDA1/SCL1 to implement two I2C busses to allow control/monitoring of backplane and mainframe resources
- 11) Added Star Trigger lines ±STRIGxIN and ±STRIGxOUT for precise simultaneous system wide triggering and sampling
- 12) Added section on 2eSST (two edge source-synchronous transfer) protocol which permits theoretical block transfers up to 320Mbytes/s.

#### Revision 4.0, Rev 2, May 3, 2010

Made the following changes based upon review:

- 1) Changed VXIbus logo on front page, revision date, and move to Revision 2 of 4.0 specification
- 2) Changed above 11) Added Star Trigger lines ±STRGIN0-2 and ±STRGOUT01-12 for precise simultaneous system wide triggering and sampling
- 3) Changes to B.6.2 related to P2 "z" and "d" section. Moving from 8 auxiliary power pins to including details on 8 defined local lines, 4 pairs of Star Triggers, and reducing to 4 auxiliary power pins, augmenting the VME64x-defined +V1/-V1, +V2/-V2 on P1 connector
- 4) Changes to Table B.1.1 for P2 definitions: Slots 1-12 related to Star Trigger Bus
- 5) Changes to Table B.2 related to Star Trigger Bus
- 6) Changes to B.6.2.9 Star Trigger Lines opening section to support prior changes to Star Trigger Bus tables
- 7) Figure B.13.1 changed to support new Star Trigger Bus configuration
- 8) Rule 6.77.1 modified for changes in pin labeling and signal performance
- 9) Observation B.6.16.2 changed to clarify description related to track length and propagation delays
- 10) Figure B.13.2 replaced to better illustrate communication between Slot 0 and modules for Star Trigger
- 11) B.6.77.3, B.6.77.4, and B.6.77.5 modified with supporting pin-out requirements and performance.
- 12) B.6.6 typo correction of 3.125Bbps to 3.125Gbps.
- 13) Section B.6.4 clarification on differences between J0 and P0 pinouts.
- 14) Changed Figure B.54 to illustrated recommended VXI-VXS backplane.
- 15) Keying rules for VXS modules in Section B.13 converted to PERMISSION.

#### Revision 4.0, Rev 2, May 16, 2010

- 1) Deprecated D-size module information where it was specifically D-size. Combinations of C and D-size figures, text, rules, Etc. were left untouched.
- 2) Deprecated Appendix II sections
- 3) General clean-up of text, figure labeling, removing table coloring, and removal of text calling for focus by reviewers.
- 4) Clarification of P0 information related to different row count between Module and Backplane

#### Revision 4.0, May 27, 2010

- 1) Title page: Editorial changes removing "Draft" and warning. Changed date to May 27.
- 2) Page 3: Corrected list of sponsor members.
- 3) Footer: Updated to Rev. 4.0 and May 27.

(This page intentionally left blank)

### **Table of Contents**

	ABLE OF CONTENTS	
	ST OF FIGURES	
Lis	ST OF TABLES	VII
A.	INTRODUCTION TO VXIBUS SPECIFICATIONS	1
	A.1 MANUFACTURER ID NUMBERS	2
	A.2 VXIbus OVERVIEW	
	A.2.1 Introduction	
	A.2.2 VMEbus Background	
	A.2.3 The VXIbus Extensions	
	A.2.3.1 VXIbus MODULES	5
	A.2.3.2 VXIbus SUBSYSTEMS	5
	A.2.3.2.1 P1 and P2 Connector Definition	6
	A.2.3.2.2. P3 Connector Definition	
	A.2.3.2.3. P0 Connector Definition	6
	A.2.3.3 VXIbus SYSTEM ARCHITECTURE	
	A.2.3.4 VXIbus SPECIFICATION STRUCTURE	
	A.3 DOCUMENT STRUCTURE	
	A.4 SPECIFICATION OBJECTIVES	
	A.5 DEFINITION of TERMS	10
В.	VXIBUS IMPLEMENTATION OF VMEBUS SPECS	11
	B.1. INTRODUCTION	11
	B.2 DATA TRANSFER BUS	
	B.2.1 Address Modifiers	11
	B.2.2 DTACK*, BERR*, RESP* and RETRY* Operation	12
	B.2.3 CR/CSRs	
	B.2.4 Bus Timer Operation	
	B.2.5 Compatibility with Pre-VXIbus 4.0 Modules	13
	B.3 DATA TRANSFER BUS ARBITRATION	
	B.4 PRIORITY INTERRUPT	
	B.5 UTILITIES	
	B.5.1 Power Monitor	
	B.5.2 Power Pins	
	B.5.3 Auto Slot ID	
	B.5.4 Auto System Controller	
	B.5.5 Slot Geographical Address Pins	
	B.6 ELECTRICAL SPECIFICATIONS	
	B.6.1 The VXIbus Subsystem P1 Connector	
	B.6.2 The VXIbus Subsystem P2 Connector	
	B.6.2.1 CLK10	
	B.6.2.1.1 LCLK100	
	B.6.2.1.2 LSYNC100	
	B.6.2.2 MODID LINES	26
	B.6.2.3 TTLTRG0-7* (TTL TRIGGER LINES)	
	B.6.2.3.1 Standard TTLTRG* Protocols	
	B.6.2.4 ECLTRG0-1 (ECL TRIGGER LINES)	
	B.6.2.4.1 Standard ECLTRG Protocols	
	ECLTRGn	
	B.6.2.5 SUMBUS	
	B.6.2.6 LOCAL BUS	
	B.6.2.7 RSV2-3 (RESERVED)	
	B.6.2.8 Control of Backplane and Mainframe Resources	42

i

B.6.2.9 Star Trigger Lines	43
B.6.3 The VXIbus Subsystem P3 Connector	
B.6.3.1 CLK100	
B.6.3.2 SYNC100	
B.6.3.3 STARX and STARY	
B.6.3.4 ECLTRG2-5	
B.6.3.5 LBUS12-35	
B.6.3.6 RSV4-7	
B.6.4 The VXIbus Subsystem P0 Connector	
There is a noticeable difference in the pin-out and assignment of the J0 and P0	) connectors
illustrated in Tables B.5.1 and B.5.2	501111001013
The high-speed connectors used do not have a symmetric footprint on the mod	fule and the
backplane. Signal mapping between the P0 and J0 is relative to the signal name	noe not the nin
numbering.	
B.6.5 Backplane	
B.6.5.1 ECL SIGNAL LEVELS	52
B.6.6 LVDS Operation B.7 MECHANICAL SPECIFICATIONS	
B.7.1 Introduction	
B.7.2 Module Specifications	54
B.7.2.1 VXIbus BOARDS and MODULES	
B.7.2.2 FRONT PANEL	
B.7.2.3 MODULE SHIELDING	
B.7.2.4 MODULE COOLING	
B.7.2.5 MODULE POWER	
B.7.2.6 MODULE KEYING	
B.7.2.7 MODULE ENVIRONMENTAL	
B.7.3 Mainframe Specifications	
B.7.3.1 BACKPLANES	
B.7.3.2 GROUNDING	
B.7.3.3 INJECTION, EJECTION and DETECTION	
B.7.3.4 MAINFRAME SHIELDING	
B.7.3.5 MAINFRAME COOLING	
B.7.3.6 MAINFRAME POWER	
B.7.3.7 KEYING	
B.7.3.8 MAINFRAME ENVIRONMENTAL	
B.8 EMC and SYSTEM POWER	
B.8.1 Introduction	
B.8.3 Power Pins	
B.8.4 DC Voltage Specifications	
B.8.5 Power Management	
B.8.6 Electromagnetic Compatibility (EMC) of Modules	
B.8.6.1 CONDUCTED EMISSIONS	96
B.8.6.2 CONDUCTED SUSCEPTIBILITY	
B.8.6.3 RADIATED EMISSIONS	
B.8.6.4 RADIATED SUSCEPTIBILITY	
B.8.7 Suggested Test Methods	107
B.8.7.1 DC LOAD RIPPLE/NOISE TEST OF MAINFRAMES	
B.8.7.2 INDUCED RIPPLE/NOISE TEST OF MAINFRAMES	
B.8.7.3 CONDUCTED EMISSIONS TEST OF MODULES	107
B.8.7.4 CONDUCTED SUSCEPTIBILITY TEST OF MODULES	
B.8.7.5 CLOSE-FIELD MAGNETIC EMISSIONS TEST	
B.8.7.6 CLOSE-FIELD MAGNETIC SUSCEPTIBILITY TEST	
B.8.7.7 EXAMPLES OF CLOSE FIELD MAGNETIC PROBES	
B.9 Reserved	
B.10 Reserved	109

	B.11 2eVME Protocol	109
	B.11.1 Introduction	
	B.11.2 Transceivers and Connectors	
	B.12 2eSST Protocol	
	B.12.1 Introduction	
	B.12.3 Transceivers and Connectors	
	B.13 VXS Support in VXIbus	
	B.13.1 Introduction to VXS	
	B.13.2 VXS in VXIbus	
	B.13.3 VXS Modules	
	B.13.4 VXS Switch Card	
	B.13.5 Alignment and Keying	
	B.13.6 Signal Routing and Pin Assignments	118
	B.13.7 System Management of VXS Modules and Switch Card	118
C.	C. SYSTEM ARCHITECTURE	
	C.1 VXIbus SYSTEM ARCHITECTURE OVERVIEW	124
	C.2 DEVICE OPERATION	
	C.2.1 Device Overview	
	C.2.1.1 DEVICE SLAVE CAPABILITIES	
	C.2.1.2 DEVICE INITIALIZATION and DIAGNOSTICS	
	C.2.1.3 PRIORITY INTERRUPTS	
	C.2.1.4 VMEbus MASTER CAPABILITIES	
	C.2.1.5 TERMINATING OPERATION	146
	C.2.2 Register Based Devices	148
	C.2.2.1 DATA TRANSFER CAPABILITIES	148
	C.2.2.2 PRIORITY INTERRUPTS	
	C.2.2.3 REGISTER BASED DEVICE REGISTERS	149
	C.2.2.4 TERMINATING OPERATION	149
	C.2.3 Memory Devices	
	C.2.3.1 MEMORY DEVICE REGISTERS	151
	C.2.4 Message Based Devices	
	C.2.4.1 DATA TRANSFER CAPABILITIES	153
	C.2.4.2 PRIORITY INTERRUPTS	
	C.2.4.3 MESSAGE BASED DEVICE REGISTERS	
	C.2.4.4 MESSAGE BASED DEVICE OPERATION	
	C.2.4.5 MESSAGE BASED DEVICE CONFIGURATION	
	C.2.4.6 INITIATING OPERATION	
	C.2.4.7 TERMINATING OPERATION	
	C.2.4.8 CLEARING A MESSAGE BASED DEVICE	
	C.2.5 Extended Devices	
	C.3 DEVICE COMMUNICATION PROTOCOLS	
	C.3.1 Communication Elements	
	C.3.1.1 REGISTER BASED SERVANTS	
	C.3.1.2 MESSAGE BASED SERVANTS	
	C.3.1.3 MESSAGE BASED COMMANDERS	
	C.3.2 Register Based Servant Control	
	C.3.3 Message Based Servant Control	
	C.3.3.1 WORD SERIAL PROTOCOLS	
	C.3.3.2 FAST HANDSHAKE TRANSFERS	
	C.3.3.3 WORD SERIAL DATA TRANSFER PROTOCOLS	
	C.3.3.4 ERROR HANDLING	
	C.3.3.5 DEVICE FAILURES	
	C.4 SYSTEM RESOURCES	
	C.4.1 Resource Manager C.4.1.1 DEVICE IDENTIFICATION	
	C.4.1.2 SYSTEM SELF TEST MANAGEMENT	
	U.4. I.Z STSTEW SELF TEST WANAGEWENT	189

	C.4.1.3 ADDRESS MAP CONFIGURATION	
	C.4.1.4 COMMANDER/SERVANT HIERARCHIES	
	C.4.1.5 ALLOCATION IRQ LINES	. 191
	C.4.1.6 INITIATING NORMAL OPERATION	
	C.4.2 Runtime Resource Management	. 193
	C.4.3 VXIbus Subsystem Slot 0	. 193
	C.4.3.1 REGISTER BASED SLOT 0 DEVICES	. 194
	C.4.3.2 MESSAGE BASED SLOT 0 DEVICES	
	C.4.3.3 OTHER SLOT 0 DEVICES	
D.	VXIBUS DEVICE IMPLEMENTATIONS	
	D.1 VXIbus INSTRUMENTS	
	D.1.1 VXIbus Instrument Protocols.	
	D.1.1.1 DATA TRANSFER from COMMANDERS to INSTRUMENTS	
	D.1.1.2 DATA TRANSFER from INSTRUMENTS to COMMANDERS	
	D.1.1.3 CLEARING a VXIbus INSTRUMENT	
	D.1.1.4 TRIGGERING an INSTRUMENT	
	D.1.1.5 LOCAL LOCKOUT	
	D.1.1.6 SRQ OPERATION	
	D.1.1.7 SPOLL OPERATION	
	D.1.1.8 ERROR REPORTING	
	D.1.1.9 INITIALIZATION	
	D.1.2 VXIbus IEEE-488.2 Instrument Protocols	
	D.1.2.1 CLEARING a VXIbus IEEE-488.2 INSTRUMENT	
	D.1.2.2 TRIGGERING an IEEE-488.2 INSTRUMENT	
	D.1.2.3 LOCAL LOCKOUT	
	D.1.2.4 SSRQ OPERATION	
	D.1.2.5 SPOLL OPERATION	. 201
	D.2 488-VXIbus INTERFACE	. 202
	D.2.1 IEEE 488 Address Mapping	. 202
	D.2.2 488-VXIbus Interface Device to IEEE 488 Bus Functions	. 203
	D.2.3 VXIbus Instrument Protocol	
	D.2.3.1 DATA TRANSFER from INTERFACE DEVICE to VXIbus INSTRUMENT	
	D.2.3.2 DATA TRANSFER from VXIbus INSTRUMENT to VXIbus INTERFACE DEVICE.	
	D.2.3.3 DEVICE CLEAR OPERATION	
	D.2.3.4 TRIGGER OPERATION	
	D.2.3.5 IEEE 488 REMOTE LOCAL	
	D.2.3.6 SRQ OPERATION	
	D.2.3.7 SPOLL Operation	
_	COMMAND AND EVENT FORMATS	
⊏.	E.1 WORD SERIAL COMMANDS	
	E.2 LONGWORD SERIAL COMMANDS	
	E.3 EXTENDED LONGWORD SERIAL COMMANDS	
	E.4 PROTOCOL EVENTS	
F.	DYNAMIC CONFIGURATION	. 232
	F.1 DEFINITIONS	. 232
	F.2 DC DEVICE REQUIREMENTS	
	F.2.1 Logical Address Register	
	F.2.2 DC Device Logical Address Assignment	
	F.2.3 Offset Register	
	F.2.4 MODID Support	
	F.3 DC SYSTEM REQUIREMENTS	
	F.3.1 System Configuration Algorithm	
	F.3.1.1 SC DEVICE IDENTIFICATION	
	F.3.1.2 DC DEVICE LOGICAL ADDRESS ASSIGNMENT	
	F.3.1.2 DC DEVICE LOGICAL ADDRESS ASSIGNMENT	. 236 227

APPENDIX I. VXIBUS REGISTER OVERVIEWS	238
APPENDIX II. SUGGESTED BACKPLANE DESIGN	248
II.1 BACKPLANE STRUCTURE (DEPRECATED)II.2 BACKPLANE LAYOUT (DEPRECATED)	
APPENDIX III. SUPPORT OF EARLIER VXIBUS REVISIONS	
III.1 REVISION 1.2 DEVICES	251
III.2 REVISION 1.3 DEVICES	252
III.3 REVISION 2.0 DEVICES	252
III.4 REVISION 3.0 DEVICES	253
APPENDIX IV. GLOSSARY OF TERMS	254
INDEX	259

## List of Figures

	LK10, LCLK100, LSYNC, MODID and LBUS BACKPLANE SIGNAL ROUTING	
	RELATIONSHIP BETWEEN CLK10 AND LCLK100	
	LSYNC100 TIMING	
	MODULE ID LINES	
FIGURE B.3.	FTLTRG* SYNCHRONOUS (SYNC) TRIGGER PROTOCOL	29
FIGURE B.4.	FTLTRG* ASYNCHRONOUS (ASYNC) TRIGGER PROTOCOL	30
	FTLTRG* DATA TRANSMISSION ON FALLING CLOCK EDGE	
FIGURE B.6.	FTLTRG* DATA TRANSMISSION ON RISING CLOCK EDGE	32
	FTLTRG* START/STOP TIMING	
	External Trigger Buffering	
	TYPICAL ECLTRG INTERFACE	
FIGURE B.10.	ECLTRG SYNCHRONOUS (SYNC) TRIGGER PROTOCOL	36
	ECLTRG ASYNCHRONOUS (ASYNC) TRIGGER PROTOCOL	
	ECLTRG Data Transmission	
	CLK100, SYNC100 AND ECLTRG START/STOP TIMING	
FIGURE B.13.	1 Star Trigger Signal Routing	43
	2 STAR TRIGGER SIGNAL PERFORMANCE	
	TYPICAL D-SIZE MAINFRAME	
	SIZE C BOARD WITH P1, P2, AND P0	
	SIZE D BOARD WITH P1, P2, AND P3	
	MODULE ENVELOPE, TOP VIEW	
	MODULE ENVELOPE, FRONT VIEW	
	C-SIZE BOARD ASSEMBLY CONNECTOR POSITIONS	
	D-SIZE BOARD ASSEMBLY CONNECTOR POSITIONS (DEPRECATED)	
	MODULE EDGE GUIDE FEATURE	
	C-SIZE FRONT PANEL DETAILS	
	D-SIZE FRONT PANEL DETAILS (DEPRECATED)	
	C-SIZE FILLER PANEL	
	D-SIZE FILLER PANEL (DEPRECATED)	
	TYPICAL C-SIZE FRONT PANEL MOUNTING AND DIMENSIONS	
	TYPICAL D-SIZE FRONT PANEL MOUNTING AND DIMENSIONS (DEPRECATED)	
	LOCAL BUS LOCKOUT KEY DETAILS	
	C-SIZE MAINFRAME DRAWING	
	D-SIZE MAINFRAME DRAWING (DEPRECATED)	
	C-SIZE BACKPLANE DRAWING	
	D-SIZE BACKPLANE DRAWING (DEPRECATED)	
	DETAILED BACKPLANE DIMENSIONS	
	BACKPLANE CONNECTOR SHIELD FOR 96-PIN CONNECTORS	
	C-SIZE MODULE GUIDE DETAIL	
	D-SIZE MODULE GUIDE DETAIL (DEPRECATED)	
	MODULE INJECTION AND EJECTION SURFACES	
	C AND D-SIZE MODULE INLET AND EXHAUST AREAS	
	EXAMPLE OF MAINFRAME COOLING SPECIFICATION	
	MAINFRAME LOAD CURRENT	
	MAINFRAME INDUCED AND LOAD RIPPLE/NOISE VOLTAGE LIMITS	
	MODULE CONDUCTED EMISSIONS	
	MODULE SUSCEPTIBILITY LEVEL	
	A- & B-SIZE MAXIMUM CLOSE-FIELD EMISSIONS (DB ABOVE 1 PICOTESLA)	
	C- & D-SIZE MAXIMUM CLOSE-FIELD EMISSIONS (DB ABOVE 1 PICOTESLA)	
	A- & D-SIZE MINIMUM CLOSE-FIELD SUSCEPTIBILITY (DB ABOVE 1 PICOTESLA)	
	C- & D-SIZE MINIMUM CLOSE-FIELD SUSCEPTIBILITY (DB ABOVE 1 PICOTESLA)	
	A- & B-SIZE EMC TEST AREAS	
FIGURE <b>B.49</b> .	C- & D-SIZE EMC TEST AREAS	. 104

FIGURE B.50. ADAPTED A- & D-SIZE & C- & D-SIZE EMC TEST AREAS	
FIGURE B.51. ADAPTED A- & B-SIZE & C- & D-SIZE EMC TEST AREAS	
FIGURE B.52 VXS PAYLOAD CARD COMMUNICATION	113
FIGURE B.53 EXAMPLE IMPLEMENTATION OF SWITCH MODULES IN A VMEBUS MAINFRAME	114
FIGURE B.54 ILLUSTRATION OF THE RECOMMENDED VXI-VXS BACKPLANE	115
FIGURE B.55. VXI MODULE SHOWING VXS PO, AO ALIGNMENT, AND KO KEYING MECHANISM	116
FIGURE B.56. VXS SWITCH CARD	117
FIGURE B.57 BACKPLANE VXS MODULE CONNECTOR POSITIONING	119
FIGURE B.58 BACKPLANE VXS SWITCH CARD CONNECTOR POSITIONING	120
FIGURE B.59 BACKPLANE SWITCH SLOT J5 SIGNAL ASSIGNMENTS	121
FIGURE B.60 BACKPLANE SWITCH SLOT J4 SIGNAL ASSIGNMENTS	
FIGURE B.61 BACKPLANE SWITCH SLOT J3 SIGNAL ASSIGNMENTS	122
FIGURE B.62 BACKPLANE SWITCH SLOT J2 SIGNAL ASSIGNMENTS	
FIGURE B.63 BACKPLANE SWITCH SLOT J1 SIGNAL ASSIGNMENTS	123
FIGURE C.1. TYPICAL SYSTEM CONFIGURATIONS	
FIGURE C.2. VXIBUS COMMUNICATION LAYERS	
FIGURE C.3. DEVICE CLASSIFICATIONS	
FIGURE C.4. SELF TEST STATE DIAGRAM	
FIGURE C.5. CONFIGURE STATE DIAGRAM	
FIGURE D.1. VXIBUS INSTRUMENT PROTOCOL	
FIGURE D.2. MESSAGE EXCHANGE CONTROL INTERFACE FUNCTIONAL BLOCKS	
FIGURE I.1. REGISTER MAP FOR REGISTER BASED DEVICES	
FIGURE I.2 REGISTER MAP FOR MEMORY DEVICES	
FIGURE I.3. REGISTER MAP FOR MESSAGE BASED DEVICES	
FIGURE I.4. REGISTER MAP FOR EXTENDED DEVICES	
Figure 1.5. Register Overview for Basic Configuration Registers.	
FIGURE 1.6. REGISTER OVERVIEW FOR MODID REGISTER IN REGISTER BASED SLOT 0 DEVICES	_
FIGURE 1.7. REGISTER OVERVIEW FOR ATTRIBUTE REGISTER IN MEMORY DEVICES	
FIGURE 1.8. REGISTER OVERVIEW FOR SUBCLASS REGISTER IN EXTENDED DEVICES	
Figure 1.9. Register Overview for Communication Registers	
FIGURE II.1. TYPICAL LOGIC CIRCUITS	
FIGURE II.2. LOOP AREA WITH CUT IN GROUND PLANE	
List of Tables	
List of Tubics	
TABLE B.1 FOR P1 PIN DEFINITIONS: SLOTS 0-12	18
TABLE B.1.1 FOR P2 PIN DEFINITIONS: SLOTS 1-12	
TABLE B.2 FOR P2 PIN DEFINITIONS: SLOTS 0.	
TABLE B.3. LOGICAL CLASSES OF LBUS SIGNALS	_
TABLE B.4. P3 PIN DEFINITIONS	
TABLE B.5. P3 SLOT 0 PIN DEFINITIONS	
TABLE B.5.1. MODULE PO SIGNAL ASSIGNMENTS.	
TABLE B.5.1. MODULE 1 O GIGNAL ASSIGNMENTS	
TABLE B.6. BACKPLANE ECL SIGNAL LEVELS.	
I / IDEE DIVI D/IVII LAINE LOL VIOIVAL LL VELO	52
TABLE B.7. POWER SUPPLY VOLTAGE SPECIFICATIONS	93
<b>TABLE B.7.</b> POWER SUPPLY VOLTAGE SPECIFICATIONS	93 168
TABLE B.7. POWER SUPPLY VOLTAGE SPECIFICATIONS	93 168 171
<b>TABLE B.7.</b> POWER SUPPLY VOLTAGE SPECIFICATIONS	93 168 171 210

# VMEbus Extensions for Instrumentation System Specification

#### A. INTRODUCTION to VXIbus SPECIFICATIONS

This document discusses the VXIbus Family of VMEbus compatible modular instrumentation. It is intended to be used by designers interested in generating compatible components for the system.

The architectural concepts of the VMEbus date back to Motorola's development of the 68000 microprocessor in the late 1970's. In late 1979, Motorola published a brief description of a 68000 oriented bus known as VERSAbus. Several revisions followed, the last being in July 1981.

At the same time, a new printed circuit board standard (IEC 297-3) was being developed, known as the "Eurocard" standard. In October 1981, Motorola, Mostek and Signetics announced their agreement to support a line of cards based on the VERSAbus with Eurocard module dimensions, which was renamed VMEbus. Since then the VMEbus specifications have been refined and standardized by IEEE, ANSI, and VITA. The version ANSI/VITA1.1-1997 (VME64x), American National Standard/VMEbus International Trade Association, was reaffirmed in 2003 and is the basis from which further extensions to the VMEbus standard have been released. VME64x and follow-on extensions have included significant enhancements such are 5-row connectors, increased current capacity, and block transfer protocols such as 2eVME and 2eSST. There have also been serial fabrics introduced to enhance the parallel bus reflected in the VITA 41 VME Switched Serial (VXS) standard.

The marketplace has demonstrated the open system nature of VMEbus. There are thousands of VMEbus cards available from a multitude of vendors. Many of these cards are computer oriented cards, based on a variety of processing architectures, but there are also Analog I/O, Digital I/O, high density switch/measure and control systems and other acquisition cards available which are primarily aimed at industrial processing and control.

In the spring of 1987, technical representatives from Colorado Data Systems, Hewlett-Packard (now Agilent Technologies), Racal Dana, Tektronix and Wavetek formed an ad hoc committee to engineer additional specifications necessary for an open architecture instrumentation bus based on the VMEbus, the Eurocard standards and other instrumentation standards such as IEEE-488.2. In July of 1987, they announced their agreement to support a common architecture for VMEbus modular instruments, named the VXIbus.

During the first year, five more companies, Bruel & Kjaer, Fluke, GenRad, Keithley Instruments and National Instruments, joined the original five companies and the VXIbus Consortium was formed to further develop and promote the specification. During its first ten years, the VXIbus Consortium has developed approximately ten addendum specifications, five revisions to the main specification and hosted many interoperability testing workshop meetings to insure complete VXI modular compatibility.

There were numerous requests for modular instrumentation in the late 1980's, particularly from the United States Department of Defense. VXIbus was developed partially in response to that need. However, as commercial applications grew more rapidly, VXIbus responded vigorously to fill those needs led by such industries as Telecommunication, Computer, Airline, Automation and Medical. Military and Aerospace usage continued to grow and makes up a significant portion of the VXIbus market today. As VXIbus tracks the evolution of VMEbus, it is expected to keep pace with both Military and Aerospace in addition to commercial usage in the foreseeable future.

#### A.1 MANUFACTURER ID NUMBERS

The VXIbus specification provides a mechanism for identifying the manufacturer of every VXIbus device. This consists of a 12-bit manufacturer ID number ( $0 \rightarrow 4095$ ) which may be read over the VMEbus (See Section C.2.1.1.2, "Configuration Registers"). The list of ID numbers is maintained by the VXIbus Consortium and is available to the public upon request. Each VXIbus device manufacturer has exactly one Manufacturer ID number. Numbers are assigned to manufacturers in decreasing order beginning with number 4095. To obtain an ID number, submit the following application:

## Application for Obtaining a VXIbus Manufacturer's Identification Number

Company Name:	Date:
Company Contact:	
Title or Position:	
Address:	
Phone Number:	
Fax Number:	
Email Address :	
Send to the VXIbus Consortium:	
The VXIbus Consortium	

Tel: 303-652-2585 Fax: 303-652-1444

Niwot, CO 80544-1016

PO Box 1016

Contact: Bob Helsel - Executive Director

Email: <a href="mailto:bhelsel@vxibus.org">bhelsel@vxibus.org</a>

#### **A.2 VXIbus OVERVIEW**

#### A.2.1 Introduction

The goal of the VXIbus is to define a technically sound modular instrument specification based on the VMEbus that is open to all manufacturers and is compatible with present industry standards. The VXIbus standard has tracked many of the enhancements made to VMEbus over the years, and that trend continues in order to provide System Integrators the maximum flexibility and performance in building Test Systems.

VXIbus is an acronym for VMEbus Extensions for Instrumentation. The VXIbus specification details the technical requirements of VXIbus compatible components, such as mainframes, backplanes, power supplies and modules. Before studying the VXIbus architecture, one should become familiar with the VMEbus and its specifications. The non-profit organization VITA (VMEbus International Trade Association and also referred to as VISO or VITA Standards Organization) is the primary repository for the VMEbus standards and can be accessed at the following URL: <a href="http://www.vita.com">http://www.vita.com</a>. This site provides you further information of the history of VMEbus, its applications, its outlook in the various industries, its vendors, and types of products.

#### A.2.2 VMEbus Background

The VMEbus is an open system architecture that has been primarily focused at computer systems, though there are presently a number of modules offering Analog I/O, Digital I/O, Data Acquisition and Control and other instrumentation related to industrial automation. VMEbus modules are approximately six inches deep and come in three heights: about four inches (3U), nine inches (6U), and twelve inches (9U). The term U refers to rack unit and is 1.75 inches. The VXIbus specification often refers to the first two boards as the A and B-sizes, respectively. The precise dimensions are specified by the Eurocard standard, which describes a family of printed circuit boards and their associated DIN connector locations. VMEbus modules are designed for 0.8 inch slot-to-slot spacing. VMEbus A-size boards that are compliant to VME64x have a single 160-pin connector known as P1, while the VME64x compliant B-size board, referred to as 6U, includes a P1 and P2 connector. Each of these DIN connectors consists of 5 rows of 32 pins apiece on 0.1 inch centers. Typically, these boards are positioned vertically in a frame with the P1 connector closest to the top. Neither the VMEbus nor the VXIbus mandates a physical orientation, since orientation is only an implementation issue not needed for compatibility. Many VMEbus and VXIbus systems are designed to accept boards horizontally.

The VMEbus specification allows a maximum of 21 modules. However, if installed vertically in a mainframe intended for mounting in a standard 19 inch rack, 20 is the practical maximum. VMEbus makes no particular provision for an extension chassis or frame-to-frame communication. Multiple frame systems can be created by electrically buffering the VMEbus (at the loss of some bandwidth between cages) or by using standard data communication links that disguise the underlying VMEbus architecture. There are no EMC (electromagnetic compatibility) requirements dictated by VMEbus, either conducted or radiated, nor are there power dissipation limits or chassis cooling requirements. VMEbus has left these issues to the system integrator, while VXIbus addresses these issues more rigorously.

Although electrically and logically similar to the Motorola 68000 microprocessor architecture, the VMEbus interface has been specified broadly enough that it is not dependent on any particular processor and many processors are already supported on VMEbus, including the Intel-based processors used for Windows applications. Some of the simpler VMEbus boards do not have processors at all.

A minimum VMEbus system requires only the P1 connector and uses the 3U Size A modules. All handshaking, arbitration and interrupt support exists on P1. P1 has physically 16 data and 24 address lines. The P2 connector is used on 6U and 9U modules and is used to physically expand the system to 32 bits of address and data lines. The extra lines needed for A32 and D32 are contained on the center row (row "b") of P2. The original implementation of the VMEbus used non-multiplexed buses to achieve 32 bit addresses and 32 bit data

transfers utilizing both P1 and P2 connectors. In 1989 it was realized that both the address bus and the data bus could be doubled from 32 bits to 64 bits by multiplexing without requiring additional pins. The VME64 specification brings multiplexed address and data cycles to both P1 (only) and P1/P2 configurations and provides a variety of data transfer capabilities from single cycle 8 bit transfers to multi-cycle 64 bit transfers.

The VMEbus only needs the center 32 pins on row "b" on the P2 connector, for the additional address and data lines. The 64 pins in rows "a" and "c" are left as user defined input/output. These undefined pins are typically used for interface connections, such as allowing a module to drive a chassis mounted connector, access an internal disk drive or provide for module-to-module communication. VSB (VMEbus Subsystem Bus) is a standard "subsystem bus" that has defined P2 as an additional communication path for up to six modules. Multiple VSBs may exist within any one VMEbus system. This is important to note, because VXIbus defines a subsystem of up to thirteen modules and, like VSB, multiple VXIbus subsystems may exist within any one VXIbus system.

VME64x compatibility requires using a 160 pin connector for both the P1/J1 and P2/J2 connector pairs. The 160 pin connector adds two more 32 pin rows over the original 96 pin VMEbus connectors. These added rows are called the "z" row and "d" row. The "z" row is adjacent to the "a" row and the "d" row is adjacent the "c" row. Mechanical placement of the 160 pin connectors on VME64x boards and on the VME64x backplanes is defined in IEEE 1101.10. There are a number of pins on the "z" and "d" rows that are defined by the VME64x standard related to power supplies, grounds, and signals used for new block transfer protocols.

VMEbus parallel operations were enhanced by two new protocols called 2eVME and 2eSST, which increase the performance of block transfers. 2eVME (Two Edge VME) doubled the theoretical bandwidth of the VMEbus to 160Mbytes/sec, as compared to the 4-edge VME64 transfers. Throughput for this protocol was still limited by Slave handshaking. 2eSST, which stands for Two Edge Source Synchronous Transfer, defines three new transfers rates for the VMEbus that are based upon source synchronous transfer technology. The new transfer rates are 160 MB/s, 267 MB/s and 320 MB/s. The 2eSST protocol also provides for broadcast data transfers. A broadcast data transfer allows the master to transfer the same data to multiple slaves with a single transfer instead of having to repeat the transfer over and over again to each slave.

VME64x also introduced the P0/J0 connector, located between the P1 and P2 connectors, with the intent of the providing a new means for high speed serial connections to complement the VME parallel bus. The VME Switched Serial (VXS) base standard defines physical features that enable high speed communication in a VMEbus compatible system. The VXS system consists of payload boards, switch boards and a backplane board. The new features include the addition of a high speed connector to the VME64x payload board in the P0/J0 position, alignment and keying, an entirely new Eurocard format board with many high speed connectors which may act as a switch, and the backplane/chassis infrastructure needed for support.

#### A.2.3 The VXIbus Extensions

VXIbus is an extension of the VMEbus architecture that provides more real estate on modules, shielding and isolation, analog power supplies and specifications for low-noise power generation, and cooling to achieve the best measurement performance in low-level analog and high power level applications.

VXIbus retains pins defined by the VMEbus on the P1 and P2 160-pin connectors. VXIbus includes the A and B card sizes and these modules remain VMEbus compatible, although it is more common to use VMEbus to VXIbus adapters in order to access additional features and functionality available in VXIbus. Substantial additions of VXIbus to the VMEbus specification oriented towards instrumentation can best be described as an electromechanical superset and a logical subset.

The additional VMEbus enhancements provided VXIbus the opportunity for higher throughput, increased power, and better synchronization. These are achieved primarily by adopting the following VMEbus

enhancements: ANSI/VITA 1.1-1994 (VME64), ANSI/VITA 1.1-1997 (VME64x), ANSI/VITA 1.5-2003 (2eSST), ANSI/VITA 41.0x-2006 (VXS Core), and VITA 41.6 (Control Plane on VXS).

VXIbus picks up the defined enhancements of adding the 5-row P1/P2 connectors and Two Edge Source Synchronous Transfer (2eSST) and 2eVME to drive the parallel bus to a theoretical rate of 320Mbytes/second. Throughput is also increased dramatically with the addition of VMEbus Switched Serial, or VXS. VXS introduces new features into the existing VXIbus technology base and offers distinct improvements to the architecture for new system designs. It adds high speed serial fabric technology in a fashion that does not require a revolutionary change in VXIbus system architecture. This allows the VXIbus to remain backward compatible with previous VXIbus modules. The extension of the existing bus with the P0/J0 connectors allow the usage of high-speed serial buses like Gigabit Ethernet and PCI Express for high-speed module-to-module communication in a VXIbus system. These capabilities are important for next-generation applications such as a Down Converter and Digitizer communicating directly with each other instead of through the Slot 0 controller.

Increased power, additional power supply voltages, greater signal integrity, and synchronization are achieved with the extension of the existing 3-row connectors to 5-row – where more pins are defined by VXIbus to achieve more current for existing supplies. Additional ground returns lower signal coupling/interference and achieve better impedance control. The addition of 3.3V and the other eight external auxiliary supply lines avoid using precious module real estate for power supply generation. Local bus is expanded and I<sup>2</sup>C signal lines permit control of backplane resources. Synchronization is achieved with the addition of 100MHz Clock and Sync lines that are backplane buffered and provide a low inter-module skew.

Although significantly improved bandwidth, increased power, and triggering/synchronization are essential to new high speed applications, maintaining backwards compatibility with existing VXIbus modules is of critical importance. The inner three rows ("a", "b", and "c") of P1 and P2 will not change, and the new 5-row connector will not interfere with legacy three-row connectors on legacy VXI modules, unless those modules currently make use of specialized shielding. The new P0 connector fits between P1 and P2 without interfering with the fit of pre-VXIbus 4.0 modules.

#### A.2.3.1 VXIbus MODULES

VXIbus has added two Eurocard module sizes of about 13 inch depth referred to as the C and D-sizes. These modules are 9 and 14 inches high, respectively, and are placed on 1.2 inch centers instead of the 0.8 inch centers of VMEbus. The C Eurocard is the same height as the VMEbus B-size board and may sport both the P1 and P2 connectors. The D-size module is a triple high Eurocard that may include a P3 connector in addition to P1 and P2. The 1.2 inch module width allows feasible implementation of high density instrumentation modules while allowing enough space for shielding both sides of a module and inserting an optional chassis shield. It also has the added benefit of allowing a high degree of compatibility with the shorter and narrower A and B-sizes by allowing them to be mounted on full length board carriers or adapters. These carriers/adapters may also shield the sides of standard VMEbus cards, giving them a high degree of electromagnetic compatibility with VXIbus systems.

**NOTE**: Beginning with VXIbus 4.0, D-sized modules are deprecated in the specification.

#### A.2.3.2 VXIbus SUBSYSTEMS

A VXIbus system may have up to 256 devices, including one or more VXIbus subsystems. A VXIbus subsystem consists of a central timing module referred to as Slot 0 with up to twelve additional instrument modules. Pins on all rows of P1, P2 and P3 are completely defined in a VXIbus subsystem. These thirteen modules conveniently fill a standard 19 inch cabinet when mounted vertically on 1.2 inch centers. Many VXIbus systems will consist only of a single frame with these thirteen modules. A common configuration will load the Slot 0 module with either an embedded computer or and interface module to an external computer. The VXIbus mandated timing generation and the VMEbus required system controller functions are handled by this Slot 0 module. As an embedded computer, that module has direct access to the VXIbus backplane. As an

interface module, backplane control is achieved indirectly using a MXI interface or through common I/O data communication ports such as IEEE 1394, Ethernet, IEEE 488, or RS-232. Slot 0 may also include optional instrumentation. The other slot positions are general purpose for the user to mix and match modules. A single VXIbus subsystem may have less than 12 additional slots, but it may not have more. Any combination of VXIbus subsystems may exist within a VXIbus system. For instance, one VXIbus system may consist of a frame with one Slot 0 and twelve VXIbus modules extended to another frame that has a Slot 0 adjacent to three instrument slots, and another Slot 0 with five instrument slots and four standard VMEbus slots of undefined P2

#### A.2.3.2.1 P1 and P2 Connector Definition

A VXIbus subsystem defines all P1 and P2 pins on all 5 rows of the 160-pin connectors. Pins not specifically defined by the VME64x standard are specified by VXIbus. The VXIbus P1 and P2 add the following pin definitions to P1 and P2:

- 10MHz ECL clock
- 100MHz LVDS Clock and Sync
- ECL supply voltages
- Analog supply voltages
- ECL and TTL trigger lines
- Low-skew star triggering
- Analog summing bus
- Module identification
- Daisy-chain local bus
- Additional power and ground pins for higher current and for reducing noise coupling on backplane signal lines.

The trigger lines serve primarily as resources for signaling between instruments in a VXIbus subsystem, while the local bus lines are preferred for use within a multiple module instrument set (adjacent slots). The daisy chain local bus use is left to the module manufacturer to define, and several classes of electrical signals are permitted. Allowed signals are TTL, ECL, low voltage analog and analog up to 42 volts. A keying mechanism near the faceplate indicating that module's local bus class prevents incompatible classes from accidentally being placed adjacently and potentially causing a destructive condition. Typical uses of the local bus include creating an internal analog bus or a chain of serial digital signal processors.

#### A.2.3.2.2. P3 Connector Definition

The VXIbus P3 connector adds many of the same resource types as described for P2, but is aimed at higher performance instrumentation. Included on P3 are 100 MHz clock and sync signals, additional power pins of the same supply voltages, more ECL trigger lines and twenty-four additional lines (48 pins) of daisy chain local bus. Also defined on P3 is a "star" trigger system where precision ECL trigger signals are routed through Slot 0 acting as a cross point switch. This allows very precisely matched trigger timing between modules regardless of module position.

Note that the VXIbus spec is no longer updating the P3 connector and functionality. Much of the functionality is now part of the VXIbus 4.0 specification.

#### A.2.3.2.3. P0 Connector Definition

The longevity of the VXIbus can be enhanced by maintaining backward compatibility and adopting new technology that enhances its ability to deliver higher test system throughput and flexibility. When

evolutionary changes are not able to meet growing demands of test system throughput and flexibility, the interconnect between modules can to be refreshed. This should only be done while minimizing the negative effects on the established VXIbus ecosystem of products. The addition of the P0 connector is to receive the maximum benefit from the new technology infusion while maintaining backward compatibility.

Open switched serial technologies provide many benefits over the technologies currently employed in the VXIbus parallel data plane. The intent of adding the P0 connector is to adopt a data plane interconnect using switched serial technologies that are readily available and provide many of the following benefits:

- Higher transaction bandwidth
- Higher aggregate bandwidth
- Lower link latency
- Less contention for the interconnect medium
- Increased scalability
- Less routing real estate consumed

There are many candidate technologies for a switched serial interconnect, and this standard may illustrate use of this capability with examples such as PCIe or Gigabit Ethernet. However, the VXIbus standard is only specifying the ANSI/VITA VXS 41.0 standard infrastructure for module interconnect and how that should be oriented on VXIbus modules and backplane.

The addition of the P0 connector becomes coincident with the P1 VXIbus and is not intended to be exclusive of that connector. The VXIbus standard requires all modules to be identified and managed by the Slot 0 controller and Resource Manager. However, once established within the VXIbus system, the switched serial interconnect between cooperating modules allows direct peer-to-peer communication without the requirement for bus management by the Slot 0 controller.

#### A.2.3.3 VXIbus SYSTEM ARCHITECTURE

The VXIbus device protocols define how modules are granted non-conflicting portions of the VMEbus address space. A device is typically a single module, but this is not required. Several devices may exist on a single module and a single device may consist of multiple modules. 256 devices may exist in any one VXIbus system and are referred to by logical device addresses ranging from 0 to 255. A VXIbus system configuration space is defined in the upper 16k of the 64k A16 address space. Each device is granted a total of 64 bytes in this space, which is sufficient for many of the simpler devices. Devices requiring additional address space have their address requirements readable in a defined register in the A16 address space. A "resource manager" reads this value shortly after power-on and then assigns the requested memory space by writing the module's new VMEbus address into the device's offset register. This method positions a device's additional memory space in the A24 (16 Mbyte), A32 (4 Gbyte), or A64 (18 Ebyte) address space. If present day VMEbus cards are used in a system, the resource manager must position the VXIbus devices around the space taken by the standard VMEbus cards.

#### A.2.3.4 VXIbus SPECIFICATION STRUCTURE

In structure, the VXIbus specification parallels much of the VMEbus specifications. In many cases, more detailed information can be found about VMEbus cycles and other topics like block transfer protocols. Some VXIbus specification sections have the same titles as the VMEbus chapters. Care has been taken to keep those references up-to-date. Other sections are devoted to topics not addressed by the VMEbus specification.

The VXIbus document contains more than just the rules needed for VXIbus compliance. Included are design tips and suggestions added to help the designer create compatible components. The same format of **RULES**, **RECOMMENDATIONS**. **SUGGESTIONS** and **OBSERVATIONS** as VMEbus is used.

Refer to the beginning of this document for information on permissions afforded the VXIbus Consortium in leveraging and re-using VMEbus descriptions, terminology, and illustrations.

#### A.3 DOCUMENT STRUCTURE

This document is organized in sections, with each section discussing a particular independent level of the implementation. In the event where a section parallels another standard document (such as VMEbus) subsections will have corresponding numbers. Several appendices, containing clarifications and extensions, follow the body of the specification.

#### A.4 SPECIFICATION OBJECTIVES

This document defines a set of **RULES** and **RECOMMENDATIONS** for constructing a component which will interface to the VXIbus Family. The specifications cover the complete spectrum from basic hardware issues such as card dimensions to recommendations for communications protocols. This specification has the following objectives:

- 1. To allow communication among devices in an unambiguous fashion.
- 2. To allow for physical size reduction of standard *Rack&stack* instrumentation systems.
- 3. To allow for software cost reduction in test system integration by the use of common interfaces to analogous capabilities.
- 4. To provide higher system throughput for test systems through the use of higher bandwidth channels for inter-device communication and the use of new protocols specifically designed to enhance throughput.
- 5. To provide test equipment which could be used in military IAC (Instrument on a Card) systems.
- 6. To provide the ability to implement new functionality in test systems through the use of virtual instruments.
- 7. To define how to implement Multi-module Instruments within the framework of this specification.

#### A.5 DEFINITION of TERMS

Throughout this document you will see the following headings on sentences or paragraphs. These headings identify the contents of the paragraph. Any text which appears without heading should be considered as description of the specification.

**RULE:** Rules **SHALL** be followed to ensure compatibility for cards in the system. A rule is characterized by the use of the words **SHALL** and **SHALL NOT**. These words are not used for any other purpose other than stating rules.

**RECOMMENDATION:** Recommendations consist of advice to implementers which will affect the usability of the final device. Discussions of particular hardware to enhance throughput would fall under a recommendation. These should be followed to avoid problems and to obtain optimum performance.

**SUGGESTION:** A suggestion contains advice which is helpful but not vital. The reader is encouraged to consider the advice before discarding it. Suggestions are included to help the novice designer with areas of design that can be problematic.

**PERMISSION:** Permissions are included to clarify the areas of the specification that are not specifically prohibited. Permissions reassure the reader that a certain approach is acceptable and will cause no problems. The word **MAY** is reserved for indicating permissions.

**OBSERVATION:** Observations spell out implications of rules and bring attention to things that might otherwise be overlooked. They also give the rationale behind certain rules, so that the reader understands why the rule must be followed.

**DEPRECATED:** A deprecated element or attribute is one that has been outdated by newer constructs. Deprecated elements may become obsolete in future versions of this specification. Deprecated sections or content will continue to be supported for reasons of backward compatibility.

#### **B. VXIbus IMPLEMENTATION of VMEbus SPECS**

This document describes additions to and recommendations for the VMEbus and is organized in a parallel fashion to the ANSI/VITAVME64/VME64x/2eSST/VXS specification documents <sup>[1][5][6][8]</sup> Sections B.1 - B.7 are additions to the corresponding VME64 Chapters 1-7. Section B.8 is unique to VXIbus and has no corresponding VME64 chapter. Section B.11 is an addition to Chapter 11 of VME64x. Section B.12 is an addition to the Chapter 2 of 2eSST. Section B.13 covers the addition of VMEbus Switch Serial (VXS).

Rather than creating complete redundancy in the VXIbus specification, the differences and enhancements are the focus, and the reader is encouraged to refer to the VMEbus documents which often include a lot of detail about bus and register operations in the VMEbus environment. In some cases, it is necessary to provide some level of redundancy in order to make the features and topics clear.

As indicated below in Section B.2, there are various capabilities in VMEbus that are not supported in VXIbus. VXIbus was designed for instrumentation test systems and therefore does not support many User Defined or special features that may be used by System Integrator in creating custom solutions for varied industries. VXIbus specifies all modes of operations – pin assignments, cooling, EMI, address modes, etc. It also includes a Resource Manager that identifies and configures various modules and prepares them for operating within the behavior of the VXIbus environment.

#### **B.1. INTRODUCTION**

The intent of the VXIbus Implementation of the VMEbus specifications is to produce an electro-mechanical superset and logical subset of the VMEbus specifications in order to establish compatibility for all VXIbus systems. It is expected that most boards designed to the VMEbus specification will be compatible with this implementation mechanically and electrically. However, a subset of VMEbus Protocols relating to data transfer, arbitration and interrupts has been specified and may limit the utility of some standard VMEbus products in a VXIbus system. Mechanical extensions and VXIbus Adapters allow for a superset of board sizes.

#### **B.2 DATA TRANSFER BUS**

#### **B.2.1** Address Modifiers

#### **RECOMMENDATION B.2.1:**

The following VMEbus address modifiers *should not* be used in VXIbus systems. In some cases, the functionality of these features already existed using a different implementation technique in the VXIbus. Explanations are included for clarity:

- 04<sub>16</sub>, 05<sub>16</sub>, 2C<sub>16</sub>, 32<sub>16</sub>, 35<sub>16</sub> (Lock commands).
- 10<sub>16</sub> 1F<sub>16</sub> (User Defined in VMEbus). User Defined modes not allowed in VXIbus.
- 20<sub>16</sub> with XAM codes, 21<sub>16</sub>, 22<sub>16</sub> (6U 2eSST Broadcast Transfers). XAM codes 11<sub>16</sub>, 12<sub>16</sub>, 01<sub>16</sub>, and 02<sub>16</sub> are supported with the addition 2eSST, 2eVME, and the 160-bin P1/P2 connectors.
- 21<sub>16</sub> with XAM codes, 21<sub>16</sub>, 22<sub>16</sub> (3U 2eSST Broadcast Transfers). XAM codes 11<sub>16</sub>, 12<sub>16</sub>, 01<sub>16</sub>, and 02<sub>16</sub> are supported with the addition 2eSST, 2eVME, and the 160-bin P1/P2 connectors.

- 2F<sub>16</sub> (CR/CSR). VXIbus does not support these Control and Status registers. Instead, it uses A16 registers defined for each module for initialization and configuration.
- 34<sub>16</sub>, 37<sub>16</sub> (A40 transfers).

#### **OBSERVATION B.2.1:**

The intent of the preceding restrictions is to increase interoperability between masters and slaves in VXIbus systems.

#### **OBSERVATION B.2.2:**

XAM codes are "Extended Address Modifier codes". These are defined in VME64x and in 2eSST, [6] (ANSI/VITA 1.5-2003), they are used to select 2eVME or 2eSST cycles on the backplane. VXIbus supports both 3U and 6U protocols for 2eVME and 2eSST, except for broadcast.

#### **B.2.2 DTACK\***, **BERR\***, **RESP\*** and **RETRY\*** Operation

For highest performance, VXIbus slaves should respond to register accesses as fast as possible, by sourcing/accepting data and asserting DTACK\* immediately. Sometimes a register may be busy, temporarily unable to source or accept data. In this case the slave should assert RETRY\*(6U modules) or RESP\* (3U modules) to indicate the busy condition to the bus master. If either device does not support RETRY\* or RESP\*, the slave may wait for up to 20  $\mu$ s for the register to become ready. If the register becomes ready within this time, the slave will source/accept the data and assert DTACK\*. Otherwise, it will end the cycle by asserting BERR\*.

For example, in some applications modules collect a random amount of data, ranging from zero bytes to many kilobytes. Masters reading this data from the slave have no prior knowledge as to the amount of data being retrieved. Slaves can terminate or suspend the block transfer at any time. For 6U modules that have both P1 and P2 160-pin connectors, termination is affected by asserting RETR\* and then asserting BERR\*. For 3U modules that only have the P1 160-pin connector, RESP\* is used instead of RETRY\*. Likewise, for suspension of a transfer, 6U modules use the RETRY\* and toggle DTACK\*, while 3U modules use RESP\* and toggle DTACK\*.

VXIbus slaves are not allowed to exhibit *deadlocks*, when a register is not accessible to another VXIbus master because the slave device itself is waiting to become bus master. Any such conflict is to be resolved in favor of the current bus master.

#### **RECOMMENDATION B.2.2:**

During an attempted access of one of its implemented registers, a VXIbus SLAVE should normally drive DTACK\* low within 100 ns after a data strobe goes low.

#### **OBSERVATION B.2.3:**

The intent of the preceding recommendation is to maximize overall system performance by encouraging designers to implement all low level handshaking in fast hardware.

#### **RECOMMENDATION B.2.3:**

During an attempted access of a *busy* register, a VXIbus SLAVE should drive RETRY\* or RESP\* low within 100 ns after a data strobe goes low.

#### **RULE B.2.1:**

During an attempted access of one of its implemented registers, a VXIbus SLAVE **SHALL** drive DTACK\* or BERR\* low within 20  $\mu$ s after a data strobe goes low, if the cycle has not already been terminated by the VXIbus MASTER in response to a RETRY\* or RESP\* assertion.

#### **RULE B.2.2:**

Addressed VXIbus SLAVES **SHALL** release DTACK\*, BERR\*, RESP\*, and RETRY\* high within 5 µs after the data strobe(s) goes high.

#### **RECOMMENDATION B.2.4:**

Addressed VXIbus SLAVES should release DTACK\*, BERR\*, RESP\* and RETRY\* high within 0.1 µs after the data strobe(s) goes high.

#### **RULE B.2.3:**

During an access to a *deadlocked* register, the VXIbus SLAVE **SHALL** terminate its own contention for bus mastership and allow the current VXIbus MASTER immediate access to the deadlocked register.

#### **RECOMMENDATION B.2.5:**

A SLAVE should implement the Rescinding DTACK\* described in Section 2.2.4.3.1 of the VME64 specification, ANSI/VITA 1.0-1994 (R2002).

#### **OBSERVATION B.2.4:**

Devices participating in 2eVME and 2eSST transactions are required to meet the additional timing requirements called out in Section B.11, "2eVME Protocol.", and Section B.12, "2eSST Protocol."

#### B.2.3 CR/CSRs

The VME64 specification (see Section 2.3.12) defines an address space accessing VME64 Configuration ROM / Control and Status Register (CR/CSR) resources. This CR/CSR capability has overlapping functionality with the Configuration and Communication registers defined in Section C of this specification. The VXIbus specification does not include these CR/CSRs.

#### **RULE B.2.4:**

VXIbus devices **SHALL NOT** rely on VME64 CR/CSRs for proper operation.

#### **B.2.4** Bus Timer Operation

#### **RULE B.2.5:**

The BUS TIMER **SHALL** be BTO (≥100). BTO units are in µs.

#### **OBSERVATION B.2.5:**

The BTO(100) capability minimum is to allow for chassis to chassis communication. There is a potential for each chassis to take up to 20 µs to respond to a data transfer.

#### **B.2.5** Compatibility with Pre-VXIbus 4.0 Modules

Pre-VXIbus 4.0 modules with 3-row connectors can be used in mainframes with 3-row and 5-row connectors. Modules with 5-row connector - that don't utilize pins from rows "z" and "d" - can be used in mainframes with 3-row or 5-row connectors. However, if pins are use in those two outer rows, then the module needs VXIbus 4.0 compliant mainframe with 5-row connectors.

Some vendors supply additional shielding as an option to their modules. This shielding connects the outside of the 3-row connector and interfaces with the backplane ground. Modules with the shielding will not fit into VXIbus 4.0 backplanes without modification. The shielding will have to be removed in order to fit into the 5row connector. Or, the mainframe vendor may supply some 3-row slots for backward compatibility. Refer to Appendix III for more information on backwards compatibility.

#### **B.3 DATA TRANSFER BUS ARBITRATION**

#### **RULE B.3.1:**

The BUS GRANT daisy-chain lines **SHALL** be used or passed by all single boards and board assemblies.

#### **RECOMMENDATION B.3.1:**

The arbiter should implement priority based arbitration between the 4 Bus Request/Grant levels.

#### **B.4 PRIORITY INTERRUPT**

#### **RULE B.4.1:**

The INTERRUPT ACKNOWLEDGE daisy-chain lines **SHALL** be used or passed by all single boards and board assemblies.

#### **B.5 UTILITIES**

#### **B.5.1 Power Monitor**

The POWER MONITOR is a VME64 function which asserts the SYSRESET\* line at power-on and asserts both the ACFAIL\* and SYSRESET\* lines immediately prior to power-removal. Although this is an optional VME64 capability which may reside on the system controller board, it is a required VXIbus capability closely linked to the mainframe power supply. Therefore, each mainframe is required to provide this function.

#### **RULE B.5.1:**

Every VXIbus mainframe **SHALL** provide a VME64 POWER MONITOR.

#### **RECOMMENDATION B.5.1:**

A power monitor should drive ACFAIL\* low a minimum of 8 ms before driving SYSRESET\* low and a minimum of 10 ms before +5 VDC power drops below 4.875 volts, when a power failure is detected. See Figure 5-4 of the VME64 specification.

The VME64 specification defines relationships between the SYSRESET\*, ACFAIL\* and +5 V signals. In VXIbus systems, relationships to other signals are also important.

#### **RULE B.5.2:**

At power-on, all VXIbus defined power supplies **SHALL** be within specification at least 2 milliseconds before SYSRESET\* transitions to the unasserted (High) state, under all rated load conditions.

#### **OBSERVATION B.5.1:**

The VME64 specification requires that the +5 V power supply be within specification at least 200 ms before SYSRESET\* becomes unasserted.

#### **RECOMMENDATION B.5.2:**

A module that requires specific sequencing of the power supplies should provide its own power sequencer. Such a sequencer should start its operation after it detects SYSRESET\* unasserted.

#### **OBSERVATION B.5.2:**

Module designers can not depend on the transient behaviors of VXIbus mainframes during power-up. The relative sequencing, slew rates, monotonic transitions, etc of the various power supplies are not specified.

#### **RULE B.5.3:**

At power-on, the SYSCLK and CLK10 signals **SHALL** be within specification before SYSRESET\* transitions to the unasserted (High) state.

#### **OBSERVATION B.5.3:**

The clock generation circuits are guaranteed at least 2 milliseconds for stabilization in the interval after the power supplies are within specification and before SYSRESET\* becomes unasserted.

#### **PERMISSION B.5.1:**

A Slot 0 module that requires more than 2 milliseconds for its SYSCLK and CLK10 generators to stabilize **MAY** assert SYSRESET\* during power-on sequencing until the clock signals are within specification.

#### **B.5.2 Power Pins**

See Section B.8, "EMC and System Power", for power pin specifications.

#### **B.5.3** Auto Slot ID

VME64 defines a mechanism to determine the relative slot positions of cards and assign CSR base addresses to those cards. The Auto ID Slave uses a level 2, D08 (O) Interrupter along with additional board specific hardware to obtain the CR/CSR base address. This Auto Slot ID function is incompatible with VXIbus requirements.

#### **RULE B.5.4:**

VXIbus devices **SHALL NOT** implement the VME64 Auto Slot ID function.

#### **OBSERVATION B.5.4:**

VXIbus uses MODID signals to determine the slot positions of modules (See Section B.6.2.2, "MODID Lines"). VXIbus also defines a mechanism for assigning logical addresses, based on slot positions (See Section F, "Dynamic Configuration").

#### **B.5.4** Auto System Controller

VME64 defines an automatic means for a device to detect whether it is in VMEbus Slot 1, allowing it to automatically enable its system controller functions.

#### **OBSERVATION B.5.5:**

The VME64 system controller and VXIbus Slot 0 functions usually reside in the same module/slot. However, the VXIbus specification allows the implementation of segmented backplanes, which may separate these functions.

#### **PERMISSION B.5.2:**

VXIbus devices **MAY** implement the VME64 Auto System Controller detection scheme.

#### **RECOMMENDATION B.5.3:**

VXIbus modules should not use the VME64 Auto System Controller detection to enable/disable Slot 0 functions, nor use the VXIbus MODID signals to enable/disable VME64 system controller functions.

#### **B.5.5 Slot Geographical Address Pins**

Slot geographical addressing as defined in VME64x allows modules to automatically identify into which VME64x backplane slot it is plugged. Based on that information, software can automatically configure the boards for slot specific functionality. Initialization and configuration of the CR/CSR's is an extension of the capability in VME64x. VXIbus has its own mechanism for identification and configuration of VXIbus modules, as defined in Section B.6.2.2, "MODID Lines" and Section C.4.1.1 DEVICE IDENTIFICATION.

#### **RULE B.5.5:**

VXIbus devices **SHALL NOT** use the geographical address pins defined by VME64x to determine the slot position.

#### **PERMISSION B.5.3:**

VXIbus devices **MAY** use the geographical address pins to determine a VXI-1 4.0 compatible backplane.

#### **B.6 ELECTRICAL SPECIFICATIONS**

#### **RULE B.6.1:**

All conductors on P1, P2 and P3 **SHALL** meet the requirements of Chapter 6.1 of the VME64 (VITA 1-1994) specification.

#### **RULE B.6.1.1:**

In order to meet backplane shielding requirements, the IEC 61076-4 family of 160-pin connectors **SHALL** be used for P1, P2 and P3. See Rules B.7.44-49 and Recommendation B.7.11.

#### **B.6.1** The VXIbus Subsystem P1 Connector

All the signals on the 160-pin P1 connector are defined by the VME64 and VME64x specifications. Only pins marked as "User Defined" or UD in the VMEbus standards were used to enhance existing VXIbus system components or introduce further extensions. See **TABLE B.1.1** for P1 Pin Definitions: Slots 0-12.

#### **RULE B.6.1.2:**

The fourteen RsrvBus pins, the five test and maintenance bus (MPR, MCLK, MSD, MMD, and MCTL) pins and the RESP\* pin **SHALL** be bused and terminated on VXI-1 revision 4.0 backplanes that implement a 160-pin connector for J1 in the same fashion and have the same rules as the other bused signals defined in this standard.

#### **RULE B.6.1.3:**

The RsvBus (reserved bused) pins are reserved for future use. Modules **SHALL NOT** make any connection to RsvBus pins.

#### **RECOMMENDATION B.6.1.0:**

The five test and maintenance bus signal lines (MPR, MCLK, MSD, MMD & MCTL) are reserved. VXIbus modules **SHALL NOT** make any connection to those pins.

#### **RULE B.6.1.4:**

The LI/I\* (Live Insertion/Input) and LI/O\* (Live Insertion/Output) pins **SHALL** be reserved for future definition by the VXIbus consortium.

#### **OBSERVATION B.6.1.1:**

The LI/I\*, LI/O\* and RsvU pins are not bused, but just feed through the backplane. The VPC (1) and GND (1) pins are MFBL (mate-first – break-last) pins.

#### **OBSERVATION B.6.1.2:**

The VPC (1) and GND (1) pins are MFBL (mate-first – break-last) pins.

#### **RULE B.6.1.5**

The 6 geographical address pins (GA0\*, GA1\*, GA2\*, GA3\*, GA4\* and GAP\*) **SHALL** be tied to ground or left open (floating) on the backplane connector as defined by the ANSI/VITA 1.1-1997 (VME64x) standard, Rule 3.16.

#### **RULE B.6.1.6**

VXIbus modules **SHALL NOT** use the geographical address pins to enable/disable Slot-0 functions.

#### **B.6.2** The VXIbus Subsystem P2 Connector

In the VME64 bus documentation, rows "a" and "c" are User Defined. The VXIbus subsystem bus defines these rows. Likewise, rows "z" and "d" of the 160-pin connector are also defined by the VXIbus system for instrumentation use. The center row "b" signals are defined by VME64. Alternate definitions of the outer four rows of P2 are permitted in VXIbus systems (not VXIbus subsystems) with a "Segmented Backplane" architecture where other VME64 subsystem buses, such as VSB, may exist. A VXIbus subsystem bus consists of a system resource module defined as Slot 0 with up to twelve adjacent modules in increasing slot numbers. VXIbus and VXIbus subsystem bus are used interchangeably in this section of the VXIbus specification.

Only pins marked as "User Defined" or UD in the VMEbus standards were used to enhance existing VXIbus system components or introduce further extensions. RsvVXI marked pins are reserved for future use by the VXIbus consortium.

The VXIbus P2 160-pin connector rows "a" and "c" deliver resources to modules particularly oriented toward instrumentation.

-5.2 V, -2 V,  $\pm$ 24 V and additional +5 V power.

10 MHz differential clock.

2 parallel ECL trigger lines.

8 parallel TTL trigger lines.

Module identification pin.

12 lines of manufacturer defined local bus lines that connect to adjacent modules.

50  $\Omega$  terminated analog summing bus.

The VXIbus P2 160-pin connector rows "z" and "d" provide additional resources to modules oriented toward instrumentation:

43 ground return pins (38 plus 5 MFBL). This improves the signal quality for 2eSST transfers.

10 pins for +3.3V. Reduces power consumption and helps save real estate on modules.

5 pins for +5V (2 plus 3 VPC).

1 pin each for +12V, -12V, +24V and -24V supplies

8 lines of manufacturer defined local bus lines that connect to adjacent modules.

4 pairs of Star Trigger lines, one for outputting a Star Trigger and three pairs for input for slots 1-12.

4 auxiliary power pins (+V3/-V3, +V4/-V4) which augment the VME64x-defined +V1/-V1, +V2/-V2 on the P1 connector (row z) for supplying four additional voltages to modules that connect to external power supplies through the VXIbus backplane.

The Slot 0 module serves as a system resource and has a modified P2 functionality for central handling of the module identification pins. The Slot 0 Module, while providing these common resources, may also contain other devices and instrumentation.

PIN NUMBER	ROW 'z' SIGNAL MNEMONIC	ROW 'a' SIGNAL MNEMONIC	ROW 'b' SIGNAL MNEMONIC	ROW 'c' SIGNAL MNEMONIC	ROW 'd' SIGNAL MNEMONIC
1	MPR	D00	BBSY*	D08	VPC (1)
2	GND	D01	BCLR*	D09	GND (1)
3	MCLK	D02	ACFAIL*	D10	+V1
4	GND	D03	BG0IN*	D11	+V2
5	MSD	D04	BG0OUT*	D12	RsvU
6	GND	D05	BG1IN*	D13	-V1
7	MMD	D06	BG1OUT*	D14	-V2
8	GND	D07	BG2IN*	D15	RsvU
9	MCTL	GND	BG2OUT*	GND	GAP*
10	GND	SYSCLK	BG3IN*	SYSFAIL*	GA0*
11	RESP*	GND	BG3OUT*	BERR*	GA1*
12	GND	DS1*	BR0*	SYSRESET*	+3.3V
13	RsrvBus	DS0*	BR1*	LWORD*	GA2*
14	GND	WRITE*	BR2*	AM5	+3.3V
15	RsrvBus	GND	BR3*	A23	GA3*
16	GND	DTACK*	AM0	A22	+3.3V
17	RsrvBus	GND	AM1	A21	GA4*
18	GND	AS*	AM2	A20	+3.3V
19	RsrvBus	GND	AM3	A19	RsrvBus
20	GND	IACK*	GND	A18	+3.3V
21	RsrvBus	IACKIN*	SERA	A17	RsrvBus
22	GND	IACKOUT*	SERB	A16	+3.3V
23	RsrvBus	AM4	GND	A15	RsrvBus
24	GND	A07	IRQ7*	A14	+3.3V
25	RsrvBus	A06	IRQ6*	A13	RsrvBus
26	GND	A05	IRQ5*	A12	+3.3V
27	RsrvBus	A04	IRQ4*	A11	LI/I*
28	GND	A03	IRQ3*	A10	+3.3V
29	RsrvBus	A02	IRQ2*	A09	LI/O*
30	GND	A01	IRQ1*	A08	+3.3V
31	RsrvBus	-12V	+5V STDBY	+12V	GND (1)
32	GND	+5V	+5V	+5V	VPC (1)

**TABLE B.1** for P1 Pin Definitions: Slots 0-12

PIN NUMBER	ROW 'z' SIGNAL MNEMONIC	ROW 'a' SIGNAL MNEMONIC	ROW 'b' SIGNAL MNEMONIC	ROW 'c' SIGNAL MNEMONIC	ROW 'd' SIGNAL MNEMONIC
1	+V3	ECLTRG0	+5V	CLK10+	GND(1)
2	GND	-2V	GND	CLK10-	GND(1)
3	-V3	ECLTRG1	RSV1	GND	LCLK100+
4	GND	GND	A24	-5.2V	LCLK100-
5	+V4	LBUSA00	A25	LBUSC00	GND
6	GND	LBUSA01	A26	LBUSC01	LSYNC100+
7	-V4	-5.2V	A27	GND	LSYNC100-
8	GND	LBUSA02	A28	LBUSC02	GND
9	LBUSA12	LBUSA03	A29	LBUSC03	GND
10	GND	GND	A30	GND	LBUSC12
11	LBUSA13	LBUSA04	A31	LBUSC04	LBUSC13
12	GND	LBUSA05	GND	LBUSC05	+5V
13	LBUSA14	-5.2V	+5V	-2V	LBUSC14
14	GND	LBUSA06	D16	LBUSC06	LBUSC15
15	LBUSA15	LBUSA07	D17	LBUSC07	GND
16	GND	GND	D18	GND	LBUSC16
17	LBUSA16	LBUSA08	D19	LBUSC08	LBUSC17
18	GND	LBUSA09	D20	LBUSC09	+5V
19	LBUSA17	-5.2V	D21	-5.2V	LBUSC18
20	GND	LBUSA10	D22	LBUSC10	LBUSC19
21	LBUSA18	LBUSA11	D23	LBUSC11	GND
22	GND	GND	GND	GND	GND
23	LBUSA19	TTLTRG0*	D24	TTLTRG1*	STRGOUT+
24	GND	TTLTRG2*	D25	TTLTRG3*	STRGOUT-
25	+12V	+5V	D26	GND	STRGIN0+
26	GND	TTLTRG4*	D27	TTLTRG5*	STRGIN0-
27	-12V	TTLTRG6*	D28	TTLTRG7*	STRGIN1+
28	GND	GND	D29	GND	STRGIN1-
29	+24V	RSV2	D30	RSV3	STRGIN2+
30	GND	MODID	D31	GND	STRGIN2-
31	-24V	GND	GND	+24V	GND (1)
32	GND	SUMBUS	+5V	-24V	VPC (1)

**TABLE B.1.1** for P2 Pin Definitions: Slots 1-12

PIN NUMBER	ROW 'z' SIGNAL MNEMONIC	ROW 'a' SIGNAL MNEMONIC	ROW 'b' SIGNAL MNEMONIC	ROW 'c' SIGNAL MNEMONIC	ROW 'd' SIGNAL MNEMONIC
1	+V3	ECLTRG0	+5V	CLK10+	GND (1)
2	GND	-2V	GND	CLK10-	GND (1)
3	-V3	ECLTRG1	RSV1	GND	LCLK100+
4	GND	GND	A24	-5.2V	LCLK100-
5	+V4	MODID12	A25	LBUSC00	GND
6	GND	MODID11	A26	LBUSC01	LSYNC100+
7	-V4	-5.2V	A27	GND	LSYNC100-
8	GND	MODID10	A28	LBUSC02	GND
9	SDA0	MODID09	A29	LBUSC03	STRGIN12+
10	GND	GND	A30	GND	STRGIN12-
11	SCL0	MODID08	A31	LBUSC04	STRGIN11+
12	GND	MODID07	GND	LBUSC05	STRGIN11-
13	SDA1	-5.2V	+5V	-2V	STRGIN10+
14	GND	MODID06	D16	LBUSC06	STRGIN10-
15	SCL1	MODID05	D17	LBUSC07	STRGIN09+
16	GND	GND	D18	GND	STRGIN09-
17	STRGIN04+	MODID04	D19	LBUSC08	STRGIN08+
18	GND	MODID03	D20	LBUSC09	STRGIN08-
19	STRGIN04-	-5.2V	D21	-5.2V	STRGIN07+
20	GND	MODID02	D22	LBUSC10	STRGIN07-
21	STRGIN03+	MODID01	D23	LBUSC11	STRGIN06+
22	GND	GND	GND	GND	STRGIN06-
23	STRGIN03-	TTLTRG0*	D24	TTLTRG1*	STRGIN05+
24	GND	TTLTRG2*	D25	TTLTRG3*	STRGIN05-
25	STRGIN02+	+5V	D26	GND	STRGOUT0+
26	GND	TTLTRG4*	D27	TTLTRG5*	STRGOUT0-
27	STRGIN02-	TTLTRG6*	D28	TTLTRG7*	STRGOUT1+
28	GND	GND	D29	GND	STRGOUT1-
29	STRGIN01+	RSV2	D30	RSV3	STRGOUT2+
30	GND	MODID00	D31	GND	STRGOUT2-
31	STRGIN01-	GND	GND	+24V	GND (1)
32	GND	SUMBUS	+5V	-24V	VPC (1)

**TABLE B.2** for P2 Pin Definitions: Slots 0




Figure B.1. CLK10, LCLK100, LSYNC, MODID and LBUS backplane signal routing

## B.6.2.1 CLK10

CLK10 is a 10 MHz system clock. It is sourced from Slot 0 and distributed to Slots 1-12 on P2. The Slot 0 output is differential ECL. It is buffered on the backplane and distributed to each module slot as a single source, single destination differential ECL signal. The CLK10 is individually buffered on the backplane for each slot position to provide a high level of inter-module isolation and relax the loading rules for modules. See Figure B.1.

#### **RULE B.6.2:**

The CLK10 frequency sourced from Slot 0 **SHALL** be 10 MHz. Its accuracy **SHALL** be equal to or better than  $\pm 100$  ppm (0.01%), over its specified operating temperature and time.

## **RECOMMENDATION B.6.1:**

A Slot 0 module should allow CLK10 to be derived from an external frequency source.

#### **OBSERVATION B.6.2:**

An external frequency source would permit the use of an accurate frequency reference, such as a Rubidium Standard and would facilitate synchronization of multiple VXIbus mainframes.

#### **RULE B.6.3:**

CLK10 duty cycle **SHALL** be 50%  $\pm$ 5% when measured at the 50% transition level.

## **RULE B.6.4:**

**IF** CLK10 is switched between different clock sources,

**THEN** the minimum pulse width, high or low, **SHALL NOT** be less than 30 ns or more than 10  $\mu$ s during switching. The minimum time between two successive transitions of the same polarity **SHALL NOT** be less than 80 ns.

# **RULE B.6.5:**

Each slot's CLK10 **SHALL** be differentially driven by a unique backplane buffer output.

# **RULE B.6.6:**

CLK10 **SHALL** be differentially driven onto the CLK10+ and CLK10- pins by the module in Slot 0.

#### **RULE B.6.7:**

The backplane CLK10 distribution traces **SHALL** be designed for 50  $\Omega$ .

#### **RULE B.6.8:**

**IF** a module accesses the CLK10 signals,

**THEN** it **SHALL** provide 50  $\Omega$  termination on CLK10+ and CLK10-, with no more than two (2) equivalent ECL loads.

#### **RULE B.6.9:**

The absolute delay of CLK10 from Slot 0 to any module **SHALL NOT** exceed 8 ns.

# **OBSERVATION B.6.3:**

Either single ended input buffers or differential input buffers can be used to buffer and fan out CLK10 on the backplane. Typical components are the 10H101 and 10H116 buffers. Single ended input buffers may be connected to either of the CLK10+ or CLK10- signals sourced by the module in Slot 0.

## B.6.2.1.1 LCLK100

LCLK100 is a 100 MHz system clock. It is sourced from Slot 0 and distributed to Slots 1-12 on P2. The Slot 0 output is a low voltage differential signal (LVDS) in compliance with the TIA/EIA-644-A standard. It is individually buffered on the backplane and distributed to each module slot via a point-to-point topology (See Figure B.1.1).

## **RULE B.6.9.1**

The LCLK100 signal sourced from Slot 0 **SHALL** be a 100 MHz LVDS signal as specified in TIA/EIA-644-A. Its frequency accuracy **SHALL** be equal or better than  $\pm 25$  ppm over its specified operating temperature and time.

#### PERMISSION B.5.3.1:


The Slot 0 module **MAY** generate LCLK100 internally or it **MAY** derive LCLK100 from an external source.

## **RULE B.6.9.2:**

LCLK100 duty cycle **SHALL** be between 45% and 55%.

#### **RULE B.6.9.3:**

LCLK100 **SHALL** be synchronous to CLK10. The delay from the rising edge of LCLK100 to either edge of CLK10 **SHALL** meet the timing requirements shown in Figure X.N



Parameter	Min	Max	Description
T1	-1 ns	6.5 ns	Delay between rising edge of LCLK100 and rising and falling edge of CLK10

Figure B.1.1 Relationship between CLK10 and LCLK100

#### **RULE B.6.9.4:**

Each slot's LCLK100 **SHALL** be driven by an independent differential LVDS driver.

#### **RULE B.6.9.5**:

The LCLK100 backplane distribution network **SHALL NOT** insert more than 1 ns timing skew between LCLK100 signals at any two slots.

## **RULE B.6.9.6:**

The LCLK100 and LSYNC100 backplane distribution network **SHALL NOT** insert more than 1 ns timing skew between LCLK100 and LSYNC100 at any slot.

#### **RECOMMENDATION B.6.1.2:**

To minimize the skew, it is recommended to use a single, 1-to-12 clock distribution buffer on the backplane, such as the Micrel SY89113U.

#### **RULE B.6.9.7:**

The backplane **SHALL** transmit the LCLK100 signal to each slot with a transmission line pair having a differential impedance of  $100 \Omega \pm 10 \Omega$ .

## **RULE B.6.9.8:**

The backplane **SHALL** provide 100  $\Omega$  differential termination on LCLK100+ and LCLK100- signal pair sourced from Slot 0.

#### **RULE B.6.9.9:**

**IF** a module accesses the LCLK100 signal,

**THEN** it **SHALL** provide 100  $\Omega$  differential termination on LCLK100+ and LCLK100- signal pair with no more than one LVDS receiver (point-to-point topology).

#### **RULE B.6.9.10:**

**IF** a module accesses the LCLK100 signal,

**THEN** the on-module LCLK100 transmission line pair **SHALL** have a differential impedance of  $100~\Omega \pm 10~\Omega$ 

# B.6.2.1.2 LSYNC100

The synchronization signal LSYNC100 is used to synchronize multiple devices with respect to a given rising edge of LCLK100. This provides very tight time coordination between modules. The LSYNC100 signal is distributed from Slot 0 to Slots 1-12 on P2 via a point-to-point topology (See Figure B.1). The relationship of LSYNC100 to CLK10 and LCLK100 allows a VXIbus module to create a local clock that is in phase with the CLK10/LCLK100 and can be used to synchronize data acquisition, time stamping or trigger generation between multiple modules and multiple mainframes.

A Slot 0 module implementing the LSYNC100 provides an arbiter to synchronize internal and/or external events to LCLK100 and meets the setup and hold times for the LSYNC100 signal. This guarantees that all affected modules will be able to synchronize their internal clocks on the same LCLK100 clock edge. LSYNC100 is a nominally 10 ns pulse and may be initiated by any type of external or internal event, such as a trigger signal or a software register write.

#### **RULE B.6.9.11:**


The LSYNC100 signal sourced from Slot 0 **SHALL** be a LVDS signal as specified in TIA/EIA-644-A (B.6.6 LVDS Operation). The LSYNC pulse width **SHALL** be nominally equal to one period of the LCLK100 signal.

#### **RULE B.6.9.12:**

Slot 0 modules **SHALL** provide minimum of 3 ns of setup time from edge of LSYNC100 to the rising edge of LCLK100.

## **RULE B.6.9.13:**

Slot 0 modules **SHALL** provide minimum of 1 ns of hold time from rising edge of LCLK100 to the edge of LSYNC100.



Parameter	Min	Max	Description		
T1	10 ns		LSYNC100 pulse width (nominal)		
T2	3 ns		Minimum LSYNC100 setup time before LCLK100 rising edge		
T3	1 ns		Minimum LSYNC100 hold time after LCLK100 rising edge		

Figure B.1.2 LSYNC100 Timing

## **RECOMMENDATION B.6.1.3:**

Slot 0 modules which provide LSYNC100 support should be designed such that the LSYNC100 recycle rate is 50 ns.

#### **RULE B.6.9.14:**

Each module slot LSYNC100 **SHALL** be driven by a unique backplane LVDS buffer output.

# **RULE B.6.9.15**:

The LSYNC100 backplane distribution network **SHALL NOT** insert more than 1.0 ns timing skew between LSYNC100 signals at any two slots.

## **OBSERVATION B.6.9.16**

LSYNC100 skew matching relative to LCLK100 is called out under LCLK100 matching rules.

## **RULE B.6.9.17:**

The backplane **SHALL** transmit the LSYNC100 signal to each slot with a transmission line pair having a differential impedance of  $100 \Omega \pm 10 \Omega$ .

# **RULE B.6.9.18**:

The backplane **SHALL** provide 100  $\Omega$  differential termination on LSYNC100+ and LSYNC100- signal pair sourced from Slot 0.

## **RULE B.6.9.19**:

**IF** a module accesses the LSYNC100 signal,

**THEN** it **SHALL** provide 100  $\Omega$  differential termination on LSYNC100+ and LSYNC100- signal pair with no more than one LVDS receiver (point-to-point topology).

## **RULE 6.9.20**:

**IF** a module accesses the LSYNC100 signal,

**THEN** the on-module LSYNC100 transmission line pair **SHALL** have a differential impedance of  $100~\Omega \pm 10~\Omega$ .

## **B.6.2.2 MODID LINES**

The MODID lines allow a logical device to be identified with a particular physical location or slot. These lines are sourced from the VXIbus Slot 0 module to the Slot 1 and higher modules. There is one line to each module, located on P2 pin A30. A total of twelve MODID lines will connect between Slot 0 and the other modules in a maximally configured VXIbus subsystem. In addition to these twelve lines, Slot 0 has its own MODID line (MODID00). The purpose of the MODID lines is to:

- 1. Detect the presence of a module in a slot, even if that module has failed.
- 2. Identify the geographical location (slot number) of a particular device.
- 3. Indicate by lamp or other means the actual physical location of the module.

Slot 0 detects the presence of a module by the module pulling down its MODID line with a fixed resistor to ground. This allows any module, even if failed and un-powered, to be detected.

The slot number of a device is identified by the Slot 0 module asserting a particular MODID line and polling the MODID bit in each module's A16 configuration space to detect the selected device.

A visual indicator, such as a lamp, may be placed adjacent to a slot (or even on the module) to illuminate when that particular MODID line is driven true. This may be used to quickly identify the location of any module, including failed modules. Refer to Figure B.1 for rules for loading and driving the MODID lines.

#### **RULE B.6.10**:

Each Slot 0 MODIDxx receiver **SHALL** comply with the VME64 loading rules for High Current 3 State lines (VME64 specification, Rule 6.14).

#### **RULE B.6.11**

Each Slot 0 MODIDxx driver **SHALL** comply with the VME64 driving rules for Standard 3 State lines (VME64 specification, Rule 6.15).




Figure B.2. Module ID lines

# **RULE B.6.12:**

Each Slot 0 device **SHALL** provide a 16.9 k $\Omega$  pull up resistor from each MODID line to +5 volts.

# **RULE B.6.13**:

**IF** a non-Slot 0 module accesses the MODID pin,

**THEN** it **SHALL** provide an 825  $\Omega$  pull down to ground in parallel with no more than 100  $\mu$ A of leakage current on its MODID line.

# **OBSERVATION B.6.4:**

16.9 k $\Omega$  and 825  $\Omega$  are standard 1% metal film resistor values.

#### **RULE B.6.14:**

A VXIbus subsystem backplane **SHALL** provide an 825  $\Omega$  pull down to ground on the MODID00 line.

#### **RULE B.6.15**:

The backplane **SHALL NOT** sink or source more than 100  $\mu$ A of leakage current to any MODID line.

# **PERMISSION B.6.1:**

A VXIbus subsystem Slot 0 module **MAY** drive its MODID line true to illuminate its own module location lamp.

#### **OBSERVATION B.6.5:**

The proper placement of a Slot 0 module in a Slot 0 position may be verified by a read of its MODID00 state when all Slot 0 MODID drivers are disabled. A low state indicates that the module is in a Slot 0 position. A high state indicates that it is in another position.

# **B.6.2.3 TTLTRG0-7\* (TTL TRIGGER LINES)**

The TTLTRG\* lines are open collector TTL lines used for intermodule communication. Any module, including Slot 0, may drive these lines and receive information on these lines. They are general purpose lines that may be used for trigger, handshake, clock or logic state transmission. They are in a non-asserted (high) state until allocated by the user under program control. Some standard allocation procedures are defined. Standard protocols, synchronous (SYNC), asynchronous (ASYNC) and start/stop (STST) are defined. To compensate for the larger rise time caused by the passive pullup termination, these protocols specify separate timing requirements for trigger sources and trigger acceptors. When used for logic state transmission, setup and hold times with respect to a clock edge are defined. Other protocols may be defined by a manufacturer.

#### **OBSERVATION B.6.6:**

The VME64 specification recommends a  $100~\Omega$  system impedance for open collector lines. Although the TTLTRG\* lines will be terminated and meet the drive and load requirements for VME64, the characteristic impedance of the traces on the backplane may be closer to  $50~\Omega$ . This allows ECL traces to share the same backplane layer and may keep backplanes at manufacturability with the number of planes and thickness for component insertion. This should not significantly affect performance of the TTLTRG\* lines.

#### RULE B.6.16:

The backplane **SHALL** terminate all TTLTRG\* lines as specified by the VME64 specification, Figure 6-2, Standard Bus Termination.

#### **RULE B.6.17:**

A module's interface to any TTLTRG\* signal line **SHALL** conform to the driving and loading rules for open collector lines (VME64 specification, Section 6.4.2.5).

# **RULE B.6.18:**

All TTLTRG\* line drivers **SHALL** be unasserted within one (1) second after SYSRESET\* becomes unasserted.

## **RULE B.6.19**:

A module **SHALL** allocate any TTLTRG\* lines to specific functions in groups of 1, 2 or 4.

#### **RULE B.6.20:**

**IF** a module uses single line TTLTRG\* groups,

**THEN** that module **SHALL** be user-programmable to connect to any TTLTRG\* line.

# **RULE B.6.21:**

**IF** a module uses two line TTLTRG\* groups,

**THEN** that module **SHALL** be user programmable to connect all defined TTLTRG\* group pairs. The defined TTLTRG\* group pairs are lines 0 and 1, lines 2 and 3, lines 4 and 5 and lines 6 and 7.

#### **RULE B.6.22:**

**IF** a module uses four line TTLTRG\* groups,

**THEN** that module **SHALL** be user-programmable to connect to all defined TTLTRG\* four line groups. The defined TTLTRG\* four line group are lines 0, 1, 2 and 3; and lines 4, 5, 6 and 7.


## **B.6.2.3.1 Standard TTLTRG\* Protocols**

# **B.6.2.3.1.1 TTLTRG\* SYNCHRONOUS (SYNC) TRIGGER PROTOCOL**

The TTLTRG\* SYNC trigger protocol is a single line broadcast trigger that does not require an acknowledge from any acceptors.

# **RULE B.6.23:**

A TTLTRG\* SYNC trigger source **SHALL** assert the trigger for a minimum time of T1 and **SHALL NOT** reassert the trigger for a minimum time of T2 as shown in Figure B.3.



Parameter Label	Min	Max	Description
T1	30 ns		Minimum source assertion time
T2	50 ns		Minimum source non-assertion time

Figure B.3. TTLTRG\* Synchronous (SYNC) Trigger Protocol

# **RULE B.6.24**:

A TTLTRG\* SYNC trigger acceptor **SHALL** accept any trigger asserted for  $\geq 10$  ns, following a  $\geq 10$  ns non-assertion.

# B.6.2.3.1.2 TTLTRG\* ASYNCHRONOUS (ASYNC)TRIGGER PROTOCOL

The TTLTRG\* ASYNC trigger protocol is a two line single source, single acceptor protocol. The source initiates an operation by asserting the lower numbered line of the allocated TTLTRG\* line pair, while the acceptor acknowledges by asserting the higher numbered line of the TTLTRG\* line pair. This is a useful trigger mode for handshaking between VXIbus modules and external instruments or between VXIbus mainframes.

## **RULE B.6.25**:


A module implementing the TTLTRG\* ASYNC trigger protocol **SHALL** source only on the lower numbered line of a TTLTRG\* line pair.

## **RULE B.6.26:**

A module implementing the TTLTRG\* ASYNC trigger protocol **SHALL** acknowledge only on the higher numbered line of a TTLTRG\* line pair.

## **RULE B.6.27:**

**IF** a module implements the TTLTRG\* ASYNC trigger protocol **THEN** it **SHALL** meet the timing requirements shown in Figure B.4.



Parameter Label	Min	Max	Description	
T1	30 ns		Minimum Source assertion time	
T2	0 ns		Minimum Acceptor response time	
T3	30 ns		Minimum Acceptor assertion time	
T4	50 ns		Minimum Source non-assertion time	
T5	0 ns		Minimum Acceptor Acknowledge to source re-assertion time	

Figure B.4. TTLTRG\* Asynchronous (ASYNC) Trigger Protocol

# **RULE B.6.28:**

A TTLTRG\* ASYNC trigger source or acceptor **SHALL** accept any trigger asserted for  $\geq 10$  ns following a  $\geq 10$  ns unassertion.

# **B.6.2.3.1.3 TTLTRG\* CLOCK TRANSMISSION**

A TTLTRG\* line may be used for a clock signal transmission.

# **RULE B.6.29:**

**IF** A TTLTRG\* line is used for clock transmission,

**THEN** it **SHALL** meet the timing requirements described for the TTLTRG\* SYNC trigger protocol.

REVISION: 4.0

#### **OBSERVATION B.6.7:**

In a fully loaded VXIbus subsystem, the TTLTRG\* rise time will approach 40 nanoseconds. For this reason, the falling edge is used for triggering.


#### **B.6.2.3.1.4 TTLTRG\* DATA TRANSMISSION**

The TTLTRG\* lines can also be used for data transmission, where one of the TTLTRG\* lines is used as a clock. Data may be synchronized to either the rising or falling edge of the clock or both.

## **RULE B.6.30:**

**IF** a source uses TTLTRG\* lines for data transmission on a falling clock edge,

**THEN** the source **SHALL** meet the timing requirements shown in Figure B.5.



Parameter LabelMinMaxDescriptionT140 nsData setup timeT210 nsData hold time

Figure B.5. TTLTRG\* Data Transmission on falling clock edge

#### **RULE B.6.31:**

**IF** a source uses TTLTRG\* lines for data transmission on a rising clock edge, **THEN** the source **SHALL** meet the timing requirements shown in Figure B.6.

# **RULE B.6.32:**

A TTLTRG\* data acceptor **SHALL** accept any data having data setup and hold times of ≥7 ns each.




Figure B.6. TTLTRG\* Data Transmission on rising clock edge

## **B.6.2.3.1.5 START/STOP (STST) PROTOCOL**

The Start/Stop protocol (STST) provides a method for starting and stopping module clusters synchronously. One TTLTRG\* line is driven from the Slot 0 module and its state signifies START or STOP operation. All participating modules respond to this line synchronously at the next CLK10 rising edge. Slot 0 has the responsibility to synchronize the START/STOP signal with CLK10 so that setup and hold times are guaranteed for all acceptors. This may require an arbiter in Slot 0 to synchronize external events.

# **RULE B.6.33:**

**IF** a module implements STST protocol,

**THEN** the START/STOP line **SHALL** be user-programmable to connect to any TTLTRG\* line.

# **RULE B.6.34:**

**IF** a Slot 0 module implements the STST protocol,


**THEN** it **SHALL** meet the timing requirements shown in Figure B.7.

#### **RULE B.6.35:**

A TTLTRG\* STST acceptor **SHALL** accept any STST command having data setup and hold times of  $\geq 7$  ns each.

# **RULE B.6.36:**

When implementing the STST protocol, START **SHALL** be represented by a low (asserted) state on the START/STOP TTLTRG\* line and STOP **SHALL** be represented by a high (unasserted) state on the START/STOP TTLTRG\* line.



**Figure B.7.** TTLTRG\* START/STOP timing

#### B.6.2.3.1.6 EXTERNAL TRIGGER BUFFERING

## **OBSERVATION B.6.8:**

The TTLTRG\* loading and driving rules require that these lines be buffered when extended outside a mainframe.

# **RECOMMENDATION B.6.2:**


When extending a trigger operation external to a VXIbus chassis, the buffer module should source and accept signals as described in the Standard External Trigger Buffer below.

# **B.6.2.3.1.6.1** Standard External Trigger Buffer

To maximize the compatibility between multiple VXIbus mainframes or a VXIbus mainframe and external instruments, a standard buffering scheme for TTLTRG\* lines is recommended. A source has an output series impedance of 50  $\Omega$ . Its open circuit low level output is  $\leq$ 0.4 V and its open circuit high level output is  $\geq$ 4.2 V. 50 Ω cable is recommended for connection from the source module to other VXIbus mainframes or instruments. For highest performance, terminate the cable with 50  $\Omega$  at the furthest point from the source. The acceptor's threshold level is centered at 1.5 V with a loading impedance of  $\geq 5 \text{ k}\Omega$ . The TTLTRG\* sense remains non-inverted (Asserted state is low). See Figure B.8.

#### **OBSERVATION B.6.9:**

The Standard External Trigger Buffer requires only simple buffering to implement the SYNC and ASYNC trigger protocols.



**Figure B.8.** External Trigger Buffering

# **B.6.2.4 ECLTRG0-1 (ECL TRIGGER LINES)**

The ECLTRG lines are intended to be an intermodule timing resource. These two lines are bussed the length of the VXIbus subsystem backplane. Any module, including the Slot 0 module, may drive these lines and receive information from these lines. These lines are single-ended ECL and have a system impedance of 50  $\Omega$ . The asserted state is defined as logical high. Figure B.9 shows a typical ECL interface.

# **RULE B.6.37:**

Each ECLTRG line **SHALL** be terminated with 50  $\Omega$  to -2 V at each end of the backplane. This requires that any driver be able to drive 25  $\Omega$ .

## **RULE B.6.38:**

The maximum ECLTRG trace length from the P2 DIN connector pad on any module **SHALL NOT** exceed 1.0 inch.

# **RECOMMENDATION B.6.3:**

The transmission line impedance connecting the P2 DIN connector to the ECLTRG receiver/driver circuitry should be  $50 \Omega$ .

## **RECOMMENDATION B.6.4:**

A module that senses the ECLTRG lines should have a 150  $\Omega$  resistor in series with the transmission line connecting the ECL trigger lines on the P2 DIN connector to the line receiver.

#### **RULE B.6.39:**

Each module **SHALL NOT** have more than one equivalent driver/receiver load on any ECLTRG line.

#### **RULE B.6.40:**

**IF** a module drives the ECLTRG bus,

**THEN** it **SHALL** use ECL drivers which provide a LOW output level which is less (more negative) than the -2 V termination supply, e.g. 10H123.

# **OBSERVATION B.6.10:**

Using drivers which produce a high impedance LOW level for ECLTRG lines eliminates the glitching which occurs when ECL devices are WIRE-OR'ed.

#### **RULE B.6.41:**

**IF** a module connects to an ECLTRG line

**THEN** it **SHALL** unassert that within one (1) second after SYSRESET\* becomes unasserted.

#### **RULE B.6.42:**

ECLTRG lines **SHALL** be allocated in groups of 1 or 2 and meet the same allocation rules as defined for the TTLTRG\* lines.




Figure B.9. Typical ECLTRG Interface

# **B.6.2.4.1 Standard ECLTRG Protocols**

The ECLTRG lines have a set of defined protocols corresponding to the TTLTRG\* protocols. These protocols are defined in the following sections.

## B.6.2.4.1.1 ECLTRG SYNCHRONOUS (SYNC) TRIGGER PROTOCOL.


The ECLTRG SYNC trigger protocol is a single line broadcast trigger that does not require an acknowledge from any acceptors.

#### **RULE B.6.43:**

An ECLTRG SYNC trigger source **SHALL** assert the trigger for a minimum time of T1 and **SHALL NOT** reassert the trigger for a minimum time of T2 as shown in Figure B.10.

#### **RULE B.6.44:**

An ECLTRG SYNC trigger acceptor **SHALL** accept any trigger asserted for  $\geq 6$  ns following a  $\geq 6$  ns non-assertion.



Parameter Label	Min	Max	Description
T1 T2	8 ns 8 ns		Minimum source assertion time Minimum source non-assertion time

Figure B.10. ECLTRG Synchronous (SYNC) Trigger Protocol

# **B.6.2.4.1.2 ECLTRG ASYNCHRONOUS (ASYNC) TRIGGER PROTOCOL**

The ECLTRG ASYNC trigger protocol is a two line single source, single acceptor protocol. The source initiates an operation by asserting the lower numbered line of the allocated ECLTRG line pair, while the acceptor acknowledges by asserting the higher numbered line of the ECLTRG line pair. This is a useful trigger mode for handshaking between VXIbus modules and external instruments.

## **RULE B.6.45**:

A module implementing the ECLTRG ASYNC trigger protocol **SHALL** source only on the lower numbered line of an ECLTRG line pair.

## **RULE B.6.46:**

A module implementing the ECLTRG ASYNC trigger protocol **SHALL** acknowledge only on the higher numbered line of an ECLTRG line pair.

## **RULE B.6.47:**

**IF** a module implements the ECLTRG ASYNC trigger protocol **THEN** it **SHALL** meet the timing requirements shown in Figure B.11.

## **RULE B.6.48:**

An ECLTRG ASYNC trigger source or acceptor **SHALL** accept any trigger asserted for  $\geq 6$  ns following a  $\geq 6$  ns non-assertion.


## **B.6.2.4.1.3 ECLTRG CLOCK TRANSMISSION**

An ECLTRG line may be used for a clock signal transmission.

# **RULE B.6.49:**

IF An ECLTRG line is used for clock transmission,

**THEN** it **SHALL** meet the timing requirements described for the ECLTRG SYNC trigger protocol.



Parameter Label	Min	Max	Description
T1	8 ns		Minimum Source assertion time
T2	0 ns		Minimum Acceptor response time
T3	8 ns		Minimum Acceptor assertion time
T4	8 ns		Minimum Source non-assertion time
T5	0 ns		Minimum Acceptor Acknowledge to source re-assertion time

Figure B.11. ECLTRG Asynchronous (ASYNC) Trigger Protocol

# **B.6.2.4.1.4 ECLTRG DATA TRANSMISSION**


The ECLTRG lines can also be used for data transmission, where one of the ECLTRG lines is used as a clock. Data may be synchronized to either the rising or falling edge of the clock or both.

a source uses ECLTRG lines for data transmission,

**THEN** the source **SHALL** meet the timing requirements shown in Figure B.12.

## **RULE B.6.51:**

An ECLTRG data acceptor **SHALL** accept any data with a setup time of  $\geq 6$  ns and a hold time of  $\geq 2$  ns.



Parameter Labels	Min	Max	Description	
T1	8 ns		Data setup time	
T2	4 ns		Data hold time	

Figure B.12. ECLTRG Data Transmission

# **B.6.2.4.1.5 EXTENDED START/STOP (ESTST) PROTOCOL**

Extended START/STOP (ESTST) protocol is the natural extension of the START/STOP (STST) protocol to D-size modules. Because the modules may contain P3 and utilize CLK100 as their instrument clock, three additional signals have been added to the STST protocol (CLK100, SYNC100 and an ECLTRG line). The ECLTRG line determines whether an ESTST operation is initiated, while the same TTLTRG line used to transmit the START/STOP value for STST devices also determines the START or STOP operation for ESTST devices.

In the ESTST protocol, a Slot 0 SYNC100 driver (See Sec. B.6.3.2, "SYNC100") selects a particular CLK100 clock edge to initiate the START or STOP command. An ECLTRG line indicates whether the SYNC100 pulse is related to the ESTST protocol. This line is known as the ESTST qualifier line. Since the CLK10 and CLK100 signals are synchronized, the Slot 0 module can always qualify a CLK100 edge having a fixed phase relationship to CLK10. This fixed phase relationship, over a series of ESTST operations, guarantees fixed and repeatable delays between modules paced by CLK10 (STST) and those paced by CLK100 (ESTST). The TTLTRG\* line used to indicate START/STOP for the STST protocol also determines START or STOP for the ESTST protocol.

# **RULE B.6.52**:

**IF** a module implements the ESTST protocol,

**THEN** the module **SHALL** be user programmable to select any ECLTRG line as the ESTST qualifier line.

#### **RULE B.6.53:**

**REVISION: 4.0** 

ESTST qualifier true **SHALL** be represented by a high state of the selected ECLTRG ESTST qualifier line and ESTST qualifier false **SHALL** be represented by a low state.

#### **RULE B.6.54:**

A Slot 0 module implementing the ESTST protocol **SHALL** meet the timing requirements of Figure B.13.

A Slot 0 module implementing the ESTST protocol SHALL meet the timing requirements for the STST protocol.

# **RULE B.6.56:**

An ESTST acceptor **SHALL** accept a SYNC100 setup value for ≥2 ns and held for ≥0.5 ns, an ESTST qualifier value setup for  $\ge 4$  ns and held for  $\ge 2$  ns and a STST value setup  $\ge 7$  ns and held for  $\ge 7$  ns with respect to the CLK100 edge.

## **B.6.2.4.1.6 EXTERNAL TRIGGER BUFFERING**

# **RECOMMENDATION B.6.5:**

Since the ECLTRG asserted sense is opposite the TTLTRG\* asserted sense, the ECLTRG signal should be inverted by the Standard External Trigger Buffer. This allows compatibility of external ECLTRG and TLTRG\* signals.

# **OBSERVATION B.6.11:**

By meeting the loading and driving rules for ECLTRG lines, a module is prohibited from extending these lines external to the chassis without buffering these lines. See Section B.6.2.3.1.6.1, "Standard External Trigger Buffer."

#### **B.6.2.5 SUMBUS**

The SUMBUS is an analog summing node that is bussed the length of the VXIbus subsystem backplane. It is intended that any module be able to drive or receive from this line. Each module can drive this line using an analog current source driver. Each module may receive information from this bus through a high impedance receiver, such as a high impedance analog buffer amplifier.

# **RULE B.6.57:**

The SUMBUS **SHALL** be terminated to signal ground through  $50 \pm 1 \Omega$  at each end of the backplane.

# **RULE B.6.58:**

A receiver on the SUMBUS **SHALL** have an equivalent input impedance of  $\geq 10 \text{ k}\Omega$  in parallel with  $\leq 3 \text{ pF}$ .

# **RULE B.6.59**:

A SUMBUS output current source **SHALL** have an equivalent output impedance of >10 k $\Omega$  in parallel with ≤4 pF.


# **RULE B.6.60:**

A SUMBUS output current source **SHALL** have  $\pm 0.8$  V minimum compliance.

# **RULE B.6.61:**

A SUMBUS output current source **SHALL NOT** source more than 40 mA.

The backplane **SHALL** supply a SUMBUS protection network that clamps the SUMBUS voltage within the range  $\pm 3.0$  V for all SUMBUS input currents in the range of  $\pm 520$  mA.



Parameter Label	Min	Max	Description	
T1	4.0 ns	7.5 ns	SYNC100 setup time	
T2	3.5 ns	6.0 ns	SYNC100 hold time	
T3	13.0 ns		ESSTST Qualifier setup time	
T4	11.0 ns		ESTST Qualifier hold time	
T5	50.0 ns		START/STOP setup time	
T6	15.0 ns		START/STOP hold time	

Figure B.13. CLK100, SYNC100 and ECLTRG START/STOP Timing

# **RULE B.6.63:**

The SUMBUS protection network **SHALL NOT** source or sink more than  $\pm 1.0~\mu A$  nor load with greater than 30 pF for SUMBUS voltages in the range  $\pm 1.0$  V.

# **OBSERVATION B.6.12:**

Low leakage diodes may be required to meet the SUMBUS leakage requirement.

# **SUGGESTION B.6.1:**

Because all modules may drive the SUMBUS at the same time, a module designer should consider the total dynamic range of a SUMBUS output current source and be able to adjust the maximum output current accordingly. This will keep the signal within the compliance region.

#### **RULE B.6.64:**

SUMBUS output current sources and receivers **SHALL NOT** be located more than 1.0 inch from the P2 DIN SUMBUS pad.

# **RULE B.6.65**:

When a module's SUMBUS module output current source is disabled, the module SHALL NOT source more than  $\pm 1.0 \mu A$  into the SUMBUS.

## **B.6.2.6 LOCAL BUS**

The Local Bus is a daisy chained bus consisting of 20 lines. It is defined by adjacently installed modules. The backplane connects from the LBUSC pins of Slot N to the LBUSA pins of Slot N+1. See Figure B.1. No Local Bus lines are extended beyond Slot 12. Several classes of signal levels are allowed and may be transmitted via this bus. To ensure that modules which produce incompatible levels are not installed in adjacent slots, a keying mechanism has been provided. The Local Bus key provides support for TTL, ECL and analog communication. Each module indicates with the mechanical key on the faceplate which classes of signals it may source or accept nondestructively on each side of its Local Bus. The particular key position for each of the signal classes, as well as sensor-only devices, are specified in the Mechanical Specifications (Section B.7). Sensor-only devices are modules that can non-destructively accept signals of a number of classes, but do not source any signals of their own. Lockout keys are provided to serve as an impediment to local bus incompatibilities between modules. Refer to Figure B.28.

NUMBER	CLASS	-LIMIT	+LIMIT	DRIVE LIMIT
1	TTL	-0.5 V	+5.5 V	200 mA
2	ECL	-5.46 V	0.0 V	50 mA
3	ANALOG LOW	-5.5 V	+5.5 V	50 Ω Drive
4	ANALOG MED	-16.0 V	+16.0 V	500 mA
5	ANALOG HIGH	-42.0 V	+42.0 V	500 mA
6	RESERVED			

**TABLE B.3.** Logical Classes of LBUS Signals

#### **RULE B.6.66:**

Modules **SHALL NOT** drive more than ±42 V onto any LBUS line.

#### **RULE B.6.67:**

Modules **SHALL NOT** drive more than 500 mA DC current into any LBUS line.

# **RULE B.6.68:**

The backplane resistance between any LBUS line and any adjacent pin **SHALL** be greater than  $10.0 \text{ M}\Omega$ 

# **RULE B.6.69**:

The di/dt on any LBUS line **SHALL NOT** exceed  $\pm 100$  mA/ns.

## **RECOMMENDATION B.6.6:**

Multi-Module instrument systems which utilize the Local Bus for intra-system communications should be built with anchor and expander protocol. An anchor module has no connections on LBUSA lines. It may drive or receive LBUSC lines. An expander module may drive or receive LBUSA or LBUSC lines. Expanders should be placed in adjacent slots (of higher number) to the anchor. This protocol always guarantees compatibility between adjacent module groups without empty slots.

## **RULE B.6.70:**

Any module that accesses the LBUS lines **SHALL** indicate its class on its local bus keys.

## **RULE B.6.71:**

A module **SHALL NOT** exceed the voltage specified for its class under any loading conditions.

## **OBSERVATION B.6.13:**

If a module provides a direct connection (an electrical short) between LBUSA lines and LBUSC lines, the keying mechanism should indicate that the module will source on LBUSA and LBUSC any class it accepts on either LBUSA or LBUSC respectively.

#### **RULE B.6.72:**

A module **SHALL NOT** indicate on its key the RESERVED signal class.

# **OBSERVATION B.6.14:**

The keying mechanism cannot prevent a destructive condition in all situations. It is good practice for a module manufacturer to protect his modules from destruction by any signals within the class it accepts.

# **RULE B.6.73:**

The Slot 0 P2 LBUSA key **SHALL** indicate TTL class.

# **RULE B.6.74:**

The Slot 0 P3 LBUSA and LBUSC keys SHALL indicate ECL class.

## **RULE B.6.75**:

The mainframe (if it supports VXIbus Subsystem P2) **SHALL** provide a Slot 0 P2 LBUSC key which indicates TTL class.

# **RULE B.6.76:**

The mainframe (if it supports VXIbus Subsystem P3) **SHALL** provide a Slot 0 P3 LBUSC key which indicates ECL class.

#### **PERMISSION B.6.2:**

A device which non-destructively senses signals up to  $\pm 16$  volts, but does not source any signals or provide direct connection between LBUSA and LBUSC, **MAY** provide a single local bus key tab for  $\pm 16$  V sensoronly operation.

## **PERMISSION B.6.3:**

A device which non-destructively senses all classes of signals up to  $\pm 42$  volts, but does not source any signals or provide direct connection between LBUSA and LBUSC, **MAY** provide no local bus key tabs for  $\pm 42$  V sensor-only operation. Such a device cannot cause a destructive condition.

# **OBSERVATION B.6.15:**

A device that does not access the local bus does not provide any local bus keys.

## **OBSERVATION B.6.16:**

Size A, B and C modules do not provide P3 local bus keys.

# **B.6.2.7 RSV2-3 (RESERVED)**

These pins are reserved.

#### **RULE B.6.77:**

Modules and backplanes **SHALL NOT** make any connections to RSV pins.

# **B.6.2.8** Control of Backplane and Mainframe Resources

The pins SDA0/SCL0, SDA1/SCL1, found on the P2 connector of Slot 0, implement two I<sup>2</sup>C busses to allow control/monitoring of backplane and mainframe resources. This will greatly reduce the efforts for designers of such resources as mainframe monitoring devices, since it removed the need for implementing a full VXIbus slave interface.

All I<sup>2</sup>C-bus compatible devices incorporate an on-chip interface which allows them to communicate directly with each other via the I<sup>2</sup>C-bus. Two wires, serial data (SDA) and serial clock (SCL), carry information between the devices connected to the bus. Each device connected to the bus is software addressable by a unique address and simple master/slave relationships that exist at all times. On-chip filtering is designed for high noise immunity on the data bus line to preserve data integrity. The maximum number of devices is limited only by the maximum bus capacitance of 400pF. Refer to the I<sup>2</sup>C-bus Specification, Version 2.1, January 200 for more specific information.

# **B.6.2.9 Star Trigger Lines**

The Star Trigger lines STRGyIN+/STRGyIN- (y = 0-2) and STRGOUTxx+/STRIGOUTxx- (xx = 01-12) are used to implement a low skew, low jitter trigger method for precise simultaneous system wide triggering/ sampling. Star trigger distribution logic in the slot 0 controller allows for one-to-one and one-to-many trigger distribution among all slots with very low skew (around 0.5ns typical). The distribution logic is controlled by the Slot 0 controller. Modules in slots 1-12 that support Star Trigger shall be able to source one differential LVDS trigger to the Slot 0 Star Trigger distribution logic. The Slot 0 Star Trigger distribution logic is programmed to route any of these Star Trigger inputs to any of the three star trigger outputs. The star trigger outputs from the distribution logic are routed to the slot 1-12 Star Trigger input lines. The Star Trigger in and Star Trigger out signal lines use low-voltage differential signaling and must be length-matched on the backplane and in the slot 0 controller. The propagation delay should matched in the distribution logic and drivers. See Figure 13.1.




Figure B.13.1 Star Trigger Signal Routing

# **RULE B.6.77.1:**

The Star Trigger line backplane **SHALL NOT** insert more than 0.25 ns timing skew between any two STRGOUTxx and STRGyIN points. The slot 0 Star Trigger paths and distribution logic **SHALL NOT** insert more than 0.5 ns timing skew round trip between any routed Star Trigger paths.

#### **OBSERVATION B.6.16.1:**

Total propagation delay equals the total delay introduced by the backplane tracks, slot 0 tracks, and distribution logic between the STRGOUTxx and STRIGyIN of one connector to the other. Total skew is the total variation in time between edges arriving at any backplane connector from any other star trigger connector.

#### **OBSERVATION B.6.16.2:**

If total delay and skew for the system (backplane, slot 0 and module) are to be specified, then module delay and skew need to be specified as well as backplane track length and slot 0 track length and propagation delay. This is further illustrated in the figure below. See Figure 13.2.




Figure B.13.2 Star Trigger Signal Performance

#### **RULE B.6.77.2:**

Star Trigger lines **SHALL** be driven by an independent differential LVDS driver.

#### **RULE B.6.77.3:**

Star Trigger line distribution traces on the backplane, in the slot 0 controller, and on the VXI 4.0 modules **SHALL** have a differential impedance of  $100 \Omega \pm 10 \Omega$ .

# **RULE B.6.77.4:**

The backplane Star Trigger line distribution drivers and traces **SHALL NOT** insert more than 9 ns propagation delay round trip to and from the slot 0 for any given trigger routing. The slot 0 **SHALL NOT** insert more than 7 ns propagation delay for any given trigger routing.

## **RULE B.6.77.5:**

The propagation delay inserted by the backplane Star Trigger lines and by the slot 0 distribution mechanism **SHALL** be published by the backplane and slot 0 manufacturers, respectively.

# **RULE B.6.77.6**:

**IF** a module accesses the Star Trigger signals

**THEN** it **SHALL** provide  $100 \Omega$  differential termination with no more than one LVDS receiver (point-to-point topology).

# **B.6.3** The VXIbus Subsystem P3 Connector

For higher performance instrumentation, the VXIbus also defines the P3 connector. As with P2, alternate pin definitions of P3 may coexist in VXIbus systems, but any one VXIbus subsystem must exist in contiguous slots. Again, Slot 0 plays a unique role in delivering system resources on P3, such as high speed clocking and trigger routing. In particular, VXIbus P3 adds:

Additional +5 V, -5.2 V, -2 V,  $\pm$ 24 V and  $\pm$ 12 V power.

100 MHz differential clock which is synchronous with the P2 10 MHz clock.

A synchronizing signal for 100 MHz clock edge selection.

4 additional ECL trigger lines, for a total of 6.

24 additional local bus lines, for a total of 36.

"Star Trigger" lines for precision module to module timing.

# B.6.3.1 CLK100

CLK100 is a 100 MHz system clock. It is sourced from Slot 0 and distributed to slots 1-12 on P3. The Slot 0 CLK100 output is differential ECL. It is buffered on the backplane and distributed to each module slot as a single source, single destination differential ECL signal in a manner similar to CLK10. The distribution delays are matched to provide a tight timing relationship between modules. The backplane buffering provides a high level of inter-module isolation.

#### **RULE B.6.78:**

The CLK100 frequency sourced from Slot 0 **SHALL** be 100 MHz. Its accuracy **SHALL** be equal to or better than  $\pm 100$  ppm (0.01%), over its specified operating temperature and time.

# **OBSERVATION B.6.17:**

A Slot 0 module may generate CLK100 internally or it may derive CLK100 from an external frequency source.

#### **RULE B.6.79:**

CLK100 duty cycle **SHALL** be 50%  $\pm$ 20% when measured at the 50% transition level.

## **RULE B.6.80:**

**IF** CLK100 is switched between different clock sources,

**THEN** the minimum clock width, high or low, **SHALL NOT** be less than 2.5 ns or more than 1.0 ms during switching. The minimum time between two successive transitions of the same polarity **SHALL NOT** be less than 9.5 ns.

## **RULE B.6.81:**

CLK100 **SHALL** be synchronous to CLK10.

#### **OBSERVATION B.6.18:**

The absolute timing relationship between CLK10 and CLK100 is not specified. This relationship may be produced by deriving CLK10 from CLK100 or deriving CLK100 from CLK10.

PIN NUMBER	ROW 'z' SIGNAL MNEMONIC	ROW 'a' SIGNAL MNEMONIC	ROW 'b' SIGNAL MNEMONIC	ROW 'c' SIGNAL MNEMONIC	ROW 'd' SIGNAL MNEMONIC
1	RsrvBus	ECLTRG2	+24V	+12V	RsrvBus
2	GND	GND	-24V	-12V	RsrvBus
3	RsrvBus	ECLTRG3	GND	RSV4	RsrvBus
4	GND	-2V	RSV5	+5V	RsrvBus
5	RsrvBus	ECLTRG4	-5.2V	RSV6	RsrvBus
6	GND	GND	RSV7	GND	RsrvBus
7	RsrvBus	ECLTRG5	+5V	-5.2V	RsrvBus
8	GND	-2V	GND	GND	RsrvBus
9	RsrvBus	LBUSA12	+5V	LBUSC12	RsrvBus
10	GND	LBUSA13	LBUSC15	LBUSC13	RsrvBus
11	RsrvBus	LBUSA14	LBUSA15	LBUSC14	RsrvBus
12	GND	LBUSA16	GND	LBUSC16	RsrvBus
13	RsrvBus	LBUSA17	LBUSC19	LBUSC17	RsrvBus
14	GND	LBUSA18	LBUSA19	LBUSC18	RsrvBus
15	RsrvBus	LBUSA20	+5V	LBUSC20	RsrvBus
16	GND	LBUSA21	LBUSC23	LBUSC21	RsrvBus
17	RsrvBus	LBUSA22	LBUSA23	LBUSC22	RsrvBus
18	GND	LBUSA24	-2V	LBUSC24	RsrvBus
19	RsrvBus	LBUSA25	LBUSC27	LBUSC25	RsrvBus
20	GND	LBUSA26	LBUSA27	LBUSC26	RsrvBus
21	RsrvBus	LBUSA28	GND	LBUSC28	RsrvBus
22	GND	LBUSA29	LBUSC31	LBUSC29	RsrvBus
23	RsrvBus	LBUSA30	LBUSA31	LBUSC30	RsrvBus
24	GND	LBUSA32	+5V	LBUSC32	RsrvBus
25	RsrvBus	LBUSA33	LBUSC35	LBUSC33	RsrvBus
26	GND	LBUSA34	LBUSA35	LBUSC34	RsrvBus
27	RsrvBus	GND	GND	GND	RsrvBus
28	GND	STARY+	-5.2V	STARY+	RsrvBus
29	RsrvBus	STARY-	GND	STARY+	RsrvBus
30	GND	GND	-5.2V	-5.2V	RsrvBus
31	RsrvBus	CLK100+	-2V	SYNC100+	RsrvBus
32	GND	CLK100-	GND	SYNC100-	RsrvBus

**TABLE B.4.** P3 Pin Definitions

PIN NUMBER	ROW 'z' SIGNAL MNEMONIC	ROW 'a' SIGNAL MNEMONIC	ROW 'b' SIGNAL MNEMONIC	ROW 'c' SIGNAL MNEMONIC	ROW 'd' SIGNAL MNEMONIC
1	RsrvBus	ECLTRG2	+24V	+12V	RsrvBus
2	GND	GND	-24V	-12V	RsrvBus
3	RsrvBus	ECLTRG3	GND	RSV4	RsrvBus
4	GND	-2V	RSV5	+5V	RsrvBus
5	RsrvBus	ECLTRG4	-5.2V	RSV6	RsrvBus
6	GND	GND	RSV7	GND	RsrvBus
7	RsrvBus	ECLTRG5	+5V	-5.2V	RsrvBus
8	GND	-2V	GND	GND	RsrvBus
9	RsrvBus	STARX12+	+5V	STARX01+	RsrvBus
10	GND	STARX12-	STARY01-	STARX01-	RsrvBus
11	RsrvBus	STARY12+	STARY12-	STARY01+	RsrvBus
12	GND	STARX11+	GND	STARX02+	RsrvBus
13	RsrvBus	STARX11-	STARY02-	STARX02-	RsrvBus
14	GND	STARY11+	STARY11-	STARY02+	RsrvBus
15	RsrvBus	STARX10+	+5V	STARX03+	RsrvBus
16	GND	STARX10-	STARY03-	STARX03-	RsrvBus
17	RsrvBus	STARY10+	STARY10-	STARY03+	RsrvBus
18	GND	STARX09+	-2V	STARX04+	RsrvBus
19	RsrvBus	STARX09-	STARY04-	STARX04-	RsrvBus
20	GND	STARY09+	STARY09-	STARY04+	RsrvBus
21	RsrvBus	STARX08+	GND	STARX05+	RsrvBus
22	GND	STARX08-	STARY05-	STARX05-	RsrvBus
23	RsrvBus	STARY08+	STARY08-	STARY05+	RsrvBus
24	GND	STARX07+	+5V	STARX06+	RsrvBus
25	RsrvBus	STARX07-	STARY06-	STARX06-	RsrvBus
26	GND	STARY07+	STARY07-	STARY06+	RsrvBus
27	RsrvBus	GND	GND	GND	RsrvBus
28	GND	STARY+	-5.2V	STARX+	RsrvBus
29	RsrvBus	STARY-	GND	STARX-	RsrvBus
30	GND	GND	-5.2V	-5.2V	RsrvBus
31	RsrvBus	CLK100+	-2V	SYNC100+	RsrvBus
32	GND	CLK100-	GND	SYNC100-	RsrvBus

**TABLE B.5.** P3 Slot 0 Pin Definitions

#### **RULE B.6.82:**

The CLK100 and SYNC100 backplane distribution network **SHALL NOT** insert more than 2.0 ns timing skew between CLK100 and SYNC100 at any slot.

# **OBSERVATION B.6.19:**

If a 10H101 distribution buffer is used for CLK100 or SYNC100, the trace lengths should be matched within 1 ns (approximately 15 cm (6 inches)).

#### **RULE B.6.83:**

Each slot's CLK100 **SHALL** be differentially driven by a unique backplane buffer output.

# **RULE B.6.84**:

CLK100 **SHALL** be differentially driven onto the CLK100+ and CLK100- pins by the module in Slot 0.

#### **RULE B.6.85**:

The backplane CLK100 distribution traces **SHALL** be designed for 50  $\Omega$ 

#### **RULE B.6.86:**

The CLK100 backplane distribution network **SHALL NOT** insert more than 2.0 ns timing skew between CLK100 signals at any two slots.

#### **RULE B.6.87:**

The absolute delay of CLK100 from Slot 0 to any module **SHALL NOT** exceed 8 ns.

## **RULE B.6.88:**

**IF** a module accesses the CLK100 signals

**THEN** it **SHALL** provide 50  $\Omega$  termination on CLK100+ and CLK100-, with no more than two equivalent ECL loads.

## B.6.3.2 SYNC100

The synchronization signal SYNC100, is used to synchronize multiple devices with respect to a given rising edge of CLK100. This provides very tight time coordination between modules. The SYNC100 signal is distributed from Slot 0 to slots 1-12, with individual backplane buffers for each slot. The SYNC100 signal can be compared to the GPIB Group Execute Trigger command in function, but with greatly improved time coordination. As the Slot 0 module drives the SYNC100 and CLK100 signals, it may also be programmed to drive one or more ECLTRG lines in order to qualify the SYNC100 action. An example of this protocol is the ESTST protocol described under ECLTRG Trigger Protocols.

A Slot 0 module implementing the SYNC100 function will provide an arbiter to synchronize external events to CLK100 and meet the guaranteed setup and hold times for the SYNC100 signal. This guarantees that all affected modules will trigger on the same CLK100 clock edge. SYNC100 is a nominally 10 ns pulse and may be initiated by any type of external or internal event: an external BNC trigger, a software register write, the state of any of the TTLTRG\*, ECLTRG, LBUS or STAR lines or any other signal synchronized by the Slot 0 arbiter. Refer to the timing diagram on Figure B.13.

# **OBSERVATION B.6.20:**

SYNC100 delay matching relative to CLK100 is called out under CLK100 matching rules.

# **RECOMMENDATION B.6.7:**

Slot 0 modules **SHALL** provide  $\geq$ 4.0 ns of setup time from SYNC100 to the rising edge of CLK100.

## **RULE B.6.89**:

Slot 0 modules **SHALL** provide  $\geq$ 3.5 ns of hold time from rising edge of CLK100 to SYNC100.

#### **RECOMMENDATION B.6.8:**

Slot 0 modules which provide SYNC100 support should be designed such that the SYNC100 recycle rate is ≤50 ns.

#### **RULE B.6.90:**

Each module slot SYNC100 **SHALL** be driven by a unique backplane buffer output.

#### **RULE B.6.91:**

SYNC100 **SHALL** be distributed differentially from Slot 0.

#### **RULE B.6.92:**

The backplane SYNC100 distribution traces **SHALL** be designed for 50  $\Omega$ .

#### **RULE B.6.93:**

The SYNC100 backplane distribution network **SHALL NOT** insert more than 2.0 ns timing skew between SYNC100 signals at any two slots.

## **RULE B.6.94**:

IF a module accesses the SYNC100 signals

**THEN** it **SHALL** provide 50  $\Omega$  termination on SYNC100+ and SYNC100-, with no more than two equivalent ECL loads.

# **B.6.3.3 STARX and STARY**

STARX and STARY provide inter-module asynchronous communication. Two STAR lines are connected between each module slot and Slot 0. Slot 0 may provide a cross matrix switch which can programmably route signals between any two STARX or STARY lines. It may also broadcast a signal received on one STAR line to a group of STAR lines. The STAR lines are bidirectional, providing additional flexibility.

#### **RULE B.6.95**:

The STARX and STARY backplane distribution network **SHALL NOT** insert more than 2.0 ns timing skew between any two STAR signals.

## **RULE B.6.96:**

STARX and STARY **SHALL** be driven differentially.

#### **RULE B.6.97:**

The backplane STAR distribution traces **SHALL** be designed for 50  $\Omega$ .

#### **RULE B.6.98:**

a module accesses the STAR signals

**THEN** it **SHALL** provide 50  $\Omega$  termination on STAR+ and STAR-, with no more than a single equivalent ECL driver load and a single equivalent ECL receiver load.

#### **RULE B.6.99:**

Modules which can both drive and receive STARX or STARY **SHALL** use bidirectional ECL drivers, e.g. 10H123. When the module is programmed to receive, the STAR+ and STAR- drivers **SHALL** be forced into the high impedance state (Vol  $\leq$  -2.0 V)

# **RULE B.6.100:**

A D-size Slot 0 module **SHALL** provide a default differential signal to all STARX and STARY lines which are not being driven by another module.

## **PERMISSION B.6.4:**

If a Slot 0 module does not support STAR bus routing, it may meet the above rule by connecting a 50  $\Omega$ resistor between STAR+ lines and ground.

#### **RULE B.6.101:**

The absolute delay of any STAR line between Slot 0 and any module **SHALL NOT** exceed 5 ns.

#### RULE B.6.102:

The backplane **SHALL NOT** connect to the STARX+, STARX-, STARY+ and STARY- pins of the Slot 0 backplane connector.

#### **PERMISSION B.6.5:**

The Slot 0 module **MAY** access the STARX+, STARX+ and STARY- pins.

## **OBSERVATION B.6.21:**

Allowing all modules, including Slot 0, to access the STAR lines allows construction of modules that may operate in any slot position, including Slot 0.

# **B.6.3.4 ECLTRG2-5**

These lines are functionally the same as the ECLTRG0-1 lines on P2 described in Section B.6.2.4, "ECLTRG0-1" and meet the same rules.

## B.6.3.5 LBUS12-35

These lines are functionally the same as the LBUS00-11 lines on P2 described in Section B.6.2.6, "Local Bus" and meet the same rules.

## B.6.3.6 RSV4-7

These lines are functionally the same as the RSV2-3 lines on P2 described in Section B.6.2.7, "RSV2-3" and meet the same rules.

# **B.6.4** The VXIbus Subsystem P0 Connector

The P0 connector used in the VXIbus system conforms to the VME Switched Serial (VXS) standard, ANSI/VITA 41.6 standard. The VXS based standard defines the physical features that enable high-speed communication in the VXIbus system by placing a new connector in the position between the P1 and P2. This connector is NOT the same as the VME64x P0-J0 definition, since it uses different connectors and includes keying and alignment pins.

There is a noticeable difference in the pin-out and assignment of the J0 and P0 connectors illustrated in Tables B.5.1 and B.5.2. The high-speed connectors used do not have a symmetric footprint on the module and the backplane. Signal mapping between the P0 and J0 is relative to the signal names, not the pin numbering.

You will note that Rows F and G of J0, the Backplane connector, combine to complete Row E of the P0 Module Connector. Similarly, Rows B and C of J0 combine to complete Row B of P0. This mapping of the two dissimilar connectors provides for double grounding and better signal integrity.

	Row G	Row F	Row E	Row D	Row C	Row B	Row A
1	PA_SCL	GND	PA_TX0-	PA_TX0+	GND	PA_RX0-	PA_RX0+
2	GND	PA_TX1-	PA_TX1+	GND	PA_RX1-	PA_RX1+	GND
3	PA_SDA	GND	PA_TX2-	PA_TX2+	GND	PA_RX2-	PA_RX2+
4	GND	PA_TX3-	PA_TX3+	GND	PA_RX3-	PA_RX3+	GND
5	RFU	GND	PA_SGTX-	PA_SGTX+	GND	PA_SGRX-	PA_SGRX+
6	GND	RFU	RFU	GND	RFU	RFU	GND
7	RFU	GND	RFU	RFU	GND	RFU	RFU
8	GND	RFU	RFU	GND	RFU	RFU	GND
9	RFU	GND	RFU	RFU	GND	RFU	RFU
10	GND	RFU	RFU	GND	RFU	RFU	GND
11	PEN*	GND	PB_SGTX-	PB_SGTX+	GND	PB_SGRX-	PB_SGRX+
12	GND	PB_TX0-	PB_TX0+	GND	PB_RX0-	PB_RX0+	GND
13	PB_SCL	GND	PB_TX1-	PB_TX1+	GND	PB_RX1-	PB_RX1+
14	GND	PB_TX2-	PB_TX2+	GND	PB_RX2-	PB_RX2+	GND
15	PB_SDA	GND	PB_TX3-	PB_TX3+	GND	PB_RX3-	PB_RX3+

**TABLE B.5.1.** Module P0 Signal Assignments

	Row A	Row B	Row C	Row D	Row E	Row F	Row G	Row H	Row I
1	PA_RX0+	PA_RX0-	GND	GND	PA_TX0+	PA_TX0-	GND	GND	PA SCL
2	GND	GND	PA_RX1+	PA_RX1-	GND	GND	PA_TX1+	PA_TX1-	GND
3	PA_RX2+	PA_RX2-	GND	GND	PA_TX2+	PA_TX2-	GND	GND	PA SDA
4	GND	GND	PA_RX3+	PA_RX3-	GND	GND	PA_TX3+	PA_TX3-	GND
5	PA_SGRX+	PA_SGRX-	GND	GND	PA_SGTX+	PA_SGTX-	GND	GND	RFU
6	GND	GND	RFU	RFU	GND	GND	RFU	RFU	GND
7	RFU	RFU	GND	GND	RFU	RFU	GND	GND	RFU
8	GND	GND	RFU	RFU	GND	GND	RFU	RFU	GND
9	RFU	RFU	GND	GND	RFU	RFU	GND	GND	RFU
10	GND	GND	RFU	RFU	GND	GND	RFU	RFU	GND
11	PB_SGRX+	PB_SGRX-	GND	GND	PB_SGTX+	PB_SGTX-	GND	GND	PEN*
12	GND	GND	PB_RX0+	PB_RX0-	GND	GND	PB_TX0+	PB_TX0-	GND
13	PB_RX1+	PB_RX1-	GND	GND	PB_TX1+	PB_TX1-	GND	GND	PB SCL
14	GND	GND	PB_RX2+	PB_RX2-	GND	GND	PB_TX2+	PB_TX2-	GND
15	PB_RX3+	PB_RX3-	GND	GND	PB_TX3+	PB_TX3-	GND	GND	PB SDA

**TABLE B.5.2.** Backplane J0 Signal Assignments

# **B.6.5** Backplane

The backplane is the common signal and power distribution network for all modules. As such, it must be very well designed so as not to introduce noise into the system.

# **OBSERVATION B.6.22:**

Noise should be minimized on the ECLTRG Lines, Clock lines and SUMBUS lines. It is desirable to maintain time jitter to  $\leq$ 25 ps. This requires that noise be limited to  $\pm$ 9 mV, assuming an ECL slew rate of 2.75 V/ns.

## **RULE B.6.103:**

All backplane ECL transmission paths **SHALL** be designed for 50  $\Omega$  nominal characteristic impedance.

## **OBSERVATION B.6.23:**

When TTL lines share a layer of the backplane with 50  $\Omega$  ECL transmission lines, the TTL signal characteristic impedance may also be near 50  $\Omega$ . This should provide satisfactory operation (See the VME64 specification, Observation 6.13).

## **SUGGESTION B.6.2:**

See the MECL System Design Handbook, Motorola, for more backplane and microstrip design information.

# **B.6.5.1 ECL SIGNAL LEVELS**

The signal levels present on the backplane ECL lines are summarized in Table B.6.

Symbol	Parameter	Minimum	Typical	Maximum	Units
Vон	Output logic level "1" (HIGH)	-0.980	-0.9	-0.735	Volts
Vol	Output logic level "0" (LOW)	-1.950	-1.75	-1.630	Volts
$V_{BB}$	Logic Switching Threshold		-1.29		Volts

**TABLE B.6.** Backplane ECL signal levels

# **B.6.6 LVDS Operation**

TIA/EIA-644-A Electrical Characteristics of Low Voltage Differential Signaling (LVDS) is a low voltage, low power, differential technology used primarily for point-to-point and multi-drop cable and backplane driving applications. TIA/EIA-644-A specifies a maximum data rate of 3.125Gbps with a voltage swing of  $\pm 350$ mV.

For a typical LVDS driver and receiver pair in a point-to-point topology, controlled impedance of the interconnect, proper driver load, and interconnect termination are the key points for consideration when designing for low-jitter signal transmission. Multipoint topologies have multiple signal drivers and receivers all sharing a single interconnect. Terminating the signal bus on the far receiver side is advisable only when the signal driver is on the opposite end of the bus from the terminated receiver. In all other cases, such as the driver connected to the middle of the bus, the bus needs to be terminated at both ends of the bus.

Differential signaling offers many advantages over single ended technologies. Not only does this result in a faster, more stable signal, it also makes migration to lower power supply voltages much easier. Another advantage to differential technology is that the balanced differential lines have tightly coupled equal but polar opposite signals which reduce EMI. The magnetic fields radiated by each of the conductors are drawn toward each other and cancel much of the magnetic fields.

# **B.7 MECHANICAL SPECIFICATIONS**

# **B.7.1 Introduction**

Information is provided in this chapter to ensure that VXIbus modules, backplanes, mainframes and associated mechanical accessories are dimensionally compatible.

The mechanical dimensions given in this chapter are based on ANSI/IEEE 1101 and IEC publications 297-3 and 603-2. The electrical characteristics for VXIbus connectors, as specified here, supersede publication 603-2 where they differ.

Figure B.14 is a front view of a typical VXIbus mainframe. In the mainframe shown, modules are inserted into the mainframe from the front, in a vertical plane, with the component face of the module board on the right.

# **B.7.2 Module Specifications**

## **B.7.2.1 VXIbus BOARDS and MODULES**

#### **RULE B.7.1:**

VXIbus modules **SHALL** fit into one of four size classifications:

- 1. Single height module *typically* containing a board with dimensions 100 mm (3.937 in) high x 160 mm (6.299 in) deep will be referred to as a "Size A" module.
- 2. Double height module *typically* containing a board with dimensions 233.35 mm (9.187 in) high x 160 mm (6.299 in) deep will be referred to as a "Size B" module.
- 3. Double height module *typically* containing a board with dimensions 233.35 mm (9.187 in) high x 340 mm (13.386 in) deep will be referred to as a "Size C" module.
- 4. Triple height module *typically* containing a board with dimensions 366.7 mm (14.437 in) high x 340 mm (13.386 in) deep will be referred to as a "Size D" module.

# **RULE B.7.2:**

Size A and size B boards and board assemblies **SHALL** be designed according to the dimensions given in the VME64 specification.

#### **OBSERVATION B.7.1:**

Size A and size B boards and board assemblies are designed for a mainframe with 20.32 mm (0.8 in) spacing between slots.

## **RULE B.7.3:**

Size C and size D modules **SHALL** be contained within the envelope specified in Figures B.17, B.18 and B.21.

#### RUIFB74

Size C and size D modules **SHALL** be designed for a mainframe with 30.48 mm (1.2 in) spacing between slots.

#### **OBSERVATION B.7.2:**

Typical size C and size D modules will contain a board as shown in Figures B.15 and B.16.

## **RULE B.7.5**:

Modules **SHALL** provide the board edge feature as specified in Figure B.21 to allow proper insertion into a mainframe. This feature **SHALL** be  $1.6 \pm 0.2$  mm  $(0.063 \pm 0.008 \text{ in})$  thick.

## **RECOMMENDATION B.7.1:**

Design C and D modules around a board as specified in Figures B.15 and B.16. This will ensure proper position of connectors, front panel, board edge, etc.

#### **B.7.2.1.1** Module Connectors

Size A modules have only one connector, called the P1 connector. Size B and C modules have either one or two connectors, called the P1 and P2 connectors. Size D modules have one, two or three connectors, called the P1, P2 and P3 connectors. In all modules, the P1 connector is mandatory, P2 and P3 are optional.

Modules supporting VXS utilize the P0 connector positioned between P1 and P2. P0 can be positioned on Size B, C, or D modules.

#### **RULE B.7.5.1:**

All VXIbus modules **SHALL** be equipped with the P1 connector.

# PERMISSION B.7.1.1:

Size B and C modules **MAY** utilize the P2 and P0 connector in addition to the P1 connector.

#### PERMISSION B.7.1.2:

Size D modules **MAY** utilize the P2, P3 and P0 connector in addition to the P1 connector.

# **RULE B.7.6:**

P1, P2 and P3 connectors **SHALL** meet or exceed the mechanical specifications for the 160-pin connector defined in IEC 61076-4 family which is complementary to the IEC 603-2 Style C connector.

# **PERMISSION B.7.1.3**

Modules providing a connector shield as defined in section B.7.2.3 and Figure B.34 **MAY** use P1, P2 and P3 connectors that meet or exceed the mechanical specifications for either the DIN Standard 41612 for Class II, Style C, 3 row, 96-pin connectors.

#### **RULE B.7.6.1**

**IF** a module/mainframe adds the optional P0/J0 connector

**THEN** it **SHALL** be a high-speed connector as defined in ANSI/VITA 41.0-2006, Rule 3.4

# **RULE B.7.6.2**

Modules supporting the P0 connector **SHALL** also include the P1 connector as defined in Section B.6.1.

# **RULE B.7.6.3**

Modules that support P0 **SHALL** incorporate the A0 alignment pin and K0 key as defined in VITA 41.6 of this standard.

#### **OBSERVATION B.7.3:**

DIN Standard 41612 Class II and IEC 61076-4 Class I family connectors have a minimum mechanical endurance of 400 insertion/extraction cycles.

## **RULE B.7.7:**

The mounting location of the P0, P1, P2 and P3 connectors **SHALL** be consistent with the hole patterns specified in Figures B.15 and B.16.

#### **RULE B.7.8:**

The P0, P1, P2 and P3 connectors **SHALL** be positioned as shown in Figures B.19 and B.20.

#### **B.7.2.1.2 Board Assemblies**

The board assembly typically consists of a PC board and connectors, as defined above and electronic components.

# **RULE B.7.9**:

Solder fillets, traces, shielding and components on VXIbus boards **SHALL NOT** be closer than 2.5 mm (0.098 inches) from the top and bottom edges of the board to guarantee clearance between them and the board guides. Figures B.15 and B.16 show these dimensions for size C and D modules.

#### **RULE B.7.10:**

**IF** a module contains components sensitive to orientation (e.g. mercury switches),

**THEN** that module's specifications and labels **SHALL** clearly state its limitations.

#### **RECOMMENDATION B.7.2:**

An orientation sensitive module should be designed to be installed vertically with its component side to the right or horizontally with its component side up.

## **B.7.2.1.3** Module Width

#### **PERMISSION B.7.1:**

Size C or D modules which require more than the standard spacing **MAY** be designed to occupy more than one slot, adding an integer multiple of 30.48 mm (1.2 in) to the module width.

# **OBSERVATION B.7.4:**

Component height, lead length, shield positions, etc. of the typical module are shown in Figure B.18.

## **PERMISSION B.7.2:**

Module shields as shown in Figure B.17 and Figure B.18 **MAY** be omitted or their positions changed, but must remain within the defined envelope.

## **RECOMMENDATION B.7.3:**

Include module shields to improve electromagnetic compatibility (EMC), ease of handling, etc.

## B.7.2.1.4 Board Warpage, Lead Length, Shield Height and Component Height

# **RULE B.7.11:**

All A and B-size board assemblies **SHALL** meet the requirements of Section 7.2.6 of the VME64 specification

#### **RULE B.7.12:**

For shielded C and D-size modules, the outer surface of the solder-side shield, including warpage, **SHALL** be greater than or equal to 1.57 mm (0.062 inch) from the intermodule separation plane when installed. The outer surface of the component-side shield, including warpage, **SHALL** be greater than or equal to 0.15 mm (0.006 inch) from the intermodule separation plane when installed. Refer to Figure B.18.

# **RECOMMENDATION B.7.4:**

To account for warpage, the nominal solder-side shield should be greater than 2.07 mm (0.082 inch) from the intermodule separation plane. The nominal component-side shield should be greater than 0.65mm (0.026 inch) from the intermodule separation plane. Refer to Figure B.18.

#### **RULE B.7.13:**

For unshielded C and D-size modules, leads and solder-side components, including warpage, **SHALL** be greater than or equal to 3.96mm (0.156 inch) from the intermodule separation plane when installed. Components, including warpage, **SHALL** be greater than or equal to 2.54 mm (0.100 inch) from the intermodule separation plane when installed. Refer to Figure B.18.

# **B.7.2.2 FRONT PANEL**

This section provides the mechanical specifications for the double and triple height module front panels and associated hardware. Figure B.22 shows a double height, single width (C-size) front panel. Figure B.23 shows a triple height, single width (D-size) front panel.

# **RULE B.7.14:**

All modules **SHALL** include a front panel.

# **RULE B.7.15:**

Each module, regardless of size, **SHALL** have a front panel conforming to the size of the mainframe it is used

#### **PERMISSION B.7.3:**

Additional hardware MAY be utilized to fill a front panel gap when inserting a small module into a larger mainframe.

#### **RULE B.7.16:**

Front panel screws **SHALL** be provided to secure the top and bottom of the panel to the mainframe and their screw threads **SHALL** be M2.5 x 0.45 pitch. See Figure B.22.

#### **RULE B.7.17:**

Front panels **SHALL** make contact with chassis ground in the area surrounding the retention screws as shown in Figure B.22 and Figure B.23. This surface **SHALL** be conductive, smooth and free of all protrusions.

# **B.7.2.2.1** Front Panel Mounting

#### **RULE B.7.18:**

All modules **SHALL** comply with the test dimension shown in Figure B.26 and Figure B.27. This dimension is from the rear face of the front panel to the rear face of the backplane connector.

# **B.7.2.2.2** Front Panel Dimensions

#### **RULE B.7.19**

Single width C- and D-size front panels SHALL be designed to the dimensions shown in Figure B.22 and Figure B.23 respectively.

#### **RULE B.7.20:**

IF a C- or D-size module occupies more than one slot

**THEN** the width of the front panel **SHALL** be 30.18 mm (1.188 inch) plus an integral multiple (N) of 30.48 mm (1.200 inch), where N is the number of slots that the module occupies minus one.

# **RULE B.7.21:**

local bus lockout keys are required on a module,

**THEN** the front panel **SHALL** be notched as shown in Figure B.22 and Figure B.23.

# **SUGGESTION B.7.1:**

Include the lockout key notch on all front panels. This will simplify removal of a module when the adjacent module is keyed.

# **B.7.2.2.3** Filler Panels

#### **RULE B.7.22:**

Filler panels **SHALL** be used in any empty slots.

#### **OBSERVATION B.7.5:**

Filler panels are often required by safety regulations and may be necessary for cooling and EMC performance.

#### **RULE B.7.23:**

C- and D-size filler panels **SHALL** conform to dimensions given in Figure B.24 and Figure B.25 respectively.

# **RULE B.7.24:**

A- and B-size filler panels **SHALL** conform to Section 7.3.4 of the VME64 Specification.

# **B.7.2.2.4** Module Injectors/Ejectors

Insertion and extraction forces of the module relative to the mainframe may be very high. These forces are greatest for D-size modules that use all three backplane connectors.

# **RECOMMENDATION B.7.5:**

Modules using two or more of the IEC 61076-4 family 160 pin plug connectors should provide an injector/ejector system.

# **OBSERVATION B.7.6:**

The insertion force for three 96 IEC 61076-4 family 160 pin plug connectors will exceed 270 N (60.69 lbf).

# **PERMISSION B.7.4:**

An injector and /or ejector system **MAY** be provided on any module size.

#### **RULE B.7.25:**

Modules equipped with ejectors or injectors **SHALL NOT** interfere with mainframes designed to the VXIbus or VME64 specification. See Figure B.37.

#### **OBSERVATION B.7.7:**

Refer to Section B.7.3.3, "Injection/Ejection", for more information

## **B.7.2.2.5** Front Panel Interface

#### **RULE B.7.26:**

External wiring to a module, if any, **SHALL** exit the module only through the front panel area.

# **OBSERVATION B.7.8:**

External wiring is defined as any connectors, cables, etc. that carry signals or interfaces out of the mainframe in which the module is installed. The above rule does not exclude module-to-module wiring.

#### **RULE B.7.27:**

Connector and front panel interfaces **SHALL NOT** leave significant gaps in the front panel or disrupt proper airflow within the system.

# **OBSERVATION B.7.9:**

Although the terms "significant gaps" and "proper air flow" can be rather broadly interpreted, it is intended that a manufacturer be very cautious about the front panel components chosen.

# **B.7.2.2.6** Front Panel Handles

#### **RULE B.7.28:**

Handles **SHALL NOT** interfere with the local bus lockout keys of adjacent modules.

# **SUGGESTION B.7.2:**

Handle width and position should comply with the dimensions shown in Figure B.22 and Figure B.23. This will avoid interference with local bus lockout keys.

# **OBSERVATION B.7.10:**

Injection and ejection constraints may require the use of a handle with dimensions different than those in Figure B.22 and Figure B.23.

# **B.7.2.3 MODULE SHIELDING**

Shields are often included in modules to improve EMC performance, ease of handling, etc. Refer to Figure B.17 and Figure B.18.

# **PERMISSION B.7.5:**

Module shields **MAY** be tied to chassis ground or circuit ground.

#### **RULE B.7.29:**

C-size and D-size modules **SHALL** provide room for the optional mainframe chassis shield as shown in Figure B.17 and Figure B.18.

#### **OBSERVATION B.7.11:**

The envelope as defined in Figure B.17 ensures that module shields do not contact adjacent modules.

# **OBSERVATION B.7.12:**

Connector shield contacts may or may not be removable. However, removable contacts may be advisable for some modules. The module manufacturer should evaluate the applicability of removable contacts for each module.

#### **PERMISSION B.7.7:**

A module **MAY** make electrical contact with a compatible adjacent module at any point in the area near the front panel as specified in Figure B.17. This contact may be implemented by means of gasketing, clips, etc.

# **RULE B.7.30:**

**IF** gasketing is installed for contact with a compatible adjacent module,

**THEN** it **SHALL** be installed on the solder side (as defined in Figure B.17) only and it **SHALL** be compressible to fit within the intermodule separation plane.

# **RECOMMENDATION B.7.6:**

Gasketing installed for contact with a compatible adjacent module should be removable. This will allow installation adjacent to unshielded or otherwise incompatible modules.

# **RECOMMENDATION B.7.7:**

The areas specified in Figure B.17 for contact with adjacent modules should be chassis ground and conductive.

# **B.7.2.4 MODULE COOLING**

Test set-up and procedures for establishing module cooling requirements are detailed in VXI-8, Rev 2.0, "Cooling Characterization Methodology Specification" [2]. Module cooling requirement specifications include an operating point. The operating point includes three pieces of information:

The maximum recommended temperature rise of cooling air as it flows through the module (typically 10°C).

The airflow required to maintain the recommended temperature rise (in liters/second).

The pressure drop that is created across the module by the required airflow (in mm H<sub>2</sub>O).

#### **RULE B.7.31:**

Cooling air **SHALL** flow as shown in Figure B.29, Figure B.30 and Figure B.38. Airflow direction is from P3 to P1.

# **RULE B.7.32:**

Cooling requirements **SHALL** be established for all modules and included in product specifications.

#### **RULE B.7.33:**

Module cooling requirement specifications **SHALL** be in compliance with Specification VXI-8. The specifications **SHALL** include the maximum ambient operating temperature and the operating point. (Example: 55°C ambient maximum operating temperature. For 10°C internal rise, 0.5 mm H<sub>2</sub>O @ 1.5 liters/second)

# **B.7.2.5 MODULE POWER**

# **RECOMMENDATION B.7.8:**

Attach an abbreviated version of the power supply voltage and current requirements to the module. This will facilitate system integration.

#### **B.7.2.6 MODULE KEYING**

Module keying for the optional P0 connector is illustrated in Figure B.15., but details of the alignment and keying properties are discussed in Section B.13.

Lockout keys are provided to serve as an impediment to local bus incompatibilities.

# **RULE B.7.34:**

**IF** modules access a local bus,

**THEN** lockout keys **SHALL** be provided, consistent with the particular bus accessed. The lockout keys **SHALL** conform to the specifications in Figure B.28.

# **RULE B.7.35**:

**IF** lockout keys are required on a module,

**THEN** they **SHALL** be installed by the manufacturer, consistent with the definition of the product.

#### **OBSERVATION B.7.13:**

Lockout keys are not intended to provide failsafe protection. Accidental damage may still occur if incompatible modules are forced next to each other on the local bus.

# **B.7.2.7 MODULE ENVIRONMENTAL**

# **RECOMMENDATION B.7.9:**

Test modules for temperature, humidity, vibration, shock, etc., according to the procedures described in IEC Publication 68. Include the results in product specifications, along with module mass.

# **OBSERVATION B.7.14:**

It is a system integrator's responsibility to select modules and mainframes appropriate for the application's environmental requirements.

# **B.7.3** Mainframe Specifications

# **RULE B.7.36:**

VXIbus mainframes **SHALL** fit into one of four size classifications:

- 1. A mainframe that provides the J1 backplane and allows the insertion of an A-size module, only, will be referred to as an "A-size" mainframe and conform to the VME64 specifications for subracks.
- 2. A mainframe that allows the insertion of a B-size module, maximum, will be referred to as a "B-size" mainframe and conform to the VME64 specifications for subracks. The J1 backplane is mandatory, J2 is optional.
- 3. A mainframe that allows the insertion of a C-size module, maximum, will be referred to as a "C-size" mainframe. The J1 backplane is mandatory, J2 is optional.
- 4. A mainframe that allows the insertion of a D-size module, maximum, will be referred to as a "D-size" mainframe. The J1 backplane is mandatory, J2 and J3 are optional.

#### **RECOMMENDATION B.7.10:**

Allowances should be made for the insertion of A-size modules into B-size mainframes, the insertion of A- and B-size modules into C-size mainframes and the insertion of A-, B- and C-size modules into D-size mainframes.

#### **OBSERVATION B.7.15:**

Additional hardware and removable module guides may be required to allow the insertion of smaller modules into a larger mainframe.

# **RULE B.7.37**

**IF** the insertion of smaller modules is allowed into a larger mainframe,

**THEN** the mainframe manufacturer **SHALL** specify a procedure and/or means for the insertion of the smaller modules.

#### **PERMISSION B.7.8:**

Mechanical and/or electrical means may be used for the adaptation of a smaller module to a larger mainframe.

#### **RULE B.7.38:**

C- and D-size mainframes **SHALL** be designed for 30.48 mm (1.2 in) slot spacing, as shown in Figure B.30.

# **RULE B.7.39**:

A and B-size mainframes **SHALL** be designed to 20.32 mm (0.8 inch) spacing.

#### **RULE B.7.40:**

C- and D-size mainframes **SHALL** conform to the dimensions and tolerances shown in Figure B.29 and Figure B.30. This ensures that connectors mate properly and that modules will fit in the mainframe without interference.

## **RULE B.7.41:**

With the mainframe oriented with the modules vertical, P1 at the top, component side of module boards to the right; Slot 0 **SHALL** be the left most slot of any VXIbus subsystem.

#### **OBSERVATION B.7.16:**

This rule does not mandate mainframe orientation; it only establishes the position of Slot 0 relative to mainframe orientation.

#### **SUGGESTION B.7.3:**

**IF** vertical orientation of the modules is desired.

**THEN** Slot 0 should be at the left.

**IF** horizontal orientation of the modules is desired,

**THEN** Slot 0 should be at the bottom.

# **RULE B.7.42:**

Module guides **SHALL** be made of non-conductive material or be isolated from chassis ground.

#### **B.7.3.1 BACKPLANES**

# **RULE B.7.43:**

Each backplane **SHALL** be a single monolithic board, within any slot position.

# **RULE B.7.44:**

Backplane connectors for C and D-size mainframes **SHALL** be positioned as shown in Figures B.31 and B.32.

#### **PERMISSION B.7.9:**

Backplanes **MAY** deviate from Figure B.31 and Figure B.32 in structure and mounting methods.

# **OBSERVATION B.7.17:**

Typical C and D-size backplanes are shown in Figure B.31 and Figure B.32 for reference. Adherence to these drawings will ease the task of mounting and aligning the backplane within the mainframe.

# **RULE B.7.45**:

**IF** components other than connectors are placed on the component side of A-size C or D backplane,

**THEN** they **SHALL** be placed outside the shaded areas specified in Figure B.33. Non-conductive components **SHALL** be less than 12.2 mm (0.480 inch) in height. Conductive components **SHALL** be less than 10.0 mm (0.394 inch) in height.

# **RULE B.7.46:**

Connector shields **SHALL** comply with Figure B.34.

# **RULE B.7.47:**

**IF** conductive backplane traces are exposed within the ground ring area defined by Figure B.33,

**THEN** the potential of those traces **SHALL** be circuit ground.

#### **RULE B.7.48:**

Components **SHALL NOT** be located near backplane connectors as specified in Figure B.33.

# **RULE B.7.49:**

DIN Standard 41612 Class II, Style C, 3 row, 96-pin socket type connectors **SHALL** be used on the J3 position. IEC 61076-4 160-pin connectors **SHALL** be used on J1 and J2 positions.

# **RULE B.7.50:**

The VXIbus J1 bus **SHALL** have some provision for manual or automatic jumpering the interrupt acknowledge and bus grant daisy-chains when boards are not plugged into a slot.

# **B.7.3.2 GROUNDING**

# **OBSERVATION B.7.18:**

Mainframes may connect circuit ground to chassis ground.

#### **RULE B.7.51:**

All mainframes **SHALL** provide chassis ground to the module front panels in the area of the front panel mounting screws. The chassis ground contact area is shown in Figure B.22 for C-size modules and in Figure B.23 for D-size modules.

# **B.7.3.3 INJECTION, EJECTION and DETECTION**

# **RULE B.7.52:**

Mainframes **SHALL** provide a surface for module extraction as shown in Figure B.37.

#### **RECOMMENDATION B.7.12:**

Mainframes should provide a surface for module injection, as shown in Figure B.37.

#### **RULE B.7.53:**

Mainframes **SHALL NOT** interfere with injector/ejector systems conforming to Figure B.37.

#### **RECOMMENDATION B.7.13:**

If module detection mechanisms are included in a mainframe, their actuators should be positioned to contact the module front panels on the surface defined in Figure B.22 and B.23.

# **OBSERVATION B.7.19:**

Module detection mechanisms can be used to actuate airflow control shutters.

# **SUGGESTION B.7.4:**

Make module detection mechanisms removable, in order to allow integration of modules that are incompatible with the detection mechanisms.

# **B.7.3.4 MAINFRAME SHIELDING**

# **PERMISSION B.7.10:**

Mainframes **MAY** allow the installation of a chassis potential shield as shown in Figure B.17 and Figure B.18.

#### **RULE B.7.54:**

**IF** mainframe chassis shields are provided,

**THEN** they **SHALL** be removable.

# **RULE B.7.55:**

**IF** the shield potential of a module is not chassis ground or the module is unshielded,

**THEN** any adjacent chassis shield **SHALL** be insulated.

#### PERMISSION B.7.11:

**IF** the shield potential of a module is defined as chassis ground,

**THEN** electrical contact between the module and adjacent chassis shields **MAY** be allowed.

# **RECOMMENDATION B.7.14:**

**IF** a mainframe has provision for chassis shields,

**THEN** both insulated and non-insulated shields should be available.

# **B.7.3.5 MAINFRAME COOLING**

Test set-up and procedures for establishing mainframe cooling requirements are detailed in VXI-8, Rev 2.0, "Cooling Characterization Methodology Specification". [2]

# **RULE B.7.56:**

**IF** a mainframe provides cooling air,

**THEN** it **SHALL** supply the air to each slot in the minimum area specified in Figure B.38.

# **RULE B.7.57:**

**IF** a mainframe provides cooling air,

**THEN** that mainframe **SHALL** provide room for the exhausted cooling air to exit each slot in the minimum area specified in Figure B.38.

#### **PERMISSION B.7.12:**

A mainframe **MAY** provide for additional cooling air entry and exhaust in areas outside those specified in Figure B.38.

#### **RULE B.7.58:**

Cooling specifications **SHALL** be established for all mainframes and included in the product specifications.

# **RULE B.7.59:**

Mainframe cooling specifications **SHALL** be in compliance with Specification VXI-8. These specifications **SHALL** include a minimum performance curve,  $\Delta p$  (in mm  $H_2O$ ) vs. airflow (in liters/second), a figure of merit for the airflow variation (in %) within a single slot and the conditions under which the measurements were made. See Figure B.39.

#### **PERMISSION B.7.13:**

Mainframe cooling specifications **MAY** include a power dissipation specification (in Watts/slot), derived in accordance with VXI-8.

# **B.7.3.6 MAINFRAME POWER**

#### **RECOMMENDATION B.7.15:**

Label the mainframe with an abbreviated version of the power supply specifications. This label should specify available current of the supply voltages and state whether circuit ground is connected to chassis ground. This will facilitate system integration.

# **B.7.3.7 KEYING**

#### **RULE B.7.60:**

Mainframes **SHALL** provide local bus lockout keys for Slot 0. These keys **SHALL** allow only TTL compatible modules on P2 and only ECL compatible modules on P3. See Figure B.28.

# **OBSERVATION B.7.20:**

Mainframe lockout keys typically consist of a tab or recess to the left of Slot 0. See Figure B.14.

# **B.7.3.8 MAINFRAME ENVIRONMENTAL**

# **RECOMMENDATION B.7.16:**

Test mainframes for temperature, humidity, vibration, shock, etc., according to the procedures described in IEC Publication 68. Include the results in product specifications.

# **SUGGESTION B.7.5:**

Include specifications for the vibration and shock environment experienced by modules installed in a mainframe during testing of the mainframe. This should include a variety of module weights and slot positions.

# **OBSERVATION B.7.21:**

It is a system integrator's responsibility to select modules and mainframes appropriate for the application's environmental requirements.






Figure B.14. Typical D-size mainframe




- All dimensions are shown in millimeters.
   Inch dimensions are shown in parenthesis.
- 2. Front panel mounting holes are suggestions only.
- 3. OBSERVATION: P1 is required for VXI modules. P0, P2 and A0/K0 are optional.
- 4. OBSERVATION: P1 and P2 hole patterns shown are for the IEC 61076-4 5-row, 160-pin connector. Modules utilizing the 3-row, 96-pin DIN 41612 connector for P1 and P2 need only holes for rows 'a', 'b' and 'c'.
- 5. OBSERVATION: Board outline may be reduced to accommodate shielding.

Figure B.15. Size C board with P1, P2, and P0




- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parenthesis.
- 2. Front panel mounting holes are suggestions only.
- 3. OBSERVATION: P1 is required for VXI modules. P0, P2,P3 and A0/K0 are optional.
- 4. OBSERVATION: P1, P2 and P3 hole patterns shown are for the IEC 61076-4 5-row, 160-pin connector. Modules utilizing the 3-row, 96-pin DIN 41612 connector for P1, P2 and P3 need only holes for rows 'a', 'b' and 'c'.
- 5. OBSERVATION: Board outline may be reduced to accommodate shielding

Figure B.16. Size D board with P1, P2, and P3



- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. For additional information regarding the allowed thickness of boards, refer to the section "Module Width".
- 3. This 9.15 mm (0.360 inch) dimension is the same regardless of the thickness of the board.
- Refer to the section "Component Height, Lead Length, Shield Height and Warpage".
   This area may be used for electrical contact with compatible adjacent modules. Refer to the section. "Module Shielding"
- View A-A. See figure "Module Envelope, Front View" and figure "Module Edge Guide Feature".
- 7. Refer to the section "Backplanes" rule on maximum component height, and the section "Module Shielding" observation on box type plug-in units.

Figure B.17. Module envelope, top view



- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Refer to the section, "Component Height, Lead Length, Shield Height and Warpage".
- Minimum shield clearance refers to module when installed and includes the effects of warpage. RECOMMENDATION: Nominal clearance should be at least 0.5 (0.020) greater.
- 4. No restrictions are placed on components inside a shielded module.
- 5. Applies only to unshielded components and leads.
- OBSERVATION: Extreme care must be taken with unshielded modules. Safety, handling, voltage, warpage, etc. should be considered.
- 7. RULE: IF provided, THEN the chassis shield MUST conform to these dimensions.

**Figure B.18.** Module envelope, front view




Figure B.19. C-size board assembly connector positions






Figure B.20. D-size board assembly connector positions (DEPRECATED)



MODULE   SIZE	DIM A	DIM B	DIM C
A	4.07 (0.160)	100.0	105.3 (4.146)
В	4.07	233.35	238.65
	(0.160)	(9.187)	(9.396)
С	9.15	233.35	238.65
	(0.360)	(9.187)	(9.396)
D	9.15	366.70	372.0
	(0.360)	(14.437)	(14.646)

- 1. All dimensions shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Refer to the figure "Module Envelope, Top View", View A-A.
- 3. Restriction imposed by injector surfaces. Refer to the section "Module Shielding", and to the figure "Module Injection Surface".

Figure B.21. Module edge guide feature



# 3. RECOMMENDATION


Locate the mounting hole 12.70 mm (0.500 in) from the intermodule separation plane.

# **PERMISSION**

The mounting hole may be located 17.78 mm (0.700 in) from the intermodule separation plane.

4. Contact surface used to actuate module detection mechanisms. Surface shall be flush with rear surface of panel.

**Figure B.22**. C-size Front panel details




- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Dimensions given for height, depth and position of handles are suggestions only.
- 3. RECOMMENDATION

Locate the mounting hole 12.70 mm (0.500 in) from the intermodule separation plane.

# **PERMISSION**

The mounting hole MAY be located 17.78 mm (0.700 in) from the intermodule separation plane.

**Figure B.23**. D-size Front panel details (DEPRECATED)




- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. RECOMMENTATION

Where a panel is more than 30.48 mm (1.200 in) wide, use at least 4 mounting holes; two at the top and two at the bottom.

- 3. SUGGESTION
  - IF handles are used on filler panels, THEN they should be positioned as shown in front panel detail.

Figure B.24. C-size filler panel




- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. RECOMMENTATION

Where a panel is more than 30.48 mm (1.200 in) wide, use at least 4 mounting holes, two at the top and two at the bottom.


- 3. SUGGESTION
  - IF handles are used on filler panels,
    THEN they should be positioned as shown in front panel detail.

**Figure B.25**. D-size filler panel (DEPRECATED)



- All dimensions are shown in millimeters.
   Inch dimensions are shown in parentheses.
- 2. Dimensions for front panel mounting brackets are suggestions only. Mounting methods may vary.

Figure B.26. Typical C-size front panel mounting and dimensions



- All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Dimensions for front panel mounting brackets are suggestions only. Mounting methods may vary.

**Figure B.27**. Typical D-size front panel mounting and dimensions (DEPRECATED)






Figure B.28. Local bus lockout key details


X Key Present



**Figure B.29**. C-size mainframe drawing




**Figure B.30**. D-size mainframe drawing (DEPRECATED)



VIEWED FROM FRONT OF MAINFRAME


- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Backplane width varies depending on the number of slots.
- 3. These dimensions are shown as suggestions only. (See Backplane section)

Figure B.31. C-size backplane drawing




- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Backplane width varies depending on the number of slots.
- 3. These dimensions are shown as suggestions only. (See Backplane section)

**Figure B.32**. D-size backplane drawing (DEPRECATED)



- All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Minimim area of ground plane for module shield grounding ring around all J1, J2 and J3 connectors. (See MAINFRAME SHIELDING section)
- 3. No components this area except 96-pin connector.
- 4. Connector mounting hole may be required by connector shield, etc.


Figure B.33. Detailed backplane dimensions



ге
го
го
10
ıt board
ne
٥


Figure B.34. Backplane connector shield for 96-pin connectors

12. OBSERVATION: Primary function is rfi shielding, not low impedence ground path. Performance will vary with implementation.




- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Maximum material condition is shown. Module guides may not be continuous across the full width of the slot. Non-continuous guides may accommodate intermodule chassis shields, box-style units per IEEE 1101, etc.

Figure B.35. C-size module guide detail



- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Maximum material condition is shown. Module guides may not be continuous across the full width of the slot. Non-continuous guides may accommodate intermodule chassis shields, box-style units per IEEE 1101, etc.


**Figure B.36**. D-size module guide detail (DEPRECATED)



Bottom Horizontal Rail, Side View Section


- 1. All dimensions are shown in millimeters. Inch dimensions are shown in parentheses.
- 2. Drawing depicts bottom horizontal rail. Top horizontal rail is similar.
- 3. The Injector Surface is not required. IF the Injector Surface is included in a mainframe, THEN it SHALL be continuous within 9.0 mm (0.354 in) either side of the module guide slot centerline.

Figure B.37. Module injection and ejection surfaces



- 1. All dimensions in millimeters. Inch dimensions in parentheses.
- 2. Minimum areas apply to mainframes only. Module designers should use them as a guideline. For example, many modules may not require cooling air on the solder side.
- 3. Minimum areas may or may not be completely open. They may consist of screens, filters, hole patterns, etc.

Figure B.38. C and D-size module inlet and exhaust areas



All Specifications per VXI-8:

- \* Front to Rear Airflow Variation: 27% worst case
- \* Measurement Conditions:
  - High Fan Speed
  - Air Filters Installed
- \* VXI-8 Power Rating: 40 Watts/slot

# NOTES:

1. IF the module operating point falls below the minimum performance curve. THEN the module will receive adequate cooling. IF the module operating point falls above the the minimum performance curve. THEN the module may not receive adequate cooling.

Figure B.39. Example of mainframe cooling specification

# **B.8 EMC and SYSTEM POWER**

# **B.8.1 Introduction**

The VXIbus backplane is governed by the following rules.

## **RULE B.8.1:**

VXIbus subsystems **SHALL** provide power conductors for distribution of +3.3V, +5 V, +5 STDBY, +12 V, -12 V, +24 V, -24 V, -5.2 V and -2 V to all of the power pins specified in the pin assignments.

# **B.8.2 Power Distribution**

Power in a VXIbus system is distributed on the backplane as regulated direct current (DC) voltages. The available voltages are:

+5 VDC	Some systems require this voltage for bus communications and has been the main supply voltage until the introduction of the $+3.3V$ supply.
+3.3 VDC	This supply can be used rather than regulating the $5V$ supply, which requires module real estate and wastes module power through regulation.
+/-12 VDC	These are often used for powering analog devices, disc drives and communication interfaces.
+/-24 VDC	These are used for powering analog signal sources and to derive other voltage levels (e.g. $\pm$ 15 VDC) as needed using on-board regulators.
-5.2 VDC	This is used for ECL devices.
-2 VDC	This is used for termination of ECL loads.
+5 VDC STDBY	This is used to sustain memory, clocks, etc. when the +5 VDC power is lost.

# **B.8.3** Power Pins

## **RULE B.8.2:**

The current flow per pin on any connector **SHALL** comply with Figure 5-7 in the VME64 specification based on temperature rise considerations in the target system.

#### **OBSERVATION B.8.1**

A 1 ampere per pin limit allows the VMEbus rated connector to operate at 55°C ambient.

# **RULE B.8.2.1:**

P1/P2 connectors **SHALL** use VITA 1.7 compliant connectors to draw more power.

# **B.8.4 DC Voltage Specifications**

# **RULE B.8.3:**

Any voltage furnished by the mainframe power supply **SHALL** comply with the maximum Allowed Variation and maximum allowed DC Load Ripple/Noise in Table B.7, up to the mainframe's maximum rated current  $(I_{MP})$ .

VOLTAGE	DESCRIPTION	ALLOWED VARIATION	DC LOAD	INDUCED
			RIPPLE/NOISE	RIPPLE/NOISE
+5 V	+5 VDC	+0.25 V/-0.125 V	50 mV	50 mV
+3.3V	+3.3V	+0.3 V/-0.3 V	50 mV	50 mV
+12 V	+12 VDC	+0.60 V/-0.36 V	50 mV	50 mV
-12 V	-12 VDC	-0.60 V/+0.36 V	50 mV	50 mV
+24 V	+24 VDC	+1.20 V/-0.72 V	150 mV	150 mV
-24 V	-24 VDC	-1.20 V/+0.72 V	150 mV	150 mV
-5.2 V	-5.2 VDC	-0.260 V/-0.156 V	50 mV	50 mV
-2 V	-2 VDC	-0.10 V/+0.10 V	50 mV	50 mV
+5 V STDBY	+5 VDC standby	+0.25 V/-0.125 V	50 mV	50 mV

**TABLE B.7.** Power Supply Voltage Specifications

**DC Load Ripple/Noise** is the maximum Periodic And Random Deviations (PARD) generated by the power supply under all DC load conditions up to the Mainframe Peak Current, measured as the peak-to-peak voltage in the DC to 10 MHz bandwidth. This is the  $V_{\rm ML}$  parameter in Figure B.41 and Figure B.43.

**Induced Ripple/Noise** is the additional peak-to-peak ripple that may exist on the backplane power supply pins due to injected current from operating modules. This is the  $V_{MI}$  parameter in Figure B.41 and Figure B.43.

Mainframe Peak Current (I<sub>MP</sub>) is the rated DC current of a particular voltage supplied by the mainframe.

**Mainframe Dynamic Current** (I<sub>MD</sub>) is the rated dynamic current capacity of a particular voltage supplied by the mainframe for the frequencies from 20 Hz to 1 GHz.

# **RULE B.8.4:**

Power Supplies source power to the modules and **SHALL NOT** be used to sink power other than transient current from protection circuits.

## **OBSERVATION B.8.2:**

The non-symmetric variation given in Table B.7 ensures that the DC power remains within the tolerance required by most ICs despite the typical voltage drops that occur in the power distribution network. Placing the power supply sense point near the power input point prevents boards near the power input point from receiving too high a voltage.

## **RULE B.8.5:**

All voltages which are supplied by a mainframe **SHALL** tolerate peak to peak current variations of  $I_{MP}$  from DC to 20 Hz without generating peak to peak voltage variations in the DC to 20 Hz frequency range exceeding the Induced Ripple/Noise limit of Table B.7.

#### **RULE B.8.6:**

All voltages which are supplied by a mainframe **SHALL** tolerate peak to peak current variations as specified by the Max. Rated Mainframe Dynamic Current ( $I_{MD}$ ) in Figure B.40 without generating total (Induced and Load Ripple/Noise) peak to peak voltage variations exceeding the limits specified in Figure B.41.For the test method see Section B.8.7.2 "Induced Ripple Noise Test of Mainframes".  $I_{MD}$  is the rated dynamic current of the mainframe supply.  $V_{MI}$  is the peak-to-peak Induced Ripple/Noise specified in Table B.3.  $V_{ML}$  is the peak-to-peak DC Load Ripple/Noise specified in Table B.7. *Slots* is the number of VXIbus module slots in the mainframe.




Figure B.40. Mainframe Load Current




Figure B.41. Mainframe Induced and Load Ripple/Noise Voltage Limits

## **OBSERVATION B.8.3:**

The rated Mainframe Dynamic Current  $(I_{MD})$  is chosen by the manufacturer to ensure compliance with the above Induced Ripple/Noise specification.

# **B.8.5** Power Management

The power compatibility of mainframes and modules is accomplished by documenting the mainframe output power (both peak and dynamic) and module input power (both peak and dynamic). Mainframe power supplies will identify all voltage and current capabilities which are present in the mainframe. Modules will identify all voltage and input current requirements for proper operation. This documentation of the power requirements will allow the system integrator to verify compatibility between mainframe output power capability and module supply requirements.

Successful integration of a VXIbus instrument system depends on the power compatibility of mainframes and modules. The individual dynamic currents of modules will add together to form complex dynamic currents that the mainframe must tolerate in order to maintain its ripple specifications. The VXIbus rules establish a minimum level of mainframe and module documentation with which the manufacturer must comply.

**Peak Module Current** ( $I_{Pm}$ ) is the maximum rated instantaneous current measured in the DC to 10 MHz bandwidth which is drawn by a module for a particular supply voltage during normal operation.

**Dynamic Module Current** ( $I_{Dm}$ ) is the maximum rated dynamic current required by the module.  $I_{Dm}$  is chosen by the manufacturer so that the module meets the conducted emission test from 20 Hz to 1 GHz.

## **RULE B.8.7:**

Mainframe Peak Current ( $I_{MP}$ ) and Mainframe Dynamic Current ( $I_{MD}$ ) **SHALL** be documented by the mainframe manufacturer for every voltage, even if not supported.

## **RECOMMENDATION B.8.1:**

Mainframe should be marked with current rating of all voltages listed even if not supplied.

Example: +5 V STDBY = 0.0 A Peak, 0.0 A Dynamic (if not supported).

## **RULE B.8.8:**

Peak Module Current ( $I_{Pm}$ ) and Dynamic Module Current ( $I_{Dm}$ ) **SHALL** be documented by the module manufacturer for all power supply voltages used.

## **RECOMMENDATION B.8.2:**

Modules should be marked with input current specifications for all voltages used.

## **OBSERVATION B.8.4:**

The module peak current is measured with a 10 MHz bandwidth instrument to ensure that contributions from all potentially significant frequency components are included. For proper operation, the peak current capacity of the mainframe ( $I_{MP}$ ) is required to exceed the sum of the Peak Module Currents ( $I_{Pm}$ ) for each supply used. If the dynamic current capacity of the mainframe ( $I_{MD}$ ) exceeds the sum of the dynamic current requirements of the modules ( $I_{Dm}$ ), then proper power supply ripple performance is also guaranteed. However, if the dynamic currents of the modules exceed that of the mainframe, the specified ripple limits might be exceeded and more detailed specifications are required from the mainframe and module manufacturer(s).

The final determination of compatibility may be application specific. The mainframe manufacturer may provide a curve that shows the mainframe dynamic current versus frequency. The module manufacturer may provide dynamic module input current versus frequency for particular applications. For example, a pulse generator that can drive 10 volts into 50 ohms could have curves for 50 ohms, 75 ohms, etc. The module manufacturer may also provide voltage ripple specifications for the module if it is more tolerant than the VXIbus specification defined in Table B.7.

## **OBSERVATION B.8.5:**

The required current specifications of mainframes and modules reflect the products in an operational state after power up. Mainframes and modules might act differently during the power-up process.

#### **RECOMMENDATION B.8.3:**

Mainframes should handle large inrush currents at power up gracefully, without shutting down.

### **RECOMMENDATION B.8.4:**

Design a module to present a reasonable load to the mainframe power supplies during the power up period. The DC current required by the module, when it is powered by any DC voltage between 0 and  $V_{supply}$ , should not exceed the current drawn from an equivalent resistive load of  $V_{supply}/I_{Pm}$  Inrush current, due to a module's supply capacitance while the power supply voltage is increasing, is allowed to exceed this value. Limit the module's input capacitance to 200  $\mu$ F or less on each supply voltage used. Design module turn on currents, such as may be required for ovens and disk drives, to comply with the module's peak and dynamic current specifications. These restrictions allow a VXIbus system to behave gracefully during the power-up period.

# **B.8.6** Electromagnetic Compatibility (EMC) of Modules

## **B.8.6.1 CONDUCTED EMISSIONS**

### **RULE B.8.9:**

The maximum instantaneous current drawn by a module **SHALL NOT** exceed the Peak Module Current  $(I_{Pm})$  specified by its manufacturer for any power supply voltage used.

### **RULE B.8.10:**

Each module **SHALL** have less conducted emissions than the levels specified by the Max. Rated Dynamic Module Input Current in Figure B.42 on all power supply voltages used. For test method see B.8.7.3.  $I_{Dm}$  is the Dynamic Module Current of the module as specified by its manufacturer.

## **RULE B.8.11:**

**IF** a module's  $I_{Dm}$  or  $I_{Pm}$  is dependent on a particular configuration or set of configurations,

**THEN** the module manufacturer **SHALL** document the configuration assumptions that allow the module to meet the conducted emissions specifications.

## **B.8.6.2 CONDUCTED SUSCEPTIBILITY**

## **RULE B.8.12:**

Each module **SHALL** operate as specified when subjected to conducted noise voltage levels specified in Figure B.43 on all power supply voltages used. For test method see B.8.7.4.  $V_{MI}$  is the Induced Ripple/Noise value specified in Table B.7.  $V_{ML}$  is the DC Load Ripple/Noise value specified in Table B.7.

#### **RECOMMENDATION B.8.5:**

Module Electrostatic Discharge (ESD) return path to chassis ground should be through the faceplate. The faceplate chassis ground is the primary return path and energy to any bus pin should be at such a level as to not interfere with normal operation of mainframe or module e.g. change of state of data lines etc.




Figure B.42. Module Conducted Emissions




Figure B.43. Module Susceptibility Level

## **B.8.6.3 RADIATED EMISSIONS**

Mainframe and modules will specify conformance to chosen standards appropriate to the intended market, e.g. FCC, VDE or MIL Spec. for far field radiated emissions. Each module should not contribute more than its fair share of the total allowable radiation, i.e. in a thirteen module mainframe, it should not contribute more than 1/13 of the allowable radiation if its radiation is coherent. Module to module interference is a close-field radiation problem. The term close-field is used to indicate those fields within a few centimeters of the surface of the modules.

## **RULE B.8.13:**

The module manufacturer **SHALL** specify under what conditions the mainframe containing the module will meet the chosen radiated emission requirements.

### **RECOMMENDATION B.8.6:**

Twelve identical single slot modules plus the Slot 0 module should stay within the chosen limits of the mainframe regulatory requirement. This is a coherency test.

### **OBSERVATION B.8.6:**

If one module is tested alone the radiation per slot should be 1/13 of the allowable far field specification if the radiation is coherent. Module radiation allowed is proportional to the number of slots occupied.

## **OBSERVATION B.8.7:**

If the module complies with the coherency test described in the above recommendation then the module manufacturer may just claim compliance to the regulatory radiation requirement with no additional documentation. If the module does not comply with the coherency test then the burden is on the module manufacturer to document under what configurations the mainframe containing the module will meet the regulatory radiation requirements.




Figure B.44. A- & B-size Maximum close-field emissions (dB above 1 picotesla)




Figure B.45. C- & D-size Maximum close-field emissions (dB above 1 picotesla)

### **RULE B.8.14:**

The close-field magnetic emissions of A-size and B-size modules when measured on the intermodule separation plane identified by the shaded area of Figure B.48 **SHALL NOT** exceed the limit as shown in Figure B.44. For test method see Section B.8.7.5, "Close-Field Magnetic Emissions Test".

## **RULE B.8.15**:

The close-field magnetic emissions of C-size and D-size modules when measured on the intermodule separation plane identified by the shaded area of Figure B.49 **SHALL NOT** exceed the limit as shown in Figure B.45. For test method see Section B.8.7.5, "Close-Field Magnetic Emissions Test".

## **RULE B.8.16:**

**IF** an A-size or B-size module is inserted in a C-size or D-size mainframe,

**THEN** the close-field magnetic emissions when measured on the C-size or D-size intermodule separation plane identified by the shaded area of Figure B.50 **SHALL NOT** exceed the limit as shown in Figure B.44. For test method see Section B.8.7.5, "Close-Field Magnetic Emissions Test".

### **RULE B.8.17:**

**IF** an A-size or B-size module is inserted in a C-size or D-size mainframe,

**THEN** the close-field magnetic emissions when measured on the C-size or D-size intermodule separation plane identified by the shaded area of Figure B.51 **SHALL NOT** exceed the limit as shown in Figure B.45. For test method see Section B.8.7.5, "Close-Field Magnetic Emissions Test".

# PERMISSION B.8.1:

A-size and B-size modules **MAY** use the shield of an adapter to meet the close-field magnetic emissions limit when installed into a C-size or D-size mainframe.

#### **RECOMMENDATION B.8.7:**

The A-size and B-size module manufacturer should document the available adapter(s) or procedure(s) that allow a module to meet the close-field magnetic compatibility limits when installed into a C-size or D-size mainframe.

## **OBSERVATION B.8.8:**

The integration of A-size VXI, B-size VXI or standard VME modules into C-size or D-size mainframes will require some forethought and planning. The system integrator should carefully consider adapter choice as well as module placement to preserve electromagnetic compatibility.

## **OBSERVATION B.8.9:**

For modules without covers or shields, the surface for close-field testing is defined as the intermodule separation plane. The close-field magnetic emissions and susceptibility of the backplane is not specified.

#### **RECOMMENDATION B.8.8:**

Place all significant sources of radiated emissions, such as switching power converters or crystal oscillators, within an area 15 cm (6 inches) or less from the backplane connectors. Place all radiated emissions sources as close as possible to the backplane connectors and as far as possible from the board guides.

### **OBSERVATION B.8.10:**

There is no close field EMC specification for backplanes. Module EMC requirements start 38 mm (1.5 inches) from the backplane surface. The connector shield described in the Mechanical Specification may be required to comply with the close field magnetic emission specification.

#### **RECOMMENDATION B.8.9:**

All C-size and D-size backplanes should provide a conductive surface in the grounding area described in the Mechanical Specification.

## **OBSERVATION B.8.11:**

There are no specified limits for broadband or non-repetitive close-field emissions.

#### **RECOMMENDATION B.8.10:**

Place all significant sources of broadband emissions as close as possible to the backplane connectors and as far as possible from the board guides.

## **B.8.6.4 RADIATED SUSCEPTIBILITY**

Module to module interference is a close-field susceptibility problem. The term close-field is used to indicate those fields within a few centimeters of the surface of the modules. Close-field magnetic emissions and susceptibility levels should be met using good engineering design practices.

### **RULE B.8.18:**

A-size and B-size modules **SHALL** operate as specified when subjected to magnetic fields of the level shown in Figure B.46 in the region of the intermodule separation plane identified by the shaded area of Figure B.48. For test method see Section B.8.7.6, "Close-Field Magnetic Susceptibility Test".

#### **RULE B.8.19:**

C-size and D-size modules **SHALL** operate as specified when subjected to magnetic fields of the level shown in Figure B.46 in the region of the intermodule separation plane identified by the shaded area of Figure B.50. For test method see Section B.8.7.6, "Close-Field Magnetic Susceptibility Test".

## **RULE B.8.20:**

C-size and D-size modules **SHALL** operate as specified when subjected to magnetic fields of the level shown in Figure B.47 in the region of the intermodule separation plane identified by the shaded area of Figure B.51. For test method see Section B.8.7.6, "Close-Field Magnetic Susceptibility Test".




Figure B.46. A- & D-size Minimum close-field susceptibility (dB above 1 picotesla)




Figure B.47. C- & D-size Minimum close-field susceptibility (dB above 1 picotesla)

## **RECOMMENDATION B.8.11:**

Place all circuits susceptible to radiated emissions, such as front end input circuits, in the area of a module greater than 15 cm (6 inches) from the backplane connectors. Place these circuits as close as possible to the front face plate and as far as possible from the board guides.

## **OBSERVATION B.8.12:**

There are no specified limits for broadband or non-repetitive close field susceptibility.

## **RECOMMENDATION B.8.12:**

Place all circuits susceptible to broadband or non-repetitive emissions as close as possible to the front face plate and as far as possible from the board guides.

## **RECOMMENDATION B.8.13:**

Electric close-fields should be evaluated on all unshielded modules.

### **OBSERVATION B.8.13:**

Electric field emissions are easily contained through shielding techniques i.e. Faraday shields. Unshielded modules should be checked for excessive electric field emissions, particularly at areas where high voltage swings are present. A length of coax with one or two inches of outer conductor stripped back at the tip is a useful close-field probe for making relative electric field measurements. A shield around the generating module, around the susceptible module or between the modules will usually eliminate any electric field interference problems.




Figure B.48. A- & B-size EMC Test Areas




Figure B.49. C- & D-size EMC Test Areas




Figure B.50. Adapted A- & D-size & C- & D-size EMC Test Areas




Figure B.51. Adapted A- & B-size & C- & D-size EMC Test Areas

# **B.8.7** Suggested Test Methods

The test methods described in this section are provided as suggestions to the manufacturers of VXIbus mainframes and modules.

In the following sections, it is assumed that all measurements which are made using a spectrum analyzer, are for single-frequency stationary signals. Therefore, the bandwidth and sweep rate must be chosen to accurately measure only one frequency component at a time. For modules or mainframes which may generate non-stationary signals, for example, swept signals or transients, the specified techniques cannot be used, but the manufacturer should point out in his documentation what limitations, if any, may arise because of these signals.

At higher frequencies, a relatively narrow bandwidth may be necessary to obtain sufficient sensitivity.

Note that all induced and conducted tests are based on peak-to-peak measurements, while the radiated tests are based on RMS measurements.

## **B.8.7.1 DC LOAD RIPPLE/NOISE TEST OF MAINFRAMES**

The DC load ripple/noise is the maximum periodic and random deviations (PARD) in a power supply voltage under a constant DC load, as used within the power supply industry. Using an oscilloscope with a 10 MHz bandwidth, measure the peak-to-peak AC voltage on each power supply output while varying the DC load from 0 to the mainframe peak current (I<sub>MP</sub>). The highest value measured is the DC load ripple/noise. The probe should be connected to the backplane using good RF techniques, i.e. using very short leads.

# **B.8.7.2 INDUCED RIPPLE/NOISE TEST OF MAINFRAMES**

The Induced Ripple/Noise test requires applying a load of the magnitude and frequencies shown by the Max. Rated Mainframe Dynamic Output Current in Figure B.40 while monitoring the power supply voltage to guarantee that the total induced and DC load ripple voltage does not exceed that of Figure B.41.

Set the DC load on the power supply to be half of the rated current ( $1/2 I_{MP}$ ). For the low frequency tests (up to 10 kHz), drive an active load with a low frequency oscillator to the levels specified. Measure the noise voltage present at an adjacent slot using an oscilloscope. The total induced and DC load ripple/noise is the peak-to-peak value of the AC component. For the higher frequency conducted emission tests, drive a load from a tracking oscillator while monitoring the induced voltage at an adjacent slot with a spectrum analyzer.

## **B.8.7.3 CONDUCTED EMISSIONS TEST OF MODULES**

The testing of a module's dynamic current should exclude all effects of the mainframe. Because the mainframe provides current for backplane terminations, clocks and other devices requiring dynamic current, voltage ripple may exist on power pins at various frequencies. This power supply ripple voltage may cause an apparent dynamic current flow into the module that is not caused by any current requirements of the module and should not be included as part of the module's dynamic current. By supplying voltages to the module under test from independent power supplies, the mainframe ripple performance will be isolated from the module dynamic current requirements.

The module being tested should be operating at its worst case current versus frequency requirements.

A current sensor in series with each supply of the module is used to measure the AC portion of the power supply load. Check with an oscilloscope that the module meets the low frequency (up to 10 kHz) conducted emissions requirements. A Spectrum Analyzer is used to measure the higher frequency content of the current. The module is exercised to find the highest readings.

This test should be conducted using a backplane having an impedance of less than  $0.2~X~V_S$  /  $I_S$  in parallel with a  $\geq 0.1~\mu F$  bypass capacitor at the measured slot, where  $V_S$  is the Module Susceptibility voltage level (Figure B.43) and  $I_S$  is the Module Conducted current level (Figure B.42).

## **B.8.7.4 CONDUCTED SUSCEPTIBILITY TEST OF MODULES**

Induce a voltage between each backplane power supply and module at the maximum voltage shown in Figure B.41 as measured from the module supply pin to ground. Search for potential frequencies where performance is degraded due to the presence of injected noise. For low frequency testing, use a series resistor driven by an active load to induce the specified voltage level. For higher frequencies use current probes appropriate to the frequency range being tested. Be sure the current probe is rated for the DC current being supplied to the module.

## **B.8.7.5 CLOSE-FIELD MAGNETIC EMISSIONS TEST**

The equipment to measure the close-field magnetic emissions of a module is a close-field magnetic probe and a spectrum analyzer that operates over the frequency range specified in Figure B.44 or Figure B.45. To cover the frequency range, different probes and spectrum analyzers may be required. It is required that the close-field probes have calibrated antenna factors and that the magnetic loop be within 5 mm of the end of the probe. With the close-field magnetic probe connected to the spectrum analyzer, move the probe tip over the entire module surface to search for potential radiating spots such as seams and holes. At all areas where magnetic radiation is detected, the probe should be oriented to maximize the probe output as displayed on the spectrum analyzer. Using the antenna factors of the close-field probe, calculate the magnetic flux density for each frequency of radiation detected. Flux density levels may not exceed the levels of the appropriate figure.

## **B.8.7.6 CLOSE-FIELD MAGNETIC SUSCEPTIBILITY TEST**

The equipment to test the susceptibility of a module consists of a close-field magnetic probe connected to a signal generator that operates over the frequency range specified in Figure B.46 or Figure B.47. To cover the frequency range, different probes and signal generators may be required. It is required that the close-field probes have calibrated antenna factors and that the magnetic loop be within 5 mm of the end of the probe. Connect the close-field magnetic probe to the signal generator. For each frequency tested, set the signal generator to produce a magnetic flux density at the limit given by the appropriate figure for that frequency. Move the probe tip over the entire module surface to search for potential spots where the performance of the module is degraded due to the presence of a magnetic field. The probe tip should be within 1 cm of the surface of the module.

## **B.8.7.7 EXAMPLES OF CLOSE FIELD MAGNETIC PROBES**

Examples of close-field probes that meet the above requirements are:

Magnetek Part Number 1846 for frequencies from 20 Hz to 10 kHz

Hewlett-Packard Model 11941 for frequencies from 10 kHz to 30 MHz

Hewlett-Packard Model 11940 for frequencies from 30 MHz to 1 GHz

EMCO Model 7405 Near-Field Probe Set may also be used to complement the above probes.

An amplifier may be needed with any probe to compensate for large probe antenna factors.

# **B.9** Reserved

# **B.10** Reserved

# **B.11 2eVME Protocol**

## **B.11.1 Introduction**

The original VMEbus system used the master-slave architecture and an asynchronous handshake scheme. Multiple master and slave modules can reside in the same backplane. Both the master module and the slave module can transmit data, but the master controls the direction of data transfer. A system controller assigns control of the bus to the master. The maximum bandwidth was up to 40 Mbyte/s on a 32-bit data line. The VMEbus has evolved to meet the demand of higher-bandwidth data transfer with the introduction of VME64 and VME64x, which includes 2eVME.

In 1989, the VME64 protocol was introduced, which extended the throughput to 80-Mbyte/s. This improvement was made possible by multiplexing 32-bit address lines into a 64-bit data transfer. Since VME64 is a handshake protocol, it requires control signals, which are data strobe from the master (DS) and data acknowledge from the slave (DTACK). The master asserts DS low to let the slave know that data is valid. The slave acknowledges by asserting DTACK low. An additional handshake between DS and DTACK completes the single data transfer. This 4-edge handshake requires four delays through the driver, backplane, and the receiver, including the settling time of the backplane. The specified delay is dependent upon the number of backplane slots and the number of modules occupying those slots.

The 2eVME (Two Edge VME) protocol allows for the addition of important features to the VXIbus architecture:

- 1. Theoretical doubling of the peak block data rate to 160 MB/s
- 2. Master and Slave terminated 2eVME block Transfers
- 3. Reduced number of Address Modes

Chapter 11 of the VME64x specification, ANSI/VITA 1.1-1997 (R2003), details the operation of 2eVME. Where VME64 uses a four-edge handshake to transfer data on the backplane, 2eVME uses a two-edge handshake to transfer the same amount of data and increases the maximum data transfer from 80MB/s to a theoretical limit of 160 MB/s. In effect, it can transfer data at both edges of the control signals DS and DTACK. Even though the throughput is doubled, the bandwidth is limited by the fact that it still must wait for an acknowledgment from the receiver to complete a data cycle.

2eVME transfers always use the largest data size available for transfers. For a Size C module, transfers are done using A32/D64 and A64/D64 accesses. VME64x adds extensions to the address modifiers used on the bus, called XAM codes and these control the type of transfer performed.

# **OBSERVATION B.11.1:**

2eVME slave modules can be added to a chassis containing standard VXIbus slaves. The controller will be able to switch between protocol modes on the backplane and allow interoperation of both types of slaves in a system.

#### **RULE B.11.1:**

During a 2eVME transaction, a VXIbus SLAVE **SHALL** toggle DTACK\* for an address or data phase within 75 ns after a data strobe (DS0\* or DS1\*) toggles.

# **RULE B.11.2:**

During a 2eVME transaction, a VXIbus MASTER **SHALL** toggle the appropriate data strobe (DS0\* or DS1\*) for the next address or data phase within 55 ns after seeing a DTACK\* response from a slave.

### **OBSERVATION B.11.2:**

The performance of the VXIbus using 2eVME is determined by the signal timing of the master and the slave combined. The above two rules set a maximum "system time" for a 2eVME access of 75 ns + 55 ns = 130 ns. This means that the minimum 2eVME data transfer rate is defined as '8 bytes per access' / '130 ns per access' = 61.5 Mbytes/s. Note that in this observation; the term "access" refers to one half of a 2eVME cycle (i.e. a rising or falling edge of the appropriate signal). Note that a greater performance burden is imposed on master devices to allow for slaves to be implemented in as economical a manner as possible.

### **RECOMMENDATION B.11.1:**

For the highest performance in a 2eVME system, VXIbus MASTERS and SLAVES should respond to appropriate signal changes as fast a possible.

#### **B.11.2** Transceivers and Connectors

Rule 11.1 and 11.2 of the VME64 extensions, ANSI/VITA 1.1-1997 (R2003), requires monotonic rising and falling edges of the bus signals through the threshold region of the receiver for 2eVME transfers.

#### **RECOMMENDATION B.11.2:**

SN74VMEH22501 transceivers or an equivalent part should be used in 2eVME designs. These parts are noted in the footnote associated with Rule 3.1 of VITA 1.5 (R2003).

## **OBSERVATION B.11.3:**

The VITA 2 specification has not been ratified by VITA, but there are several parts that conform to the non-ratified specification. These include the SN74BTE16245, the SN74ABTE16246 and the SN74VMEH22501 and their equivalents.

### **RECOMMENDATION B.11.3:**

The stub length from the SN74VMEH22501 to the connector should be as short as possible. To reduce system skew, stub lengths should be matched for all the data and control bits.

### **RECOMMENDATION B.11.4:**

Using multiple bypass capacitors to stabilize the supply line is also recommended. To reduce high-frequency noise, a small capacitor (0.1  $\mu$ F, or less) for every two VCC pins on the VXIbus side of the SN74VMEH22501 is recommended. The capacitors should be as close as possible to the VCC pins. An additional large capacitor close to the chip helps maintain the dc level of the power-supply line.

# **B.12 2eSST Protocol**

## **B.12.1 Introduction**

Traditional VMEbus transfers utilize a handshake protocol whereby data strobe (DS) is acknowledged (DTACK). Once DTACK is de-asserted, a new cycle can begin. The VME64 protocol requires four delays, and the 2eVME requires two delays through the drivers, backplane and receivers plus the settling time of the backplane. (See Section B.11, 2eVME Protocol, for more details of the various asynchronous handshake modes).

The 2eSST (Two Edge Source Synchronous Transfer) protocol still uses the data strobe (DS) to send data, but there is no wait for acknowledgment (DTACK). Therefore, data can be streamed at much higher rates. The transfer rate of the system is not determined by the propagation delay from source to destination but by *skew*: the variation in propagation delay through the drivers, backplane and receivers. The transfer rate of the source synchronous protocol is determined by how precisely skew can be controlled in the system.

Chapter 2 of the VME64 specification extension, ANSI/VITA 1.5 (R2003), details the operation of 2eSST. The 2eSST protocol has been added to enhance the performance of the VXIbus. The 2eSST protocol defines three new transfer rates for the VXIbus based on the source synchronous transfer technology. The new transfer rates are 160 MB/s, 267 MB/s and 320 MB/s. The VITA standard 2eSST protocol also provides for broadcast data transfers; however, this is not supported in the VXIbus standard. Being defined as an additional transfer protocol, VXIbus modules implementing the 2eSST protocol will be fully backwards compatible for accesses using standard methods.

#### **OBSERVATION B.12.1:**

2eSST slave modules can be added to a chassis containing standard VXIbus slaves. The controller will be able to switch between protocol modes on the backplane and allow interoperation of both types of slaves in a system.

# **RECOMMENDATION B.12.1:**

For the highest performance in a 2eSST system, VXIbus MASTERS and SLAVES should respond to appropriate signal changes as fast a possible.

## **B.12.3** Transceivers and Connectors

Rules 3.1 and 3.2 of the VME64 extension specification on 2eSST, ANSI/VITA 1.5 (R2003), requires monotonic rising and falling edges of the bus signals through the threshold region of the receiver for 2eSST transfers.

### **RECOMMENDATION B.12.2:**

SN74VMEH22501 transceivers or an equivalent part should be used in 2eSST designs. These parts are noted in the footnote associated with rule 3.1 of VITA 1.5-2003.

## **OBSERVATION B.12.3:**

The VITA 2 specification has not been ratified by VITA, but there are several parts that conform to the non-ratified specification. These include the SN74BTE16245, the SN74ABTE16246 and the SN74VMEH22501 and their equivalents.

## **RECOMMENDATION B.12.3:**

The stub length from the SN74VMEH22501 to the connector should be as short as possible. To reduce system skew, stub lengths should be matched for all the data and control bits.

## **RECOMMENDATION B.12.4:**

Using multiple bypass capacitors to stabilize the supply line also is recommended. To reduce high-frequency noise, a small capacitor (0.1  $\mu$ F, or less) for every two VCC pins on the VXIbus side of the SN74VMEH22501 is recommended. The capacitors should be as close as possible to the VCC pins. An additional large capacitor close to the chip helps maintain the dc level of the power-supply line.

# **B.13 VXS Support in VXIbus**

## **B.13.1 Introduction to VXS**

The VME Switched Serial (VXS) standard defines the physical features that enable high-speed serial communication. VXS defines a high-speed connector in the P0/J0 position between P1 and P2, and it defines alignment and keying features which can be used to protect modules from connecting to different serial fabric technologies (optional in this specification). This specification refers to and follows closely the specifications required and outlined in the VXS standards ANSI/VITA 41.0-2006 and the Gigabit Ethernet Control Channel on VXS (VITA 41.6). Refer to those standards for additional information. VITA 41.0 defines the infrastructure on which is assigned 1X GigE links for communication over signal sets currently defined as reserved for future use in that standard. VITA 41.6 provides the guidelines for the use of GigE links, GigE system management, and GigE switching services and management.

VXS defines two types of cards: the payload card and the switch card. The payload card fits the MultiGig RT2 connector between the existing P1 and P2 connectors, in the position designated P0. VXS backplanes have one mating MultiGig RT2 (J0) connector for each payload card slot. Both P0 and J0 connector positions are illustrated in Figure B.19, defined earlier in this standard.

Payload cards can connect between each other through the switch card. Signals from each P0 connector on a payload card are routed through the backplane traces to the switch card. The switch card acts as a router to connect signals from one payload card to another. The switch module can support literally any serial protocol if implemented with mechanical switches.




Figure B.52 VXS Payload Card Communication

Figure B.52 illustrates an example implementation of the switch card interconnect to payload cards in a VMEbus mainframe. Up to two switch modules can be installed in this particular implementation, providing redundancy of signal paths. This is further illustrated in Figure B.53 where switch cards mounted in the center of the mainframe have minimized the signal path between modules and the switch. This also provides additional switch card signal paths for increased flexibility in the system.




Figure B.53 Example implementation of switch modules in a VMEbus mainframe

## **B.13.2 VXS in VXIbus**

In a VXIbus mainframe, the payload card would be referred to as a VXIbus module or simply module. It is the intent of the VXIbus specification to recommend existing VXS switch cards to be used to route signals between modules equipped with the P0 connector. Therefore, the terminology for switch card will remain.

The VXIbus is oriented towards test systems and does not require redundancy of signal paths. Therefore, the VXIbus specification recommends either a single switch module or no switch module, but it does not preclude the use of multiple switch cards in a VXIbus system. VXIbus recommends mounting the switch card behind the Slot 0 module to avoid using slots needed for instrument modules. This is also necessary since most VXIbus mainframes utilize the area behind the backplane for power supplies.

Figure B.54 illustrates the recommended configuration for implementing VXS within a VXIbus mainframe. A VITA 41.0 compliant switch card would plug into the rear slot of the VXIbus mainframe into the J1/J2/J3/J4/J5 connectors. Each J0 connector on the backplane routes signals from module serial fabric channels to the switch card for routing. The number of slots supporting VXS would be limited to 10 due to signal path length and limited availability of pins for routing in the switch card.




Figure B.54 Illustration of the Recommended VXI-VXS backplane

An implementation using no switch card would allow dedicated or configurable connections between J0 connectors such that VXIbus modules could directly communicate with each other without a switch. This could be similar to the implementation of the VXI local bus with appropriate key locks that would only permit certain modules to be positioned next to each other. There are system management resources provided through I<sup>2</sup>C signal paths that can also provide control of the signal path interconnect. More information on the noswitch module implementation can be found in VITA 38 System Management for VME.

The A0/K0 alignment and key locking provide the necessary mechanism to permit only certain modules to be plugged into particular slots. The backplane can be configured for any particular type of VXS module, which has its keying defined in the VITA 41.0 specification. However, this specification currently only defines the use of the VITA 41.6 Gigabit Ethernet Control Channel. Therefore, keying has been made optional in this current specification.

## **B.13.3 VXS Modules**

Mechanically, the VXI payload module uses a keying module, P0 connector, and alignment mechanism, as illustrated in Figure B.55. The VXS oriented VXIbus module is required to have the P1 connector in order to provide power and permit the VXIbus resource manager to configure the address space used by the module. The P2 connector provides additional resources such as a variety of power supply lines and synchronization signals between modules in a VXIbus frame. P0 pin connections and connector are specified in Section B.6.4 of this standard. P1 and P2 connectors are specified in Section B.6.1 and B.6.2. Figure B.19 specifies the orientation of connectors, including P0, A0, and K0.




Figure B.55. VXI Module showing VXS P0, A0 alignment, and K0 keying mechanism

## **B.13.4 VXS Switch Card**

Switch will provided point-to-point connections to VXS modules and allow all or a subset of the VXS modules connected to it to intercommunicate. A switch card used in a VXIbus environment is expected to be the same switch card used in a VMEbus environment. A typical switch card is illustrated in Figure B.56. It includes connectors P1-P5, where P2-P5 provide communication paths for high speed signals, and P1 provides lower speed signals typically used for communication between the switch module and the mainframe. The switch card also includes a power connector.




Figure B.56. VXS Switch Card

# **RECOMMENDATION B.13.1:**

It is recommended that the VXIbus mainframe support zero or one switch card.

# **PERMISSION B.13.1:**

A VXIbus mainframe **MAY** support two switch cards.

## **RULE B.13.1:**

Switch modules used in VXIbus **SHALL** incorporate the connectors and pin definitions specified in Sections 4.3 through 4.7 of the VITA 41.0 base standard.

# **B.13.5** Alignment and Keying

The alignment and keying mechanisms for VXS modules, switch modules, and backplane are defined and specified in the VITA 41.0 base standard. VITA 41.6 specifies modules built according to that standard.

### **PERMISSION B.13.2:**

The VXIbus backplane MAY incorporate the A0 and K0 key as defined in VITA 41.0 for module slots.

### **PERMISSION B.13.3:**

The VXIbus backplane **MAY** incorporate the A1 and K1 key and A2 and K2 key as defined in VITA 41.0 for switch slots.

# **B.13.6 Signal Routing and Pin Assignments**

All transmit and receive signals are named with respect to the board on which they are defined. Therefore, VITA 41.6 backplanes implementing slot-to-slot links route TX pairs on one end of the link to the corresponding RX pairs on the other end (and vice versa).

The P0/J0 pin definitions and connectors are defined in Section B.6.4 and illustrated in Figure B.15 and Figure B.19 of this standard. Signal assignments adhere to the VITA 41.6 standard for those connectors. Figure B.57 and Figure B.58 provide detailed dimensions of the backplane VXS module connector and VXS switch card connectors for the VXIbus backplane. Figures B.59 to B62 define the routing signals for connectors J2, J3, J4, and J5 of the switch card slot according to the VITA 41.6 standard.

The VXS J0 connector supports the following functions:

- Fabric A 2.4 Gbs channel consisting of 4 bi-directional links each link consisting of 2 differential pairs.
- Fabric B 2.4 Gbs channel consisting of 4 bi-directional links each link consisting of 2 differential pairs.
- Control Plane A 1G BASE KX Ethernet channel consisting of two differential pairs (PA\_TX+/-0-3 and PA\_RX+/-0-3).
- Control Plane B − 1G BASE KX Ethernet channel consisting of two differential pairs (PBA\_TX+/-0-3 and PBA\_RX+/- 0-3).
- IPMB-A I2C System Management Bus per ANSI-VITA 38 2003 (PICMG 2.9) consisting of a Serial Clock (PA\_SCL) and Serial Data (PA\_SDA)
- IPMB-B I2C System Management Bus per ANSI-VITA 38 2003 (PICMG 2.9) consisting of a Serial Clock (PB SCL) and Serial Data (PB SDA)

### **RULE B.13.2:**

Connectors and pin definitions for module P0/J0 and switch slot J2-J5 connectors **SHALL** adhere to Section 5.2 of the VITA 41.6 base standard.

## **PERMISSION 13.4:**

The mainframe vendor **MAY** choose to make VXS module and switch slots optional.

# **B.13.7** System Management of VXS Modules and Switch Card

The fundamental approach to system management recommended is the use of Intelligent Platform Management Interface (IPMI). The physical connections are the Intelligent Platform Management Bus or IPMB on I2C routed from one or more switch slots to the VXS module slots. The VITA-41 standard defines the PA\_SCL, PA\_SDA, PB\_SCL, and PB\_SDA signals in Table 6.4 of the VITA-41 standard. These signals are also defined in P2 of the VXIbus standard for management of system resources.

### PERMISSION 13.5:

The mainframe vendor **MAY** use the IPMI approach with I<sup>2</sup>C to control VXS switch cards and modules.

## **RULE B.13.3**:

Module and switch control ports **SHALL** adhere to Sections 5.3 of VITA 41.6

## **PERMISSION 13.6:**

Note that the PxSDA, PxSCL signals in J1 are optional and are only required when implementing system management.




Figure B.57 Backplane VXS module connector positioning




Figure B.58 Backplane VXS switch card connector positioning

	Row A	Row B	Row C	Row D	Row E	Row F	Row G	Row H	Row I
1	PP17_RX0+	PP17_RX0-	GND	PP17_TX0+	PP17_TX0-	GND	RFU	RFU	GND
2	GND	PP17_RX1+	PP17_RX1-	GND	PP17_TX1+	PP17_TX1-	GND	RFU	RFU
3	PP17_RX2+	PP17_RX2-	GND	PP17_TX2+	PP17_TX2-	GND	RFU	RFU	GND
4	GND	PP17_RX3+	PP17_RX3-	GND	PP17_TX3+	PP17_TX3-	GND	RFU	RFU
5	PP15_RX0+	PP15_RX0-	GND	PP15_TX0+	PP15_TX0-	GND	RFU	RFU	GND
б	GND	PP15_RX1+	PP15_RX1-	GND	PP15_TX1+	PP15_TX1-	GND	RFU	RFU
7	PP15_RX2+	PP15_RX2-	GND	PP15_TX2+	PP15_TX2-	GND	RFU	RFU	GND
8	GND	PP15_RX3+	PP15_RX3-	GND	PP15_TX3+	PP15_TX3-	GND	RFU	RFU
9	PP13_RX0+	PP13_RX0-	GND	PP13_TX0+	PP13_TX0-	GND	SP3_TX0+	SP3_TX0-	GND
10	GND	PP13_RX1+	PP13_RX1-	GND	PP13_TX1+	PP13_TX1-	GND	SP3_TX1+	SP3_TX1-
11	PP13_RX2+	PP13_RX2-	GND	PP13_TX2+	PP13_TX2-	GND	SP3_TX2+	SP3_TX2-	GND
12	GND	PP13_RX3+	PP13_RX3-	GND	PP13_TX3+	PP13_TX3-	GND	SP3_TX3+	SP3_TX3-
13	PP11_RX0+	PP11_RX0-	GND	PP11_TX0+	PP11_TX0-	GND	SP3_RX0+	SP3_RX0-	GND
14	GND	PP11_RX1+	PP11_RX1-	GND	PP11_TX1+	PP11_TX1-	GND	SP3_RX1+	SP3_RX1-
15	PP11_RX2+	PP11_RX2-	GND	PP11_TX2+	PP11_TX2-	GND	SP3_RX2+	SP3_RX2-	GND
16	GND	PP11_RX3+	PP11_RX3-	GND	PP11_TX3+	PP11_TX3-	GND	SP3_RX3+	SP3_RX3-

Figure B.59 Backplane Switch Slot J5 Signal Assignments

	Row A	Row B	Row C	Row D	Row E	Row F	Row G	Row H	Row I
1	PP9_RX0+	PP9_RX0-	GND	PP9_TX0+	PP9_TX0-	GND	PP5_TX0+	PP5_TX0-	GND
2	GND	PP9_RX1+	PP9_RX1-	GND	PP9_TX1+	PP9_TX1-	GND	PP5_TX1+	PP5_TX1-
3	PP9_RX2+	PP9_RX2-	GND	PP9_TX2+	PP9_TX2-	GND	PP5_TX2+	PP5_TX2-	GND
4	GND	PP9_RX3+	PP9_RX3-	GND	PP9_TX3+	PP9_TX3-	GND	PP5_TX3+	PP5_TX3-
5	PP7_RX0+	PP7_RX0-	GND	PP7_TX0+	PP7_TX0-	GND	PP5_RX0+	PP5_RX0-	GND
6	GND	PP7_RX1+	PP7_RX1-	GND	PP7_TX1+	PP7_TX1-	GND	PP5_RX1+	PP5_RX1-
7	PP7_RX2+	PP7_RX2-	GND	PP7_TX2+	PP7_TX2-	GND	PP5_RX2+	PP5_RX2-	GND
8	GND	PP7_RX3+	PP7_RX3-	GND	PP7_TX3+	PP7_TX3-	GND	PP5_RX3+	PP5_RX3-
9	PP3_RX0+	PP3_RX0-	GND	PP3_TX0+	PP3_TX0-	GND	SP1_TX0+	SP1_TX0-	GND
10	GND	PP3_RX1+	PP3_RX1-	GND	PP3_TX1+	PP3_TX1-	GND	SP1_TX1+	SP1_TX1-
11	PP3_RX2+	PP3_RX2-	GND	PP3_TX2+	PP3_TX2-	GND	SP1_TX2+	SP1_TX2-	GND
12	GND	PP3_RX3+	PP3_RX3-	GND	PP3_TX3+	PP3_TX3-	GND	SP1_TX3+	SP1_TX3-
13	PP1_RX0+	PP1_RX0-	GND	PP1_TX0+	PP1_TX0-	GND	SP1_RX0+	SP1_RX0-	GND
14	GND	PP1_RX1+	PP1_RX1-	GND	PP1_TX1+	PP1_TX1-	GND	SP1_RX1+	SP1_RX1-
15	PP1_RX2+	PP1_RX2-	GND	PP1_TX2+	PP1_TX2-	GND	SP1_RX2+	SP1_RX2-	GND
16	GND	PP1_RX3+	PP1_RX3-	GND	PP1_TX3+	PP1_TX3-	GND	SP1_RX3+	SP1_RX3-

Figure B.60 Backplane Switch Slot J4 Signal Assignments

Row A         Row B         Row C         Row D         Row E         Row F         Row G         Row H           1         PP2_RX0+         PP2_RX0-         GND         PP2_TX0-         PP2_TX0-         GND         SP2_TX0-         SP2_TX0-           2         GND         PP2_RX1-         GND         PP2_TX1+         PP2_TX1-         GND         SP2_TX1-         S           3         PP2_RX2+         PP2_RX2-         GND         PP2_TX2-         GND         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX2-         SP2_TX3-         SP2_TX3-         GND         SP2_TX3-         GND         SP2_TX3-         SP2_TX3-         SP2_TX3-         SP2_RX3-         SP2_RX3-<									
2         GND         PP2_RX1+         PP2_RX1-         GND         PP2_TX1+         PP2_TX1-         GND         SP2_TX1+         S           3         PP2_RX2+         PP2_RX2-         GND         PP2_TX2+         PP2_TX2-         GND         SP2_TX2+         SP2_TX2+         SP2_TX3-         SP2_RX0-         SP2_RX0-         SP2_RX0-         SP2_RX0-         SP2_RX1-         SP2_RX1-         SP2_RX1-         SP2_RX1-         SP2_RX1-         SP2_RX1-         SP2_RX1-         SP2_RX2-         SP2_RX2-         SP2_RX2-         SP2_RX2-         SP2_RX2-         SP2_RX2-         SP2_RX2-         SP2_RX3-	Row H	Row G	Row F	Row E	Row D	Row C	Row B	Row A	
3         PP2_RX2+         PP2_RX2-         GND         PP2_TX2+         PP2_TX2-         GND         SP2_TX2+         SP2_TX2-           4         GND         PP2_RX3+         PP2_RX3-         GND         PP2_TX3+         PP2_TX3-         GND         SP2_TX2+         SP2_TX3+         S           5         PP4_RX0+         PP4_RX0-         GND         PP4_TX0+         PP4_TX0-         GND         SP2_RX0+         SP2_RX0-         SP2_RX1-         S           6         GND         PP4_RX1+         PP4_RX1-         GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+         S           7         PP4_RX2+         PP4_RX2-         GND         PP4_TX2+         PP4_TX2-         GND         SP2_RX2+         SP2_RX2-         SP2_RX2-           8         GND         PP4_RX3+         PP4_RX3-         GND         PP4_TX3+         PP4_TX3-         GND         SP2_RX2+         SP2_RX3+         S           9         PP8_RX0+         PP8_RX0-         GND         PP8_TX0-         PP8_TX0-         GND         PP6_TX0+         PP6_TX0-           10         GND         PP8_RX1-         GND         PP8_TX1-         PP8_TX1-         GND         PP6_TX2+         PP6_TX2-     <	SP2_TX0-	SP2_TX0+	GND	PP2_TX0-	PP2_TX0+	GND	PP2_RX0-	PP2_RX0+	1
4         GND         PP2_RX3+         PP2_RX3-         GND         PP2_TX3+         PP2_TX3-         GND         SP2_TX3+         S           5         PP4_RX0+         PP4_RX0-         GND         PP4_TX0+         PP4_TX0-         GND         SP2_RX0+         SP2_RX0-         SP2_RX1-         S           6         GND         PP4_RX1+         PP4_RX1-         GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+         S           7         PP4_RX2+         PP4_RX2-         GND         PP4_TX2+         PP4_TX3-         GND         SP2_RX2+         SP2_RX2+         SP2_RX2-           8         GND         PP4_RX3+         PP4_RX3-         GND         PP4_TX3+         PP4_TX3-         GND         SP2_RX2+         SP2_RX3+         S           9         PP8_RX0+         PP8_RX0-         GND         PP8_TX0-         GND         PP6_TX0-         PP6_TX0-         PP6_TX0-         PP6_TX1-         I           10         GND         PP8_RX1-         GND         PP8_TX1-         GND         PP6_TX1-         I         I         I         PP6_TX2-         PP6_TX2-         I         I         I         I         I         I         I         I         I	SP2_TX1+	GND	PP2_TX1-	PP2_TX1+	GND	PP2_RX1-	PP2_RX1+	GND	2
5         PP4_RX0+         PP4_RX0-         GND         PP4_TX0+         PP4_TX0-         GND         SP2_RX0+         SP2_RX0-           6         GND         PP4_RX1+         PP4_RX1-         GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+         SP2_RX2+	SP2_TX2-	SP2_TX2+	GND	PP2_TX2-	PP2_TX2+	GND	PP2_RX2-	PP2_RX2+	3
6         GND         PP4_RX1+         PP4_RX1-         GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+         S           7         PP4_RX2+         PP4_RX2-         GND         PP4_TX2+         PP4_TX2-         GND         SP2_RX2+         SP2_RX2-         SP2_RX2-         SP2_RX3-	SP2_TX3+	GND	PP2_TX3-	PP2_TX3+	GND	PP2_RX3-	PP2_RX3+	GND	4
7         PP4_RX2+         PP4_RX2-         GND         PP4_TX2+         PP4_TX2-         GND         SP2_RX2+         SP2_RX2-           8         GND         PP4_RX3+         PP4_RX3-         GND         PP4_TX3+         PP4_TX3-         GND         SP2_RX2+         SP2_RX2-           9         PP8_RX0+         PP8_RX0-         GND         PP8_TX0-         GND         PP6_TX0+         PP6_TX0-           10         GND         PP8_RX1+         PP8_RX1-         GND         PP8_TX1+         PP8_TX1-         GND         PP6_TX1+         I           11         PP8_RX2+         PP8_RX2-         GND         PP8_TX2+         PP8_TX2-         GND         PP6_TX2+         PP6_TX2-           12         GND         PP8_RX3+         PP8_RX3-         GND         PP8_TX3+         PP8_TX3-         GND         PP6_TX3+         I           13         PP10_RX0+         PP10_RX0-         GND         PP10_TX0-         GND         PP6_RX0+         PP6_RX0-           14         GND         PP10_RX1+         PP10_TX1-         GND         PP6_RX1+         I	SP2_RX0-	SP2_RX0+	GND	PP4_TX0-	PP4_TX0+	GND	PP4_RX0-	PP4_RX0+	5
8         GND         PP4_RX3+         PP4_RX3-         GND         PP4_TX3+         PP4_TX3-         GND         SP2_RX3+         SP2_RX3+         SP2_RX3+         SP2_RX3+         SP2_RX3+         SP2_RX3+         SP3_RX3+         SP3_RX3+	SP2_RX1+	GND	PP4_TX1-	PP4_TX1+	GND	PP4_RX1-	PP4_RX1+	GND	б
9         PP8_RX0+         PP8_RX0-         GND         PP8_TX0+         PP8_TX0-         GND         PP6_TX0+         PP6_TX0-           10         GND         PP8_RX1+         PP8_RX1-         GND         PP8_TX1+         PP8_TX1-         GND         PP6_TX1+         I           11         PP8_RX2+         PP8_RX2-         GND         PP8_TX2+         PP8_TX2-         GND         PP6_TX2+         PP6_TX2+         PP6_TX2-           12         GND         PP8_RX3+         PP8_RX3-         GND         PP8_TX3+         PP8_TX3-         GND         PP6_TX3+         I           13         PP10_RX0+         PP10_RX0-         GND         PP10_TX0-         PP10_TX1-         GND         PP6_RX0-         PP6_RX1-         I           14         GND         PP10_RX1+         PP10_RX1-         GND         PP10_TX1-         PP10_TX1-         GND         PP6_RX1+         I	SP2_RX2-	SP2_RX2+	GND	PP4_TX2-	PP4_TX2+	GND	PP4_RX2-	PP4_RX2+	7
10         GND         PP8_RX1+         PP8_RX1-         GND         PP8_TX1+         PP8_TX1-         GND         PP6_TX1+         I           11         PP8_RX2+         PP8_RX2-         GND         PP8_TX2+         PP8_TX2-         GND         PP6_TX2+         PP6_TX2+         PP6_TX2-         PP6_TX3+         I	SP2_RX3+	GND	PP4_TX3-	PP4_TX3+	GND	PP4_RX3-	PP4_RX3+	GND	8
11         PP8_RX2+         PP8_RX2-         GND         PP8_TX2+         PP8_TX2-         GND         PP6_TX2+         PP6_TX2-           12         GND         PP8_RX3+         PP8_RX3-         GND         PP8_TX3+         PP8_TX3-         GND         PP6_TX3+         I           13         PP10_RX0+         PP10_RX0-         GND         PP10_TX0+         GND         PP6_RX0+         PP6_RX0-           14         GND         PP10_RX1+         PP10_RX1-         GND         PP10_TX1-         GND         PP6_RX1+         I	PP6_TX0-	PP6_TX0+	GND	PP8_TX0-	PP8_TX0+	GND	PP8_RX0-	PP8_RX0+	9
12         GND         PP8_RX3+         PP8_RX3-         GND         PP8_TX3+         PP8_TX3-         GND         PP6_TX3+         I           13         PP10_RX0+         PP10_RX0-         GND         PP10_TX0+         PP10_TX0-         GND         PP6_RX0+         PP6_RX0-           14         GND         PP10_RX1+         PP10_RX1-         GND         PP10_TX1+         PP10_TX1-         GND         PP6_RX1+         I	PP6_TX1+	GND	PP8_TX1-	PP8_TX1+	GND	PP8_RX1-	PP8_RX1+	GND	10
13 PP10_RX0+ PP10_RX0-       GND       PP10_TX0+       PP10_TX0-       GND       PP6_RX0+       PP6_RX0-         14 GND       PP10_RX1+       PP10_RX1-       GND       PP10_TX1+       PP10_TX1-       GND       PP6_RX1-       I	PP6_TX2-	PP6_TX2+	GND	PP8_TX2-	PP8_TX2+	GND	PP8_RX2-	PP8_RX2+	11
14 GND PP10_RX1+ PP10_RX1- GND PP10_TX1+ PP10_TX1- GND PP6_RX1+ I	PP6_TX3+	GND	PP8_TX3-	PP8_TX3+	GND	PP8_RX3-	PP8_RX3+	GND	12
	PP6_RX0-	PP6_RX0+	GND	PP10_TX0-	PP10_TX0+	GND	PP10_RX0-	PP10_RX0+	13
15 PP10_RX2+ PP10_RX2- GND PP10_TX2+ PP10_TX2- GND PP6_RX2+ PP6_RX2-	PP6_RX1+	GND	PP10_TX1-	PP10_TX1+	GND	PP10_RX1-	PP10_RX1+	GND	14
	PP6_RX2-	PP6_RX2+	GND	PP10_TX2-	PP10_TX2+	GND	PP10_RX2-	PP10_RX2+	15
16 GND PP10_RX3+ PP10_RX3- GND PP10_TX3+ PP10_TX3- GND PP6_RX3+ I	PP6_RX3+	GND	PP10_TX3-	PP10_TX3+	GND	PP10_RX3-	PP10_RX3+	GND	16
I		SP2_TX0- SP2_TX1+ SP2_TX2- SP2_TX3+ SP2_RX0- SP2_RX1+ SP2_RX2- SP2_RX3+ PP6_TX0- PP6_TX1+ PP6_TX3+ PP6_TX3+ PP6_RX0- PP6_RX1+ PP6_RX2-	SP2 TX0+         SP2 TX0-           GND         SP2_TX1+           SP2_TX2+         SP2_TX2-           GND         SP2_TX3+           SP2_RX0+         SP2_RX0-           GND         SP2_RX1+           SP2_RX2+         SP2_RX2-           GND         SP2_RX3+           PP6_TX0+         PP6_TX0-           GND         PP6_TX1+           PP6_TX2+         PP6_TX3+           PP6_RX0+         PP6_RX0-           GND         PP6_RX1+           PP6_RX2+         PP6_RX2-	GND         SP2 TX0+         SP2 TX0-           PP2_TX1-         GND         SP2_TX1+           GND         SP2_TX2+         SP2_TX2-           PP2_TX3-         GND         SP2_TX3+           GND         SP2_RX0-         SP2_RX0-           PP4_TX1-         GND         SP2_RX1+           GND         SP2_RX2+         SP2_RX2-           PP4_TX3-         GND         SP2_RX3+           GND         PP6_TX0+         PP6_TX0-           PP8_TX1-         GND         PP6_TX1+           GND         PP6_TX2+         PP6_TX3+           GND         PP6_RX0-         PP6_RX0-           PP10_TX1-         GND         PP6_RX1+           GND         PP6_RX2-         PP6_RX2-	PP2_TX0-         GND         SP2_TX0+         SP2_TX0-           PP2_TX1+         PP2_TX1-         GND         SP2_TX1+           PP2_TX2-         GND         SP2_TX2+         SP2_TX2-           PP2_TX3+         PP2_TX3-         GND         SP2_TX3+           PP4_TX0-         GND         SP2_RX0+         SP2_RX0-           PP4_TX1+         PP4_TX1-         GND         SP2_RX1+           PP4_TX2-         GND         SP2_RX2+         SP2_RX2-           PP4_TX3+         PP4_TX3-         GND         SP2_RX3+           PP8_TX0-         GND         PP6_TX0+         PP6_TX0-           PP8_TX1+         PP8_TX1-         GND         PP6_TX1+           PP8_TX2-         GND         PP6_TX2+         PP6_TX3+           PP10_TX0-         GND         PP6_RX0+         PP6_RX0-           PP10_TX1-         GND         PP6_RX1+         PP6_RX1-           PP10_TX2-         GND         PP6_RX2+         PP6_RX2-	PP2_TX0+         PP2_TX0-         GND         SP2_TX0+         SP2_TX0-           GND         PP2_TX1+         PP2_TX1-         GND         SP2_TX1+           PP2_TX2+         PP2_TX2-         GND         SP2_TX2+         SP2_TX2-           GND         PP2_TX3+         PP2_TX3-         GND         SP2_TX3+           PP4_TX0+         PP4_TX0-         GND         SP2_RX0-         SP2_RX1-           GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+           PP4_TX2+         PP4_TX3-         GND         SP2_RX2-         SP2_RX2-           GND         PP4_TX3+         PP4_TX3-         GND         SP2_RX3+           PP8_TX0+         PP8_TX0-         GND         PP6_TX0+         PP6_TX0-           GND         PP8_TX1+         PP8_TX1-         GND         PP6_TX1+           PP8_TX2+         PP8_TX3-         GND         PP6_TX3+         PP6_TX3+           PP10_TX0+         PP10_TX0-         GND         PP6_RX0-         PP6_RX0-           GND         PP10_TX1-         GND         PP6_RX1-         PP6_RX1-           PP10_TX2+         PP10_TX2-         GND         PP6_RX2-         PP6_RX2-	GND         PP2_TX0+         PP2_TX0-         GND         SP2_TX0+         SP2_TX0-           PP2_RX1-         GND         PP2_TX1+         PP2_TX1-         GND         SP2_TX1+           GND         PP2_TX2+         PP2_TX2-         GND         SP2_TX2+         SP2_TX2-           PP2_RX3-         GND         PP2_TX3+         PP2_TX3-         GND         SP2_TX3+           GND         PP4_TX0+         PP4_TX0-         GND         SP2_RX0+         SP2_RX0-           PP4_RX1-         GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+           GND         PP4_TX2+         PP4_TX2-         GND         SP2_RX2+         SP2_RX2-           PP4_RX3-         GND         PP4_TX3+         PP4_TX3-         GND         SP2_RX3+           GND         PP8_TX0+         PP8_TX0-         GND         PP6_TX0+         PP6_TX0-           PP8_RX1-         GND         PP8_TX1+         PP8_TX1-         GND         PP6_TX1+           GND         PP8_TX2+         PP8_TX3-         GND         PP6_TX2+         PP6_TX3+           GND         PP10_TX0+         PP10_TX0-         GND         PP6_RX0-         PP6_RX1-           GND         PP10_TX1-	PP2_RX0-         GND         PP2_TX0+         PP2_TX0-         GND         SP2_TX0+         SP2_TX0-           PP2_RX1+         PP2_RX1-         GND         PP2_TX1+         PP2_TX1-         GND         SP2_TX1+           PP2_RX2-         GND         PP2_TX2+         PP2_TX2-         GND         SP2_TX2+         SP2_TX2-           PP2_RX3+         PP2_RX3-         GND         PP2_TX3+         PP2_TX3-         GND         SP2_TX3-           PP4_RX0-         GND         PP4_TX0+         PP4_TX3-         GND         SP2_RX0-         SP2_RX0+         SP2_RX0-           PP4_RX1+         PP4_RX1-         GND         PP4_TX1+         PP4_TX1-         GND         SP2_RX1+           PP4_RX2-         GND         PP4_TX2+         PP4_TX3-         GND         SP2_RX2-           PP4_RX3+         PP4_RX3-         GND         PP4_TX3-         GND         SP2_RX3-           PP8_RX0-         GND         PP8_TX0-         PP8_TX0-         GND         PP6_TX0-         PP6_TX0-           PP8_RX1-         PP8_RX1-         GND         PP8_TX1-         PP8_TX1-         GND         PP6_TX1-           PP8_RX3-         GND         PP8_TX2-         GND         PP6_TX2-         PP6_TX3-     <	PP2_RX0+         PP2_RX0-         GND         PP2_TX0+         PP2_TX0-         GND         SP2_TX0+         SP2_TX0-           GND         PP2_RX1+         PP2_RX1-         GND         PP2_TX1+         PP2_TX1-         GND         SP2_TX1-           PP2_RX2+         PP2_RX2-         GND         PP2_TX2+         PP2_TX2-         GND         SP2_TX2+         SP2_TX2-           GND         PP2_RX3-         GND         PP2_TX3-         GND         SP2_TX3-         GND         SP2_TX3-           PP4_RX0-         PP4_RX3-         GND         PP4_TX0-         GND         SP2_RX0-         SP2_RX0-           GND         PP4_RX1-         PP4_RX1-         GND         PP4_TX1-         PP4_TX1-         GND         SP2_RX1-           PP4_RX2+         PP4_RX2-         GND         PP4_TX2+         PP4_TX3-         GND         SP2_RX2-           GND         PP4_RX3-         GND         PP4_TX3-         PP4_TX3-         GND         SP2_RX2-           GND         PP4_RX3-         GND         PP4_TX3-         PP4_TX3-         GND         SP2_RX3-           PP8_RX0-         PP8_RX3-         GND         PP8_TX3-         PP4_TX3-         PP4_TX3-         GND         PP6_TX0-

Figure B.61 Backplane Switch Slot J3 Signal Assignments

	Row A	Row B	Row C	Row D	Row E	Row F	Row G	Row H	Row I
1	PP12_RX0+	PP12_RX0-	GND	PP12_TX0+	PP12_TX0-	GND	SP4_TX0+	SP4_TX0-	GND
2	GND	PP12_RX1+	PP12_RX1-	GND	PP12_TX1+	PP12_TX1-	GND	SP4_TX1+	SP4_TX1-
3	PP12_RX2+	PP12_RX2-	GND	PP12_TX2+	PP12_TX2-	GND	SP4_TX2+	SP4_TX2-	GND
4	GND	PP12_RX3+	PP12_RX3-	GND	PP12_TX3+	PP12_TX3-	GND	SP4_TX3+	SP4_TX3-
5	PP14_RX0+	PP14_RX0-	GND	PP14_TX0+	PP14_TX0-	GND	SP4_RX0+	SP4_RX0-	GND
6	GND	PP14_RX1+	PP14_RX1-	GND	PP14_TX1+	PP14_TX1-	GND	SP4_RX1+	SP4_RX1-
7	PP14_RX2+	PP14_RX2-	GND	PP14_TX2+	PP14_TX2-	GND	SP4_RX2+	SP4_RX2-	GND
8	GND	PP14_RX3+	PP14_RX3-	GND	PP14_TX3+	PP14_TX3-	GND	SP4_RX3+	SP4_RX3-
9	PP16_RX0+	PP16_RX0-	GND	PP16_TX0+	PP16_TX0-	GND	SWC_TX0+	SWC_TX0-	GND
10	GND	PP16_RX1+	PP16_RX1-	GND	PP16_TX1+	PP16_TX1-	GND	SWC_TX1+	SWC_TX1-
11	PP16_RX2+	PP16_RX2-	GND	PP16_TX2+	PP16_TX2-	GND	SWC_TX2+	SWC_TX2-	GND
12	GND	PP16_RX3+	PP16_RX3-	GND	PP16_TX3+	PP16_TX3-	GND	SWC_TX3+	SWC_TX3-
13	PP18_RX0+	PP18_RX0-	GND	PP18_TX0+	PP18_TX0-	GND	SWC_RX0+	SWC_RX0-	GND
14	GND	PP18_RX1+	PP18_RX1-	GND	PP18_TX1+	PP18_TX1-	GND	SWC_RX1+	SWC_RX1-
15	PP18_RX2+	PP18_RX2-	GND	PP18_TX2+	PP18_TX2-	GND	SWC_RX2+	SWC_RX2-	GND
16	GND	PP18_RX3+	PP18_RX3-	GND	PP18_TX3+	PP18_TX3-	GND	SWC_RX3+	SWC_RX3-

Figure B.62 Backplane Switch Slot J2 Signal Assignments

	Row A	Row B	Row C	Row D	Row E	Row F	Row G	Row H
1	PEN*	RFU	SERA	SERB	+5 STBY	ACFAIL*	SYSFAIL*	SYSRST*
2	GA0*	GA1*	GA2*	GA3*	GA4*	GAP*	LI/I	RFU
3	SW_SE1	SW_SE2	SW_SE3	SW_SE4	SW_SE5	SW_SE6	SW_SE7	SW_SE8
4	SW_TX+	SW_TX-	SW_RX+	SW_RX-	RFU	RFU	RFU	RFU
5	GND							
6	PP17_SGTX+	PP17_SGTX-	PP15_SGTX+	PP15_SGTX-	PP17_SGRX+	PP17_SGRX-	PP15_SGRX+	PP15_SGRX-
7	PP9_SGTX+	PP9_SGTX-	PP7_SGTX+	PP7_SGTX-	PP9_SGRX+	PP9_SGRX-	PP7_SGRX+	PP7_SGRX-
8	PP1_SGTX+	PP1_SGTX-	PP2_SGTX+	PP2_SGTX-	PP1_SGRX+	PP1_SGRX-	PP2_SGRX+	PP2_SGRX-
9	PP8_SGTX+	PP8_SGTX-	PP10_SGTX+	PP10_SGTX-	PP8_SGRX+	PP8_SGRX-	PP10_SGRX+	PP10_SGRX-
10	PP16_SGTX+	PP16_SGTX-	PP18_SGTX+	PP18_SGTX-	PP16_SGRX+	PP16_SGRX-	PP18_SGRX+	PP18_SGRX-
11	PP13_SGTX+	PP13_SGTX-	PP11_SGTX+	PP11_SGTX-	PP13_SGRX+	PP13_SGRX-	PP11_SGRX+	PP11_SGRX-
12	PP5_SGTX+	PP5_SGTX-	PP3_SGTX+	PP3_SGTX-	PP5_SGRX+	PP5_SGRX-	PP3_SGRX+	PP3_SGRX-
13	PP4_SGTX+	PP4_SGTX-	PP6_SGTX+	PP6_SGTX-	PP4_SGRX+	PP4_SGRX-	PP6_SGRX+	PP6_SGRX-
14	PP12_SGTX+	PP12_SGTX-	PP14_SGTX+	PP14_SGTX-	PP12_SGRX+	PP12_SGRX-	PP14_SGRX+	PP14_SGRX-
15	PB_SDA	PB_SCL	PA_SDA	PA_SCL	RFU	RFU	RFU	RFU
16	RFU							

Figure B.63 Backplane Switch Slot J1 Signal Assignments

# C. SYSTEM ARCHITECTURE

# C.1 VXIbus SYSTEM ARCHITECTURE OVERVIEW

The VXIbus architecture allows a wide range of instruments, interface cards or computers from different manufacturers to coexist as modules in the same cardcage. The range of the applications being addressed by different cardcages in the VXIbus family is very broad and, hence, the architecture is intentionally left open to accommodate this flexibility. VXIbus does not define a specific system hierarchy or topology nor does it specify the type of microprocessor, operating system or the type of interface to the host computer. What VXIbus defines is a foundation (or platform) upon which the above decisions can be made while ensuring compatibility between different manufacturers. Figure C.1 shows *some of the* possible system configurations and may help illustrate the flexibility that is allowed by the VXIbus standard.





Figure C.1. Typical System Configurations

As shown by the examples in Figure C.1 there are many topologies possible within the VXIbus architecture. These include single CPU systems that centralize the intelligence for all their instrument modules, multiple CPU systems with distributed intelligence and stand alone mainframes that contain a host computer running user applications. Each of these topologies has different communication needs which are met by a layered set of communication protocols illustrated in Figure C.2.



**Figure C.2.** VXIbus Communication Layers

In order to support automatic system and memory configuration, the VXIbus standard specifies a minimum amount of capability on each device regardless of its function. A VXIbus device (see Section C.2, "Device Operation"), being the lowest element of a hierarchy, has a set of "Configuration Registers", all totally accessible from P1 on VMEbus which allow the system to identify the device, its class, model and manufacturer, address space (A16, A24, A32, A64) and memory requirements. VXIbus devices with only this minimum level of capability are called **REGISTER BASED DEVICES.** As an example, the single CPU system shown in Figure C.1 may implement all of its instruments using only Register Based Devices with device specific protocols on how the CPU communicates with each of those instruments. VXIbus also defines **MEMORY DEVICES**, (See Section C.2.3, "Memory Devices") that can be identified as RAM, ROM or other memory types and be configured in contiguous blocks of memory based on speed or memory type.

If a higher level of communication ability between modules is desired in the system, VXIbus defines a class of devices called MESSAGE BASED DEVICES. In addition to the configuration registers mentioned above, Message Based Devices are required to have communication registers that are accessible to other modules in the system. Each device in the system can then use specific communication protocols such as VXIbus's Word Serial Protocol (See Section C.3.3.1, "Word Serial Protocols") to communicate with other devices. The multi-CPU system shown in Figure C.1 is a good example of this type of system where each instrument is a Message Based Device and is therefore capable of receiving instructions from a host or a common host interface. Note that by agreeing on a class of communication protocols, such as Word Serial, different manufacturers can now build any of those instruments and be assured of compatibility with the rest of the system. Higher level communication protocols, referred to as Shared Memory Protocols in Figure C.2, can later be defined using these platforms.

COMMANDERS and SERVANTS. For many systems, such as the single CPU system shown in Figure C.1, only the first level of this hierarchy exists. In that example, the CPU and host interface device is a Commander which controls the three instrument Servants. A Commander is able to initiate communication with its Servants based on their capabilities. If the Servants are Message Based Devices, such communication can take place using COMMANDS which are described by the Word Serial Protocols. Communication with Register Based Servants is device dependent and may vary between systems. The Commander/Servant hierarchy can be nested since a Message Based Device may be a Commander as well as a Servant to the next level above it. The hierarchical instrument system of Figure C.1 is an example of such a system. Instrument #1 and #2 are shown as multi device instruments that have two Servants each while the instruments themselves may be Servants to the host interface.

A common element that instruments may desire to share among them is the interface to the host computer as shown in the Multi-CPU system example in Figure C.1. The 488-VXIbus interface device (see Section D.2, "488-VXIbus Interface") is an example of such a device. VXIbus defines this as a function specific Message Based Device with communication protocols that support IEEE-488 functions. This device, if provided, may be shared by the instruments needing to be accessed by the host. Other host or peripheral interfaces such as RS-232, LAN or Human Interfaces can be designed in a similar fashion.

Regardless of the topology of the VXIbus cardcage (See Figure C.1.), VMEbus's multiple bus master architecture demands a minimal amount of system related functions that are performed by a central RESOURCE MANAGER (see Section C.4.1, "Resource Manager"). The following are some of the functions a Resource Manager MAY need to perform depending on the topology of the system.

- Address map configuration. To configure the A24, A32 and A64 address maps and assign blocks of addresses to the devices requiring them.
- Determining System Hierarchy. In a multi-CPU system, the potential for more than one processor to try and control another device exists. The Commander/Servant hierarchies determined by the Resource Manager prevent this type of conflict.
- Allocating Shared System Resources. A central Resource Manager (e.g. operating system) is needed in systems that share blocks of memory for communication or share other hardware resources such as trigger busses.
- Performing System Self Test and Diagnostics.
- *Initialization of all Commanders in the system.*

# C.2 DEVICE OPERATION

## **C.2.1 Device Overview**

Devices are the lowest logical component in the VXIbus system. Normally a device will consist of one VXIbus module. However, multi-board devices and multi-device boards are permitted. There is a unique Logical Address associated with each device in the system. Examples of devices are computers, multimeters, multiplexers, oscillators, operator interfaces and counters. VXIbus devices may be categorized by their supported protocols into four classes as illustrated in Figure C.3.

- Message Based Devices support the VXIbus configuration and communication protocols. This category includes only devices with Commander and/or command based Servant elements. Examples of Message Based Devices are any devices with local intelligence that require a level of communication capability such as DMM's, Spectrum Analyzers, Display Controllers, 488-VXIbus interface devices, Switch controllers, etc.
- Register Based Devices support VXIbus register maps, but no VXIbus communication protocols. This category is comprised of devices having Register Based Servant elements. Typically Register Based Devices are simple, inexpensive devices such as simple switches, digital I/O cards, simple serial interface cards and in general any card that requires little or no local intelligence. More sophisticated devices could also be implemented as Register Based Devices that rely on Message Based Devices for their instructions.
- Memory Devices have configuration registers and contain certain attributes of a Memory Device such as type and access time, etc. but have no other VXIbus defined registers or protocols. Bubble memory, RAM and ROM cards are in this category.
- Extended Devices are special purpose VXIbus devices that have configuration registers so they can be identified by the system. This category of devices will allow for definition of future device classes to support further levels of compatibility.

Hybrid Devices are VMEbus compatible devices that know about VXIbus devices and have the ability to communicate with them or make use of them, but don't themselves comply with VXIbus device requirements. Existing VMEbus boards with the appropriate software to make use of VXIbus devices are an example of this class of device.

Non-VXIbus devices are VMEbus devices that do not comply with or use any of the VXIbus requirements.

## C.2.1.1 DEVICE SLAVE CAPABILITIES

All VXIbus devices have a common set of VMEbus slave attributes. These include standard memory maps, common addressing modes and standard register definitions.

### C.2.1.1.1 Device Addressing

All VXIbus devices have registers located within 64 byte blocks in the A16 address space. The base address of a device's registers is determined by the device's unique Logical Address. The Logical Address selector is an eight (8) bit selector which has 256 unique settings. The Logical Address is the value indicated by this selector and corresponds to bits  $6 \rightarrow 13$  of the device register base address. Bits 14 and 15 of the base address are both 1 and the base address is:

 $V \times 64 + 49152$ 

where V is the device's Logical Address.




Figure C.3. Device Classifications

If a device requires fewer than 64 bytes of address space, all of it may reside within the defined 64 byte block. Otherwise, it has additional registers in the A24, A32 or A64 address space. The base address of a device's A24, A32 or A64 registers is programmed via an Offset register in the configuration portion of its A16 registers.

# **RULE C.2.1:**

Every VXIbus device **SHALL** have a non-volatile means of selecting Logical Addresses and implement the defined A16 addressing scheme.

#### **RULE C.2.2:**

**IF** a VXIbus device has A24, A32 or A64 registers,

**THEN** the base address of such registers **SHALL** be programmable via its Offset register in its A16 configuration area.

#### **RULE C.2.3:**

All VXIbus slaves **SHALL** implement A16 addressing modes and have configuration registers available in the A16 address space.

#### **PERMISSION C.2.1:**

VXIbus slaves **MAY** also implement A24, A32 or A64 addressing modes.

### **RULE C.2.4:**

**IF** a VXIbus slave implements A24, A32 or A64 addressing modes in addition to A16 addressing,

**THEN** it **SHALL** implement only one of the additional addressing modes (A24, A32, A64).

#### **OBSERVATION C.2.1:**

The additional addressing modes (A16/A24, A16/A32 and A16/A64) are mutually exclusive to one another. If Enhanced Capability is defined in the ID Register, then the addressing mode of the device is defined in the Enhanced Capabilities Register. Currently A16/A64 is the only enhanced mode defined.

# **RULE C.2.5:**

VXIbus slaves **SHALL** implement D16.

#### **RECOMMENDATION C.2.1:**

VXIbus slaves should implement D08 (EO).

# **PERMISSION C.2.2:**

VXIbus slaves **MAY** implement D32 and/or D64.

The preceding rules, etc. are summarized in the following table.

IF					THEN			
11	A16	A24	A32	A64	<b>D08(EO)</b>	<b>D16</b>	<b>D32</b>	<b>D64</b>
SLAVE A16	•	MAY	MAY	MAY	REC.	SHALL	MAY	MAY
SLAVE A24	SHALL	•	N.A.	N.A.	REC.	SHALL	MAY	MAY
SLAVE A32	SHALL	N.A.	•	N.A.	REC.	SHALL	MAY	MAY
SLAVE A64	SHALL	N.A.	N.A.	•	REC.	SHALL	MAY	MAY

N.A. – Not Allowed REC. - Recommended

# **RULE C.2.6:**

VXIbus slaves **SHALL NOT** rely on A40 or MD32 modes for proper operation.

# **C.2.1.1.2** Configuration Registers

The following diagram contains the register map for the Configuration registers of a VXIbus device. These registers are located in the A16 address space by the Logical Address selector as described previously. Revision 3.0 of this specification adds the Enhanced Capabilities Register at address 1C <sub>16</sub> (formerly a device class dependent register). This location was chosen to facilitate backwards compatibility with existing modules because it is not defined for any Device Class by the VXI Consortium.

3F <sub>16</sub>	DEVICE DEPENDENT REGISTERS
1E <sub>16</sub>	DEVICE CLASS DEPENDENT REGISTER
1C 16	Enhanced Capabilities Register
1B <sub>16</sub> 08 <sub>16</sub>	DEVICE CLASS DEPENDENT REGISTERS
06 <sub>16</sub>	Offset Register
04 16	Status/Control Register
02 16	Device Type
00 16	ID/Logical Address Register

The fields of the above table are defined as follows:

**ID Register:** A read of this 16-bit register provides information about the device's configuration. Its contents are defined in the following table.

Bit#	15 ← 14	13 ← 12	11 ← 0
Contents	Device	Address	Manufacturer
	Class	Space	ID

 Device Class: This field indicates the classification of the VXIbus device according to the following table.

Value	Class
00	Memory
01	Extended
10	Message Based
11	Register Based

• Address Space: This field indicates the addressing mode(s) of the device's operational registers according to the following table.

Value	Mode	
00	A16/A24	
01	A16/A32	
10	Enhanced Capability	
11	A16 Only	

Manufacturer ID: This number uniquely identifies the manufacturer of the device. The list of ID numbers is maintained by the VXIbus Consortium. Each VXIbus device manufacturer has exactly one Manufacturer ID number. Numbers are assigned to manufacturers in decreasing order beginning with number 4095. See Section A.1, "Manufacturer ID Numbers", for information on obtaining a manufacturer ID number.

# **OBSERVATION C.2.2:**

ID number  $3840 (F00_{16})$  is reserved for user customized devices and any other unique special function device.

**Logical Address:** This 16-bit write register is defined by the optional Dynamic Configuration protocol. See Section F, "Dynamic Configuration".

**Device Type:** This 16-bit register contains a device dependent type identifier. The read contents of this register are defined below

Bit #	15 ← 12	11 ← 0
Contents	Required	Model
Contents	Memory	Code

• Required memory [Only required for A16/A24, A16/A32 and A16/A64 devices]: These 4 bits contain a number m, which is between 0 and 15. The required memory usage is defined as

For Address Mode	Memory usage =
A16/A24	$2^{23-m}$
A16/A32	$2^{31-m}$
A16/A64	$2^{63-m}$

The address mode for the device is found in the *address space* field of the ID register or if the *address space* field is set to enhanced capabilities (10<sub>2</sub>), then the address mode is found in the *address mode* field of the enhanced capabilities register. The appropriate equation from the above table gives the amount of A24, A32 or A64 memory space (in bytes) resident on the device. This also means that the device must decode addresses to this resolution.

# **OBSERVATION C.2.3:**

The above algorithm for determining memory requirements allows devices with minimal memory requirements to let the *Required Memory* bits float to a high level and minimizes hardware requirements for low cost devices.

In the case of an A16 only device, these four bits are the upper bits of the Model Code

#### **OBSERVATION C.2.4:**

The minimum size of an A24 device's memory is 256 bytes. The maximum size of the memory map is 1/2 of the complete A24 VMEbus address space, i.e. 8,388,608 bytes (8 Mbytes).

# **OBSERVATION C.2.5:**

The minimum size of an A32 device's memory is 65,536 bytes (64 kbytes). The maximum size of the memory map is 1/2 of the complete A32 VMEbus address space, i.e. 2,147,483,648 bytes (2 Gbytes).

# **OBSERVATION C.2.6:**

The minimum size of an A64 device's memory is 281,474,976,710,656 (281 Tbytes). The maximum size of the memory map is 1/2 of the complete A64 VMEbus address space, i.e. 9,223,372,036,854,775,808 bytes (9 Ebytes).

#### **SUGGESTION C.2.1:**

It would be a good idea to limit the memory space of any device to 1/4 of the available address range for the device. This would facilitate having more than one device in each possible address space.

• Model Code: This field contains a unique card identifier which is defined by the manufacturer. In the case of an A16 only device, this field occupies all 16 bits of the Device Type register.

#### **OBSERVATION C.2.7:**

Model codes 0-255 (0-FF $_{16}$  are reserved for Slot 0 devices. See Rules C.4.18 and C.4.19 in Section C.4.3, "VXIbus Subsystem Slot 0".

A write to the Device Type register location has no effect. Its use is reserved for VXIbus definition.

**Status Register:** A read of this register provides information about the Device's status as defined in the following table.

Bit #	15	14	13 ← 4	3	2	1 ← 0
Contents	A24/A32/A64 Active	MODID*	Device Dependent	Ready	Passed	Device Dependent

• A24/A32/A64 Active: This bit is only required for A16/A24, A16/A32 or A16/A64 devices. A one (1) in this field indicates that its A24, A32 or A64 registers can be accessed. This bit reflects the state of the Control register's A24/A32/A64 Enable bit.

# **RULE C.2.7:**

The A24/A32/A64 Active bit in an A16/A24, A16/A32 and A16/A64 device **SHALL** be cleared (set to zero (0)) whenever SYSRESET\* is asserted and changed only by a write of the A24/A32/A64 Enable bit in the device's Control register.

### **OBSERVATION C.2.8:**

In an A16 only device the A24/A32/A64 Active bit is device dependent.

• MODID\*: A one (1) in this field indicates that the device is not selected via the P2 MODID line. A zero (0) indicates that the device is selected by a high state on the P2 MODID line.

# **RULE C.2.8:**

**IF** A device does not implement MODID capability (P1 only device)

**THEN** the device's *MODID*\* bit **SHALL** always be set to one (1).

### **RULE C.2.9:**

**IF** A device implements MODID capability,

**THEN** the device's *MODID\** bit **SHALL** always be set or reset within 1 ms of the module's MODID line being set or reset.

- Ready: This field serves two purposes:
  - 1. After the power-on initialization sequence (see Section C.2.1.2, "Device Initialization and Diagnostics") a one (1) in this field in combination with a zero (0) in the *Passed* field indicates that the device has failed register initialization.
  - 2. After the power-on initialization sequence, a one (1) in this field in combination with a one (1) in the *Passed* field indicates that the device is ready to execute its full set of operational commands.

#### **OBSERVATION C.2.9:**

The *Ready* bit indicates that a device is ready to accept its full set of operational commands. This "readiness" is determined in a device dependent manner. A standard definition of readiness for Message Based Devices is given in Section C.2.4.5, "Message Based Device Configuration".

• Passed: A zero (0) in this field indicates that the device is either executing or has failed its self test. A one (1) indicates that the self test has successfully completed.

# **RULE C.2.10:**

**IF** a device does not implement a power-on self test,

**THEN** its *Passed* bit **SHALL** always be set to one (1).

#### **PERMISSION C.2.3:**

The device dependent bits of the Status register **MAY** be defined to indicate the state of the corresponding bits of the Control register.

**Control Register:** A write to this register causes specific actions to be executed by the device.

These actions are described in the following table.

Bit #	15	14 ← 2	1	0
Contents	A24/A32/A64 Enable	Device Dependent	Sysfail Inhibit	Reset

- A24/A32/A64 Enable: A one (1) in this field enables access to the device's A24, A32 or A64 VMEbus registers. A zero (0) disables such access.
- Device Dependent: The bits in this field are available to the device designer for device and/or application specific control.

# **OBSERVATION C.2.10:**

A Resource Manager which lacks device specific knowledge of a device will always write a one to each of the device dependent bits of a device's Control register whenever it writes to that Control register to change any of the VXIbus defined bits.

# **RECOMMENDATION C.2.2:**

The device dependent bits of the Control register should be implemented so that writing ones to these bits will not disturb the initial state of the device. This will permit a Resource Manager or Commander (which lacks device specific knowledge) to write the VXIbus defined bits without causing some undesired activity on the device.

- Sysfail Inhibit: A one (1) in this field disables the device from driving the SYSFAIL\* line.
- Reset: A one (1) in this field forces the device into a reset state.

# **RULE C.2.11:**

**IF** a device's Commander writes a one (1) to the device's *Reset* bit,

**THEN** the Commander must not write a zero (0) to that device's *Reset* bit within the following 100 ms.

See Section C.2.1.2, "Device Initialization and Diagnostics", for more information on the operation of the above bits.

**Offset Register:** This register is needed only for A16/A24, A16/A32 and A16/A64 devices. This 16-bit read/write register defines the base address of this device's A24, A32 or A64 operational registers. The m+1 most significant bits of the Offset register are the values of the m+1 most significant bits of the device's A24, A32 or A64 register addresses, where m is the value of the *Required Memory* field of the device's Device Type register. The 15-m least significant bits of the Offset register are meaningless. Thus, the Offset register bits  $15 \rightarrow 15$ -m map to the address lines A  $_{23} \rightarrow$  A $_{23-<math>m}$  for A24 registers, to lines A $_{31} \rightarrow$  A $_{31-<math>m}$  for A32 registers or to lines A $_{63} \rightarrow$  A $_{63-<math>m}$  for A64 registers.

# **OBSERVATION C.2.11:**

In the case of an A16 only device, the Offset register's location is a device dependent operational register.

#### **OBSERVATION C.2.12:**

A read of the Offset register always returns the address offset most recently written to the Offset register.

#### **OBSERVATION C.2.13:**

The Dynamic Configuration protocol defines additional use of the Offset register. See Section F, "Dynamic Configuration".

Enhanced Capabilities Register: This register is only needed if the *Address Space* field of the ID register is set to  $10_2$ . This 16-bit register contains the address mode of the device if the *address space* field of the ID register is set to enhanced capabilities (value  $10_2$ ). The remaining bits of this register are reserved by the VXI consortium for future definition.

Bit #	15 ← 3	2 <b>←</b> 0
Contents	VXI Reserved	Address Mode

- VXI Reserved: Reserved for future implementation by the VXIbus Consortium.
- Address Mode: This field indicates the enhanced capabilities addressing mode(s) of the device's operational registers according to the following table.

Value	Mode
001←000	RESERVED
010	A16/A64
111←011	RESERVED

# **OBSERVATION C.2.14:**

In the case where the *address space* field of the ID register is set to A16 only, A16/A24 or A16/A32, the Enhanced Capabilities register's location is a device dependent operational register.

#### **OBSERVATION C.2.15:**

The *Address Mode* field of the Enhanced Capabilities Register has been defined such that, in future revisions of the specification, the values  $000_2$ ,  $001_2$  and  $011_2$  can be used to respectively indicate the same addressing modes as the values  $00_2$ ,  $01_2$  and  $11_2$  indicate in the *Address Space* field of the ID register. This was done so that if a future version of the VXIbus Specification defines new capabilities to be reported in the Enhanced Capabilities register, all valid address modes can still be specified. This expanded set of values was not implemented in the *Address Mode* field in this version of the VXIbus Specification in order to promote backward compatibility with the installed base of Resource Managers. Thus, an A16 only, A16/A24 or A16/A32 device is currently required to report its addressing modes in the Address Space field of the ID register.

#### **OBSERVATION C.2.16:**

The enhanced capabilities setting should not be interpreted to solely mean A16/A64 mode. Although currently this is the only defined function, designers should be cognizant of the fact that additional features may be added in future revisions of the VXIbus specification.

# **C.2.1.1.3** Device Class Dependent Registers

The definition of the VXIbus Device Class Dependent Registers varies with the class of the device, i.e. Message Based, Register Based, etc.

# **C.2.1.1.4** Device Dependent Registers

VXIbus Device Dependent Registers are user definable.

# C.2.1.1.5 Address Modifiers

Revision 3.0 of the VXIbus specification adds Extended Address Modifier (XAM) codes as defined by VME64x for use with the 2eVME protocol.

#### **RULE C.2.12:**

VXIbus device A16 registers **SHALL** respond to address modifiers  $29_{16}$  (A16 Non-Privileged Access) and  $2D_{16}$  (A16 Supervisory Access) only.

### **RULE C.2.13:**

VXIbus device A24 registers **SHALL** respond to address modifiers  $3D_{16}$  (A24 Supervisory Data Access) and  $3E_{16}$  (A24 Supervisory Program Access).

#### **RECOMMENDATION C.2.3:**

VXIbus device A24 registers should also respond to address modifiers 39<sub>16</sub> (A24 Non-Privileged Data Access) and 3A<sub>16</sub> (A24 Non-Privileged Program Access).

# **PERMISSION C.2.4:**

VXIbus device A24 registers **MAY** respond to any of the address modifiers  $32_{16}$  (A24 Lock Command),  $38_{16}$  (A24 Non-Privileged Multiplexed Block Transfer),  $3B_{16}$  (A24 Non-Privileged Block Transfer),  $3C_{16}$  (A24 Supervisory Multiplexed Block Transfer) and  $3F_{16}$  (A24 Supervisory Block Transfer).

### **RULE C.2.14:**

VXIbus device A24 registers **SHALL NOT** respond to any address modifier other than  $32_{16}$ ,  $38_{16}$ ,  $39_{16}$ ,  $3A_{16}$ ,  $3B_{16}$ ,  $3C_{16}$ ,  $3D_{16}$ ,  $3E_{16}$  or  $3F_{16}$ .

# **RULE C.2.15:**

VXIbus device A32 registers **SHALL** respond to address modifiers  $0D_{16}$  (A32 Supervisory Data Access) and  $0E_{16}$  (A32 Supervisory Program Access).

#### **RECOMMENDATION C.2.4:**

VXIbus device A32 registers should also respond to address modifiers 09<sub>16</sub> (A32 Non-Privileged Data Access) and 0A<sub>16</sub> (A32 Non-Privileged Program Access).

# **RECOMMENDATION C.2.5:**

VXIbus device A32 registers in devices that require high performance should also respond to address modifier  $20_{16}$  with XAM  $01_{16}$  (6U, A32/D64 2eVME Transfer).

#### **PERMISSION C.2.5:**

VXIbus device A32 registers **MAY** respond to any of the address modifiers  $05_{16}$  (A32 Lock Command),  $08_{16}$  (A32 Non-Privileged Multiplexed Block Transfer),  $0B_{16}$  (A32 Non-Privileged Block Transfer),  $0C_{16}$  (A32 Supervisory Multiplexed Block Transfer) and  $0F_{16}$  (A32 Supervisory Block Transfer).

#### **RULE C.2.16:**

VXIbus device A32 registers **SHALL NOT** respond to any address modifier other than  $05_{16}$ ,  $08_{16}$ ,  $09_{16}$ ,  $0A_{16}$ ,  $0B_{16}$ ,  $0C_{16}$ ,  $0D_{16}$ ,  $0E_{16}$ ,  $0F_{16}$  or  $20_{16}$  w/XAM  $01_{16}$ .

# **RULE C.2.17:**

VXIbus device A64 registers **SHALL** respond to address modifiers 01<sub>16</sub> (A64 Single Transfer Access).

#### **RECOMMENDATION C.2.6:**

VXIbus device A64 registers in devices that require high performance should also respond to address modifiers  $00_{16}$  (A64 64-bit Block Transfer [MBLT]),  $03_{16}$  (A64 Block Transfer [BLT]) and  $20_{16}$  with XAM  $02_{16}$  (6U, A64/D64 2eVME Transfer).

# **PERMISSION C.2.6:**

VXIbus device A64 registers **MAY** respond to address modifier 04<sub>16</sub> (A64 Lock Command).

#### RUI F C 2.18

VXIbus device A64 registers **SHALL NOT** respond to any address modifier other than  $00_{16}$ ,  $01_{16}$ ,  $03_{16}$ ,  $04_{16}$  or  $20_{16}$  w/XAM  $02_{16}$ .

# **OBSERVATION C.2.17:**

The preceding rules prevent any overlapping of the defined VMEbus address spaces. They do implicitly allow the use of address modifiers not specifically mentioned.

# C.2.1.2 DEVICE INITIALIZATION and DIAGNOSTICS

The VMEbus provides a minimal self-test reporting facility (SYSFAIL\*). VXIbus devices implement an extended reporting strategy that addresses the ambiguities of the VME64 specification. In addition, the VXIbus initialization process provides for a VXIbus device to initialize its own configuration registers.

#### **C.2.1.2.1** Overview

The VXIbus initialization sequence provides the following services:

Assertion of SYSFAIL\* at power-on to indicate a self-test condition.

Status register indication of self-test status.

Optional faceplate LED indication of self-test status, labeled Failed.

Time limit for completion of a normal self-test.

Control register bits for disabling SYSFAIL\* driver and resetting the device.

A waiting period for initialization of the device's configuration registers.

The initialization sequence is implemented with an internal state machine, the *Passed* and *Ready* bits of the Status register, the *Reset* and *Sysfail Inhibit* bits of the Control register, a VMEbus SYSFAIL\* driver and the Failed LED.

A typical power-on initialization sequence proceeds as follows.

- 1. At power-on SYSRESET\* is asserted, forcing the device into a reset condition. At this time the *Passed*, *Reset*, *Ready* and *Sysfail Inhibit* bits are all cleared (to 0). The device asserts SYSFAIL\* and lights its Failed LED (if present).
- 2. When SYSRESET\* is unasserted, the device begins its self test. This self test initializes the device's capability to execute VXIbus communication.
- 3. If the device fails its self test, it leaves its *Passed* and *Ready* bits cleared, SYSFAIL\* asserted and its Failed LED lighted. After 4.9 seconds, these conditions indicate a self test failure.

- 4. When the device successfully completes its self test, it sets (to 1) its *Passed* bit, de-asserts SYSFAIL\* and turns off its Failed LED (if present). It is then ready to commence VXIbus communications.
- 5. If the device requires further initialization, as in the case of a Message Based Device, its *Ready* bit remains cleared (to 0). When it is ready to accept its normal operational commands, it sets (to 1) its *Ready* bit.
- 6. A VMEbus Master may turn off a failed device's SYSFAIL\* driver by setting (to 1) its Sysfail *Inhibit* bit. It may also force the device into a reset condition by setting its *Reset* bit.
- 7. When the *Reset* bit is cleared, the device begins another self test sequence.

A device may initialize its configuration registers any time within the 4.9 seconds after the unassertion of SYSRESET\*, typically in the following sequence.

- 1. At power-on SYSRESET\* is asserted, forcing the device into a reset condition, disabling all VMEbus access to its configuration registers. The device asserts SYSFAIL\* and lights its Failed LED (if present).
- 2. When SYSRESET\* is unasserted, the device begins initialization of its configuration registers. At this point VMEbus access remains disabled, SYSFAIL\* remains asserted and the Failed LED is lighted (if present).
- 3. After initializing to zero (0) the *Passed*, *Reset* and *Sysfail Inhibit* bits and initializing to one (1) the *Ready* bit, the device may enable VMEbus access to its configuration registers.
- 4. If the device is unable to initialize the Passed, Reset, Sysfail Inhibit and Ready bits, its configuration registers will remain inaccessible to the VMEbus.
- 5. After initializing all of its configuration registers, the device enables VMEbus access to its registers (if it hasn't already), clears the Ready bit and begins its self test.
- 6. If the device fails to completely initialize its configuration registers, it enables VMEbus access to its registers (if it hasn't already), leaves its *Passed* bit cleared, its *Ready* bit set, SYSFAIL\* asserted and its Failed LED lighted (if present). After 4.9 seconds, these conditions indicate an initialization error.
- 7. When the device successfully completes both its configuration register initialization and its self test, it sets (to 1) its *Passed* bit, de-asserts SYSFAIL\* and turns off its Failed LED (if present). It is then ready to commence VXIbus communications.

# **C.2.1.2.2** Self Test Operation

The initialization sequence is characterized by eight states as illustrated in Figure C.4.

- Hard Reset: This is the state of the device when the SYSRESET\* line is true. While in this state the device is inactive and its Status and Control registers may be initialized. The SYSFAIL\* line is driven low and the failed LED is lighted.
- Config Reg Init: During this optional state, the device configures its own configuration registers. This may include setting its Logical Address and its ID and Device Type register values, as well as initializing its Status, Control and Offset registers. Initially, a device's configuration registers may be inaccessible via the VMEbus. In this state, the device continues to assert SYSFAIL\* and its optional Failed LED is lighted. The config reg init state and any additional self test must complete within 4.9 seconds of SYSRESET\*'s unassertion or clearing of the Reset bit. If the configuration register initialization fails before the device enables VMEbus access to its configuration registers, the device remains in the CONFIG REG INIT state until the next Hard Reset. Before register access is enabled, the *Passed* bit is set to zero (0) and the Ready bit is set to one (1). The ID and Device Type registers may be initialized either before or after register access is enabled.

• Self Test: In the Self Test state, the device tests and initializes the functionality necessary for VXIbus communications. This test must complete within 4.9 seconds of SYSRESET\*'s unassertion or clearing of the *Reset* bit. If the self test fails, the device enters the failed state. If it passes, it enters the passed state. While in the self test state the device's VMEbus interface is active. However the device is incapable of responding to any commands other than *Reset* and *Sysfail Inhibit*. While in the SELF TEST state, the *Passed* bit remains cleared (to 0), the *Ready* bit is also cleared and SYSFAIL\* remains asserted.




Figure C.4. Self Test State Diagram

• Init Failed: This state is entered if the configuration register initialization fails after the device has enabled access of its configuration registers. While in the INIT FAILED state, SYSFAIL\* is asserted, the *Passed* bit is set to zero (0) and the *Ready* bit is set to one (1). This state may be exited by either a Hard Reset or a Soft Reset.

#### **OBSERVATION C.2.18:**

The output indications are identical for the CONFIG REG INIT and INIT FAILED states. Therefore a completely failed device that is incapable of even beginning to initialize its configuration registers will correctly indicate an INIT FAILED status.

• Failed: This state is entered if the self test fails. While in the FAILED state, the *Passed* bit and the *Ready* bit remain cleared (to 0) and SYSFAIL\* remains asserted. This state may be exited by either a Hard Reset or a Soft Reset.

# **OBSERVATION C.2.19:**

The output indications are identical for the SOFT RESET, SELF TEST and FAILED states. Therefore, a completely failed device that is incapable of even beginning a self test will correctly indicate a failed status.

• Passed: This state is entered when the self test has successfully terminated. The SYSFAIL\* line is unasserted and the *Passed* bit of the Status register is set (to 1). While in the PASSED state, the device is capable of fully supporting VXIbus communications.

### **OBSERVATION C.2.20:**

The passed state can be further sub-divided in a device dependent manner. For Message Based Devices three sub-states are defined in Section C.2.4.4, "Message Based Device Operation".

• Soft Reset: This state is entered when the *Reset* bit of the Control register is set to one. While in this state a device is inactive, interrupts which are pending are unasserted and all pending bus requests are removed. While in this state the device's VMEbus slave interface is active, however the device is incapable of responding to any commands other than *Reset* and *Sysfail Inhibit*. While in this state the Status register must accurately reflect the state of the device.

# **OBSERVATION C.2.21:**

The VME64 Specification (Section 3.3.2, "Requester") defines the protocols for proper removal of bus requests.

• Init Reset: This state is similar to the SOFT RESET state, except that the device's configuration registers have not been initialized (and therefore are meaningless).

The mnemonics used in the self test state diagram are listed in the following table:

SELF TEST Mnemonics				
Mnemonio	2	Name	Type	
SRST	=	SYSRESET* asserted (low)	VMEbus line	
RST	=	Reset (1=true)	Control register bit	
Fail	=	Self Test Failed	Internal signal	
Pass	=	Self Test Failed	Internal signal	
Dead	=	Device Failure	Internal signal	
Initialized	=	Config Regs Initialized	Internal signal	
Initfail	=	Init Config Regs Failed	Internal signal	

#### **OBSERVATION C.2.22:**

The Fail, Pass and Dead signals are generated by the Initialization process as sequencing signals to itself.

# **OBSERVATION C.2.23:**

The *Dead* signal is generated by the device whenever it detects a catastrophic failure during normal operation.

The states of the initialization sequence produce the Status register indications given in the following table.

SELF TEST Status Bits					
State	Status Register Bits				
State	Passed	Ready			
HARD RESET	(0)	(0/1)			
CONFIG REG INIT	(0)	(1)			
INIT FAILED	0	1			
SELF TEST	0	0			
FAILED	0	0			
PASSED	1	1/1			
SOFT RESET	0	0			
INIT RESET	0	1			

# **OBSERVATION C.2.24:**

The Status register is inaccessible during the HARD RESET state. However, in many cases its bits will be initialized by SYSRESET\* to indicate the device's state (CONFIG REG INIT or SELF TEST) immediately following HARD RESET.

# **OBSERVATION C.2.25:**

The device's configuration registers may be inaccessible throughout the CONFIG REG INIT state. The Status register indications shown are meaningful only after VMEbus access has been enabled.

The status of the SYSFAIL\* driver and the optional failed LED may be derived from the states of the *Passed* Status register bit and the *Sysfail Inhibit* Control register bit as described in the following table.

SELF TEST Indicators							
Regi	ster Bits	Indica	itors				
Passed	Sysfail Inhibit	SYSFAIL*	<b>FAILED</b>				
Status Bit	Control Bit	Driver	LED				
0	0	LOW	ON				
0	1	HIGH	ON				
1	X	HIGH	OFF				

The VMEbus SYSRESET\* line and the Control register interact to force the device into particular states as described in the following table.

	SYSRESET* and Control Register Interactions							
Signal								
SYSRESET*	Reset	Current	Effect					
Line	Bit	State						
LOW	X	X	HARD RESET state					
<b>↑</b>	X	HARD RESET	Begin CONFIG REG INIT (if implemented) or SELF TEST					
HIGH	1	SELF TEST, PASSED, or FAILED	SOFT RESET State					
HIGH	1	INIT FAILED	INIT RESET State					
HIGH	$\downarrow$	SOFT RESET	Begin SELF TEST					
HIGH	$\downarrow$	INIT RESET	Begin CONFIG REG INIT					

### **RULE C.2.19:**

All devices implementing power-on self tests **SHALL** implement the HARD RESET, SELF TEST, PASSED, FAILED and SOFT RESET states of the self test function.

### **RULE C.2.20:**

Any device not implementing the initialization sequence **SHALL NOT** assert SYSFAIL\* or clear (to 0) its *Passed* bit at any time.

# **RULE C.2.21:**

A device **SHALL NOT** implement a CONFIG REG INIT and SELF TEST combination of more than 4.9 seconds total duration.

# **RULE C.2.22:**

A device's ID and Device Type registers **SHALL** be valid before it enters the SELF TEST state.

# **PERMISSION C.2.7:**

A device **MAY** execute self test operations while in the CONFIG REG INIT state, provided that its *Ready* bit is set (to 1), until its configuration registers have been initialized.

### **RULE C.2.23:**

A device's VXIbus interface **SHALL** be fully operational before entering the PASSED state.

# **PERMISSION C.2.8:**

A device **MAY** enter the FAILED state any time it detects a catastrophic failure during normal operation.

# **OBSERVATION C.2.26:**

The Sysfail Inhibit bit of the Control register is used to disable the device's SYSFAIL\* driver.

# **OBSERVATION C.2.27:**

The Failed LED is optional. Other LED's such as a SYSFAIL\* inhibit indicator may also be optionally implemented.

#### **OBSERVATION C.2.28:**

Once a device has enabled access of its configuration registers, they will remain accessible until the next Hard Reset.

#### **RULE C.2.24:**

Once a device enters either the INIT FAILED or SELF TEST state, it **SHALL NOT** change its Logical Address except as provided for by Dynamic Configuration (see Section F, "Dynamic Configuration"), until the next Hard Reset.

#### **OBSERVATION C.2.29:**

A Soft Reset will not affect a device's Logical Address, configuration register accessibility, Offset register or A24/A32/A64 Active bit.

#### **RULE C.2.25**:

After either a Hard Reset or a Soft Reset, a device **SHALL** remain deactivated until activated by its Commander.

# **RULE C.2.26:**

A deactivated device **SHALL NOT** assert any VMEbus IRQ lines or initiate any data transfer cycles.

### **OBSERVATION C.2.30:**

A Commander activates a device in a device dependent manner. A standard method of activating Message Based Devices is given in Section C.2.4.5, "Message Based Device Configuration".

# **RULE C.2.27:**

A VXIbus device, other than a Resource Manager (see Section C.4.1, "Resource Manager"), **SHALL NOT** autonomously activate itself.

# C.2.1.3 PRIORITY INTERRUPTS

Use of priority interrupts is optional for VXIbus devices. However all VXIbus devices recognize a standard format for the STATUS/ID word provided in response to interrupt acknowledge cycles.

# **OBSERVATION C.2.31:**

Priority interrupts provide a mechanism for routing information between a device with an Interrupter and a device with an Interrupt Handler (on the same IRQ line). The Interrupt Handler might not be the intended recipient of the information. If an Interrupt Handler receives an interrupt which it recognizes to be intended for another device, it may forward the information carried by the interrupt, to the intended recipient via either a Signal or another interrupt.

# C.2.1.3.1 Interrupters

# **RULE C.2.28:**

VXIbus devices with Interrupter capability **SHALL** allow the user to configure which Interrupt Request line (IRQ1\*-IRQ7\*) is used.

# **RECOMMENDATION C.2.7:**

VXIbus Interrupters should implement Release On Acknowledge (ROAK).

# **OBSERVATION C.2.32:**

Message Based Devices that are Interrupters are required to implement ROAK. See Section C.2.4, "Message Based Devices".

#### **RULE C.2.29:**

Interrupters which implement D16 STATUS/ID Transfer capabilities **SHALL** also implement D08(O) STATUS/ID Transfer capabilities.

# **RULE C.2.30:**

Interrupters which implement D32 STATUS/ID Transfer capabilities **SHALL** also implement D16 STATUS/ID Transfer capabilities and D08(O) STATUS/ID Transfer capabilities.

# **RULE C.2.31:**

VXIbus devices **SHALL** implement combined D08(O), D16 and D32 interrupt response modes such that the size of the STATUS/ID word is selected according to the type of interrupt acknowledge cycle detected, according to the following table.

STATUS/ID Word size								
Cycle	Combined Mode							
Type	D08	D08   D08/16   D08/16/32						
8-Bit	8	8	8					
16-Bit	8	16	16					
32-Bit	8	16	32					

#### **OBSERVATION C.2.33:**

The VME64 specification requires that D08(O) Interrupters respond to 8-, 16- and 32-bit interrupt acknowledge cycles with an 8-bit STATUS/ID word. D16 Interrupters respond to 16- and 32-bit cycles with a 16-bit word.

#### **OBSERVATION C.2.34:**

The preceding three rules guarantee that no matter what width STATUS/ID read the Interrupt Handler generates, the Interrupter will respond with the appropriate width of STATUS/ID.

# **OBSERVATION C.2.35:**

Many VME64 Interrupt Handlers generate only D08 (O) STATUS/ID read cycles. The preceding three rules guarantee that Interrupters which respond to D16 and D32 STATUS/ID cycles will also be able to respond to Interrupt Handlers which request D08 (O) responses.

# **RULE C.2.32:**

All VXIbus Interrupters **SHALL** provide STATUS/ID responses to interrupt acknowledge cycles according to the format defined in the following table.

Bit #	31 ← 16	15 ← 8	7 <b>←</b> 0
Contents	D32	Cause/	Logical
	Extension	Status	Address

The fields of the STATUS/ID word are defined below.

• D32 Extension: These optional bits may be provided by a D32 Interrupter in order to give additional information about its status or the cause of the interrupt. The value FFFF<sub>16</sub> is reserved to mean *No Extension Given*. Otherwise the format of this field is unspecified.

# **OBSERVATION C.2.36:**

If a D08 (or D16) Interrupt Handler reads a 32-bit STATUS/ID word, the upper 24 (or 16) bits of data will be lost.

Cause/Status: These bits give the cause of the interrupt and/or reflect the Interrupter's Status register. The value FF<sub>16</sub> is reserved to mean *No Cause/Status Given*.

# **OBSERVATION C.2.37:**

If a D08 Interrupt Handler reads a 16-bit STATUS/ID word, the upper 8 bits of data will be lost.

Logical Address: This field contains the Logical Address of the Interrupter device.

# **RECOMMENDATION C.2.8:**

A VXIbus Interrupter should provide a means of masking VMEbus interrupts.

# C.2.1.3.2 Interrupt Handlers

#### **RULE C.2.33:**

VXIbus devices with Interrupt Handler capability SHALL allow the user to configure which Interrupt Request line (IRQ1\*-IRQ7\*) is monitored.

# **RECOMMENDATION C.2.9:**

VXIbus Interrupt Handlers should implement D16 or D32 interrupt acknowledge cycles.

### **SUGGESTION C.2.2:**

For compatibility with Non-VXIbus Interrupters, design VXIbus Interrupt Handlers to include D08(O) interrupt acknowledge cycle generation capability.

# C.2.1.4 VMEbus MASTER CAPABILITIES

As discussed in the specific device class sections, Master capability is optional for Register Based and Extended VXIbus Devices, prohibited for Memory Devices and required for some Message Based Devices. The capabilities are intended to ensure compatibility with all VXIbus slaves, as well as with many non-VXIbus slaves.

# C.2.1.4.1 Bus Requesters

VXIbus devices implement a fair requester protocol which requires that a level n requester, after receiving a bus grant via BGnIN\*, may not request the bus again until at least 30 ns after the next low to high transition of Bus Requestline  $BRn^*$ . This forces a Round Robin type of bus management on a single Bus Request/Grant level. This protocol is also known as Request on No Request (RONR).

# **RULE C.2.34:**

All VXIbus devices with Master capability **SHALL** implement the Fair Requester protocol.

# **OBSERVATION C.2.38:**

The above rule provides a more egalitarian environment than the standard VMEbus bus request protocols. This matches instrumentation requirements better than the default prioritization of devices provided by the daisy chains.

# **RULE C.2.35**:

VXIbus devices with Master capability **SHALL** use Bus Request/Grant level 3 as a default.

### **RECOMMENDATION C.2.10:**

VXIbus devices with Master capability should allow the user to configure which Bus Request/Grant level is used.

#### PERMISSION C.2.9:

VXIbus devices with Master capability **MAY** provide the capability of selecting another type of Requester.

# **OBSERVATION C.2.39:**

The above permission allows designers of high performance boards with real time constraints to implement bus locking. Not implementing a Fair Requester can cause system performance difficulties.

# **RECOMMENDATION C.2.11**

**IF** a device has the Fair Requester disabled

**THEN** it should be moved to another Bus Request/Grant level.

# **RECOMMENDATION C.2.12:**

A VMEbus Master should implement cycle-by-cycle arbitration. A Master should not hold the bus while doing computation. In the case of a read from a device, a subsequent operation and then write to another device, the Master should allow arbitration of the VMEbus after the initial read.

#### **PERMISSION C.2.10:**

A VMEbus Master **MAY** maintain control of the data transfer bus for the time required to complete a Block Transfer Cycle.

# **OBSERVATION C.2.40:**

The VME64 Specification allows for the possibility of a Master holding the data transfer bus (DTB) indefinitely.

# C.2.1.5 TERMINATING OPERATION

A functioning VXIbus device terminates its operation in an orderly and consistent manner. This allows for putting devices off-line without adversely affecting other operating devices. It also allows for efficient reconfiguration of the VXIbus hierarchy. Four different methods are available to a Commander or a Resource Manager for terminating the operations of a device.

Hard Reset: When the SYSRESET\* line goes true all devices immediately terminate their operation. Hard
Reset is used only when it is necessary to promptly terminate the operation of all devices in a VXIbus
system. A Hard Reset will result in the system being configured by the Resource Manager.

# **RECOMMENDATION C.2.13:**

Asserting SYSRESET\* during operation is a drastic measure and should only be initiated to emulate a power-up cycle.

• Soft Reset: A Commander may terminate the operation of one of its Servants by setting to one (1) the Reset bit in the Servant's Control register.

# **RULE C.2.36:**

A Commander **SHALL NOT** Soft Reset any device not in its Servant list.

# **PERMISSION C.2.11:**

The Resource Manager MAY Soft Reset a Top Level device.

VXIbus commands: A Commander may terminate the operation of a Message Based Servant by sending it
one of a number of low-level VXIbus commands. Refer to Section C.2.4.7, "Terminating Operation", for a
detailed description of these commands.

#### **RULE C.2.37:**

Only a device's Commander may terminate the operation of that device by sending it a VXIbus device termination command.

• Device dependent termination: A Commander may terminate the operation of a non Message Based Device in a device dependent manner, known to that Commander. The Servant ends up in a well-defined state (refer to Section C.2.2.4, "Terminating Operation").

#### **RULE C.2.38:**

A Commander **SHALL NOT** use a device dependent method to terminate the operation of a Message Based Device.

# **RULE C.2.39:**

When a device is terminated by a Soft Reset, a VXIbus command or in a device dependent manner, it **SHALL** retain the contents of its ID register, Device Type register, Offset register, Logical Address and the state of its A24/A32/A64 enable bit.

# **C.2.2 Register Based Devices**

A Register Based Device is generally a slave only device. Communication with one of these devices is usually accomplished via reads and writes of its registers. However, Register Based Devices may also utilize interrupts. One example of this class of device is a relay multiplexer device which is switched by writes to specific device registers. Register Based Devices are the simplest VXIbus devices and are suitable for low cost implementations.

# C.2.2.1 DATA TRANSFER CAPABILITIES

# **OBSERVATION C.2.41:**

The VXIbus protocols provide no standard mechanism for identifying Register Based Devices with Master capability or for the regulation of the address space accessed by such devices. It is recognized that limited Master capability may in some cases be important for Register Based Servants. However, a Register Based Device with Master capability could make errant writes into unprotected address spaces unless such accesses are very closely guarded (such as in the case of a DMA capable disc interface). Care should be exercised to prevent the autonomous operation of a Register Based Device outside of the limits defined by its Commander.

# C.2.2.2 PRIORITY INTERRUPTS

Register Based Devices are not required to use VMEbus interrupts. Some Register Based Devices may use interrupts for status reporting.

#### **RECOMMENDATION C.2.14:**

**IF** a Register Based Device has a status register bit to indicate a busy or not ready state,

**AND** that bit can normally be asserted for periods longer than fifty microseconds (50 ms),

**THEN** the device should have interrupt capability that may be enabled to be asserted at the end of the busy/not ready period.

### **OBSERVATION C.2.42:**

The preceding recommendation is intended to minimize backplane traffic due to excessive polling of Status registers.

#### **OBSERVATION C.2.43:**

A Register Based Interrupter responds to interrupt acknowledge cycles with a STATUS/ID word conforming to the standard VXIbus format defined in Section C.2.1.3.1 "Interrupters".

The standard VXIbus STATUS/ID word format is illustrated in the following table.

Bit #	31 ← 16	15 ← 8	7 <b>←</b> 0
Contents	D32	Cause/	Logical
	Extension	Status	Address

# **OBSERVATION C.2.44:**

The Cause/Status and D32 Extension fields of the STATUS/ID word are optional. Their bit definitions are entirely device dependent for Register Based Devices.

# C.2.2.3 REGISTER BASED DEVICE REGISTERS

Register Based Devices have both VXIbus standard configuration registers and device dependent operational registers. The location and quantities of these registers are determined from the device's Logical Address and other information stored by its configuration registers (See Section C.2.1.1.2, "Configuration Registers"). The *Address Space* field of the ID register or the *Address Mode* field of the Enhanced Capabilities register defines the location of the operational registers as follows.

**A16 Only:** The operational registers occupy addresses  $06_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address.

**A16/A24:** The operational registers occupy addresses  $08_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address and a block of A24 addresses located by the device's Offset register

**A16/A32:** The operational registers occupy addresses  $08_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address and a block of A32 addresses located by the device's Offset register

**A16/A64:** The operational registers occupy addresses  $08_{16} \rightarrow 1B_{16}$  and  $1E_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address and a block of A64 addresses located by the device's Offset register

# **OBSERVATION C.2.45:**

All Register Based Device operational registers have device dependent functionality.

# C.2.2.4 TERMINATING OPERATION

Three different methods are available for terminating the operation of a Register Based Device. These are Hard Reset, Soft Reset and Device Dependent Termination. The orderly termination of device operation allows for deactivating a device without adversely affecting other operating devices. It also allows for efficient reconfiguration of the VXIbus hierarchy.

### **OBSERVATION C.2.46:**

When a VXIbus Register Based Device is deactivated it may not assert any VMEbus IRQ lines or intiate any data transfers.

#### C.2.2.4.1 Hard Reset

Upon receipt of a Hard Reset (assertion of SYSRESET\*), a Register Based Device enters, as does any other device class, the HARD RESET state. From that state a device continues its initialization until it ends in one of the possible states as defined in Section C.2.1.2, "Device Initialization and Diagnostics". Hard Reset is used only when it is necessary to promptly terminate operation of all devices in a VXIbus system. A Hard Reset always affects the entire VXIbus system and will result in the system being configured by the Resource Manager.

# **C.2.2.4.2 Soft Reset**

A Commander may terminate the operation of a Register Based Servant by setting to one the Reset bit in the Servant's Control register. When the Commander clears the Reset bit, a Register Based Device enters, as does any other device class, the SELF TEST state (refer to Section C.2.1.2, "Device Initialization and Diagnostics"). If successful, the device will then enter the PASSED state. At this point, the device will be in a benign state with no links to any other devices.

#### **OBSERVATION C.2.47:**

A Soft Reset is the only non device dependent method available to a Commander for terminating the operation of a Register Based Servant.

# **OBSERVATION C.2.48:**

Register Based Device that has been Soft Reset may be inconsistent with the remainder of the system. It is important that such a device not be activated until all inconsistencies have been resolved.

# **RULE C.2.40:**

Before a Commander reactivates a device after having Soft Reset that device, the Commander **SHALL** guarantee that the device is in a state consistent with the rest of the system.

# **OBSERVATION C.2.49:**

A Register Based Device which has been Soft Reset is activated by its Commander in a device dependent manner.

# **RULE C.2.41:**

A Register Based Device which has been Soft Reset **SHALL** retain its assigned Logical Address if it has been dynamically configured (refer to Section F, "Dynamic Configuration"). It **SHALL** also retain any A24/A32/A64 memory assignment.

# **C.2.2.4.3** Device Dependent Termination

Soft Resetting a device will cause it to go through its self test. It may be desirable for a Commander to simply deactivate a Register Based Device without having to go through self test.

# PERMISSION C.2.12:

A Register Based Device **MAY** have a device dependent method other than Soft Reset that allows the device's Commander to terminate the device's operation.

#### **OBSERVATION C.2.50:**

A Register Based Device which has been deactivated in a device dependent manner is also reactivated by its Commander in a device dependent manner.

# **RULE C.2.42:**

Before a Commander reactivates a device after having terminated its operation in a device dependent manner, the Commander **SHALL** guarantee that the device is in a state consistent with the rest of the system.

# **C.2.3** Memory Devices

VXIbus Memory Devices provide either permanent or temporary data storage in the form of blocks of ROM, RAM, etc. in the VMEbus A24, A32 or A64 address space. The addresses of these memory blocks are configured via the VXIbus configuration registers.

# C.2.3.1 MEMORY DEVICE REGISTERS

A Memory Device has both A16 configuration registers and A24, A32 or A64 operational registers. In addition it has an ATTRIBUTE REGISTER, which indicates the nature of its operational memory registers.

# C.2.3.1.1 Memory Device Attribute Register

The attribute register is a read only register which lists important characteristics of the Memory Device. The following diagram contains the configuration register map for a Memory Device.

$3F_{16}$	DEVICE							
$1E_{16}$	DEPENDENTREGISTERS							
$1C_{16}$	Enhanced Capabilities Register							
1B <sub>16</sub>	DEVICE							
0A <sub>16</sub>	DEPENDENT REGISTERS							
08 <sub>16</sub>	Attribute Register							
07 <sub>16</sub>	CONFIGURATION							
$00_{16}$	REGISTERS							

The Attribute Register has the following format.

# **Attribute Register:**

Bit#	15 ← 14	13	12	11	10 ← 8	7	6	5 <b>←</b> 4	3 ← 0
Contents	Memory Type	N/S	BT*	N_P*	Access Speed	D32*	D64*	RESERVED	Device Dependent

• Memory Type: These two bits contain information about the type of memory contained in this device.

Bit #		Maanina
15	14	Meaning
1	1	RAM
0	1	ROM
1	0	OTHER
0	0	RESERVED

- N/S: A one in this position indicates that the device is accessible in both Non-Privileged and Supervisory modes. A zero in this position indicates that the device is accessible only in Supervisory mode.
- BT\*: A zero in this position indicates that the device has Block Transfer Capability.

- N\_P\*: The meaning of this field is dependent on the *memory type* field. If the memory type is RAM (11), a zero (0) in this field indicates that the RAM is non-volatile. If the memory type is ROM (01), a zero (0) in this field indicates that the device is electrically programmable.
- Access Speed: The value in this field indicates the memory access times, as listed in the following table.

В	it#		A (4)				
10	9	8	Access Time (t)				
0	0	0	0 ns $\leq t$ < 50 ns				
0	0	1	50 ns $\leq t$ < 100 ns				
0	1	0	100 ns $\leq t$ < 200 ns				
0	1	1	200 ns $\leq t < 400$ ns				
1	0	0	$400 \text{ ns} \le t < 800 \text{ ns}$				
1	0	1	800 ns $\leq t < 1600$ ns				
1	1	0	1600 ns $\leq t$				
1	1	1	Device Dependent				

# **OBSERVATION C.2.51:**

The access time is the maximum delay from the assertion DS0\* or DS1\* until the MEMORY device asserts DTACK\*.

- D32\*: A zero in this position indicates that the device's A24/32/64 registers support D32 transfers in addition to D16 and/or D08.
- D64\*: A zero in this position indicates that the device's A24/32/64 registers support D64 transfers in addition to D32, D16 and/or D08.
- RESERVED: Reserved for future definition and must default to all ones (7<sub>16</sub>).
- Device Dependent: These bits may be defined by the device's manufacturer. A write to the Attributes Register location has no effect. Its use is reserved for VXIbus definition.

# C.2.3.1.2 Memory Device Operation al Registers

A Memory Device's operational registers are its functional memory locations. The location and quantities of these registers are determined from information stored in the device's configuration registers (See Section C.2.1.1.2, "Configuration Registers"). The *Address Space* field of the ID register or the *Address Mode* field of the Enhanced Capabilities defines the location of the operational registers as follows.

**A16 Only:** This configuration is undefined for Memory devices.

**A16/A24:** The operational registers occupy a block of A24 addresses located by the device's Offset register.

**A16/A32:** The operational registers occupy a block of A32 addresses located by the device's Offset register.

**A16/A64:** The operational registers occupy a block of A64 addresses located by the device's Offset register.

#### **PERMISSION C.2.13:**

A Memory Device's A16 device dependent registers **MAY** be used for device specific purposes.

# C.2.4 Message Based Devices

Message Based Devices support the VXIbus configuration and communication protocols. All Message Based Devices are capable of at least a minimum set of standard communication protocols. Examples of Message Based Devices are any sophisticated devices with local intelligence that require a level of communication capability such as DMM's, Spectrum Analyzers, Display Controllers, 488-VXIbus interface devices, Switch controllers, etc.

# C.2.4.1 DATA TRANSFER CAPABILITIES

Message Based Devices utilize a standard set of registers to implement the VXIbus messaging protocols. These registers operate in the A16 address space and require D16 capability.

# **RULE C.2.43:**

All Message Based Commanders **SHALL** have A16 and D16 Master capability.

# **RECOMMENDATION C.2.15:**

All Message Based Devices should have A16 and D16 Master capability.

# **OBSERVATION C.2.52:**

Servant-only devices with A16 Master capability are able to send status messages to their associated Commanders efficiently, without the use of priority interrupts.

# **RECOMMENDATION C.2.16:**

All Message Based Devices should have A24 Master capability.

# **RULE C.2.44:**

All Message Based A16 Masters **SHALL** be capable of accessing the entire A16 address range.

#### **RULE C.2.45**:

All Message Based A24 Masters **SHALL** be capable of accessing the entire address range from  $200000_{16}$  through DFFFFF<sub>16</sub>.

# **PERMISSION C.2.14:**

A Message Based A24 Master **MAY** be capable of accessing the entire A24 address range from  $000000_{16}$  through FFFFFF<sub>16</sub>.

# **SUGGESTION C.2.3:**

Message Based Devices should have D08 (EO) Master capability.

# **OBSERVATION C.2.53:**

D08 (EO) Master capability facilitates compatibility with a broader range of Non-VXIbus devices than would otherwise be possible.

# **PERMISSION C.2.15:**

Message Based Devices **MAY** implement A32, A64, D32 and/or D64 Master capabilities.

#### **OBSERVATION C.2.54:**

A32 Master capability is required for control of any A32 Register Based or Memory devices or any A32 Non-VXIbus devices.

# **OBSERVATION C.2.55:**

A64 Master capability is required for control of any A64 Register Based or Memory devices or any A64 Non-VXIbus devices.

# **RULE C.2.46:**

All Message Based A32 Masters **SHALL** be capable of accessing the entire A32 address range from 20000000<sub>16</sub> through DFFFFFFF<sub>16</sub>.

# **RULE C.2.47:**

All Message Based A64 Masters **SHALL** be capable of accessing the entire A64 address range from 000000000000000<sub>16</sub> through FFFFFFFFFFFFF<sub>16</sub>.

#### **PERMISSION C.2.16:**

A Message Based A32 Master **MAY** be capable of accessing the entire A32 address range from  $00000000_{16}$  through FFFFFFF<sub>16</sub>.

#### **OBSERVATION C.2.56:**

VXIbus protocols support the inclusion of A24, A32 or A64 RAM in Message Based Devices.

The preceding rules, etc. are summarized in the following table.

	A16	A24	A32	A64	D08 (EO)	D16	D32	D64
MASTER	S/R	REC	MAY	MAY	SUG.	S/R	MAY	MAY
SLAVE	SHALL	MAY	MAY	MAY	MAY	SHALL	MAY	MAY

SUG. - Suggested.

REC - Recommended.

S/R - SHALL for Commanders. Recommended for others.

#### C.2.4.2 PRIORITY INTERRUPTS

# **RECOMMENDATION C.2.17:**

A Message Based Device should implement either VMEbus Master or Interrupter capability.

Interrupt Handler capability is entirely optional.

# **OBSERVATION C.2.57:**

The *Asynchronous Mode Control* command may be used to select and enable the transmission mode (interrupt or signal) of the different classes (response and event) of interrupts.

#### **RULE C.2.48**:

Message Based devices with Interrupter capability **SHALL** implement Release On Acknowledge (ROAK).

Three word serial commands are defined to allow a device's Commander to query and modify the interrupt lines selected by a Message Based Device with Interrupter capability. These commands are:

**Read Interrupters** - This command is used to read the number of interrupt lines the device may drive simultaneously, i.e. the number of Interrupters in the device.

**Read Interrupter Line** - This command is used to read which VMEbus interrupt line is driven by a particular Interrupter in the device.

**Assign Interrupt Line** - This command is used to assign one of the device's Interrupters to a particular VMEbus interrupt line.

Within a device, multiple Interrupters are identified in some device dependent consecutive order, starting with #1. They are designated *Interrupter #1*, *Interrupter #2*, etc.

# **RECOMMENDATION C.2.18:**

A Message Based Device with Interrupter capability should implement Programmable Interrupter (PI) capability, which provides a mechanism to program and read back each interrupt line connection to that device's Interrupter(s). This is achieved by supporting the *Read Interrupters*, *Read Interrupter Line* and *Assign Interrupter Line* commands.

# **PERMISSION C.2.17**

Message Based Commanders **MAY** implement Interrupt Handler capability.

Three word serial commands are defined to allow a device's Commander to query and modify the interrupt lines selected by a Message Based Device with Interrupt Handler capability. These commands are:

**Read Handlers** - This command is used to read the number of interrupt lines the device may handle simultaneously, i.e. the number of Interrupt Handlers in the device.

Read Handler Line - This command is used to read which VMEbus interrupt line is handled by a particular Interrupt Handler in the device.

Assign Handler Line - This command is used to assign one of the device's Interrupt Handlers to a particular VMEbus interrupt line.

Within a device, multiple Interrupt Handlers are identified in some device dependent consecutive order, starting with #1. They are designated *Handler #1*, *Handler #2*, etc.

# **RECOMMENDATION C.2.19:**

A Message Based Device with Interrupt Handler capability should implement Programmable Handler (PH) capability, which provides a mechanism to program and read back each interrupt line connection to that device's Interrupt Handler(s). This is achieved by supporting the Read Handlers, Read Handler Line and Assign Handler Line commands.

# **RULE C.2.49:**

a Message Based Device implements Interrupter capability

THEN it SHALL respond to an interrupt acknowledge with the 16-bit Status/ID word defined in the following tables.

There are two different formats for the STATUS/ID word, distinguished by the value of its bit #15.

Bit #	<b>Bit</b> # 31 ← 16		14 ← 8	7 <b>←</b> 0
Contents	D32 Extension	0	Response	Logical Address

Bit #	31 ← 16	15	14 ← 8	7 <b>←</b> 0	
Contents	D32 Extension	0	Event	Logical Address	

The fields of the STATUS/ID word are defined below.

D32 Extension: The contents of this optional field are device dependent.

# **OBSERVATION C.2.58:**

D08(O) and D16 STATUS/ID generators will always return FFFF<sub>16</sub> in this field.

Response: This field is identical to bits  $14 \leftarrow 8$  of the device's Response register as defined in Section C.2.4.3.1, "Message Based Device Communication Registers".

### **OBSERVATION C.2.59:**

A Message Based Device will not generate any response signals or response interrupts unless such response signals or response interrupts have been enabled by the *Control Response* command.

#### **OBSERVATION C.2.60:**

Devices which are not capable of generating response signals or response interrupts are not required to support the *Control Response* command.

• Event: This field indicates the *event* associated with the interrupt. See Section E.4, "Protocol Events", for a listing of the defined events.

# **OBSERVATION C.2.61:**

D08(O) STATUS/ID generators will always return FF16 in bits  $15 \leftarrow 8$ .

Logical Address: This field contains the Logical Address of this device

# **OBSERVATION C.2.62:**

The VXIbus provides alternate mechanisms for transmitting responses and events: interrupts and signals (See the Signal register definition in Section C.2.4.3.1, "Message Based Device Communication Registers"). Non-master devices always transmit via interrupts, while master devices may send signals. Some devices are capable of receiving only signals, whereas others may be only Interrupt Handlers. The VMEbus provides only seven (7) interrupt lines. In a large system these lines may be overloaded. Such a system may provide a mechanism for converting signals to interrupts, converting interrupts to signals or even translating from one interrupt line to another.

# C.2.4.3 MESSAGE BASED DEVICE REGISTERS

Message Based Devices have both VXIbus standard configuration registers and operational registers. The location and quantities of these registers are determined from the device's Logical Address and other information stored by its configuration registers (See Section C.2.1.1.2, "Configuration Registers"). The *Address Space* field of the ID register or the *Address Mode* field of the Enhanced Capabilities defines the location of the operational registers as follows.

**A16 Only:** The operational registers occupy addresses  $06_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address.

**A16/A24:** The operational registers occupy addresses  $08_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address and a block of A24 addresses located by the device's Offset register

A16/A32: The operational registers occupy addresses  $08_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address and a block of A32 addresses located by the device's Offset register

**A16/A64:** The operational registers occupy addresses  $08_{16} \rightarrow 1B_{16}$  and  $1E_{16} \rightarrow 3F_{16}$  relative to the device's A16 base address and a block of A64 addresses located by the device's Offset register

# **OBSERVATION C.2.63:**

All Message Based Device A24, A32 and A64 operational registers have device dependent functionality.

# C.2.4.3.1 Message Based Device Communication Registers

Message Based Devices implement a standard set of A16 operational registers, known as communication registers. These registers are shown in the following table. The addresses are relative to a device's A16 base address. A block of registers is reserved for use by future optional protocols. It is anticipated that the definition of these registers will be tied to the definition of the reserved bits in the Protocol register.

The communication registers are organized as follows:

_	
$3F_{16}$	DEVICE
	DEPENDENT
	REGISTERS
1F <sub>16</sub>	VXVIbus
1E <sub>16</sub>	RESERVED REGISTERS
$1C_{16}$	Enhanced Capabilities Register
1B <sub>16</sub>	VXVIbus
18 <sub>16</sub>	RESERVED REGISTERS
<b>14</b> <sub>16</sub>	A32 Pointer
<b>10</b> <sub>16</sub>	A24 Pointer
$0E_{16}$	Data Low
$0C_{16}$	Data High
$0A_{16}$	Response/Data Extended
08 <sub>16</sub>	Protocol/Signal Register
	CONFIGURATION
0016	REGISTERS

# **RULE C.2.50:**

All Message Based Devices **SHALL** implement the Protocol, Response and Data Low registers.

### **OBSERVATION C.2.64:**

The Signal, Data Extended, Data High, A24 Pointer and A32 Pointer registers are optional.

The communication registers are defined as follows:

**Protocol Register:** The read contents of this 16-bit register indicate which protocols the device supports and indicate additional communication capabilities of the device.

Bit #	15	14	13	12	11	10	9	8	7←4	$3 \leftarrow 0$
Contents	CMDR*	Signal Register*	Master*	Interrupter	FHS*	Shared Memory*	D32*	D64*	RSVD	Dev Dep

- CMDR\*: A one (1) in this field indicates that the device has Servant only capability. A zero (0) in this field indicates that the device has both Servant and Commander capability.
- Signal Register\*: A zero (0) in this field indicates that the device has a Signal register. See below for a definition of a Signal register.
- Master\*: A zero (0) in this field indicates that the device has VMEbus Master capability.
- Interrupter: A one (1) in this field indicates that the device has Interrupter capability.
- FHS\*: A zero (0) in this field indicates that this device's data registers support the Fast Handshake mode (See Section C.3.3.2, "Fast Handshake Transfers"). A one (1) indicates that only the normal transfer mode is implemented.
- Shared Memory\*: A zero (0) in this field indicates that this device supports the optional shared memory protocol (See VXI-9<sup>[7]</sup>, "Shared Memory Communication Protocol Specification") and implements one or both of the A24 Pointer and A32 Pointer registers. A one (1) indicates that the shared memory protocol is not supported.

- D32\*: A zero in this position indicates that all of the device's A24/32 registers support D32 transfers in addition to D16 and/or D08.
- D64\*: A zero in this position indicates that all of the device's A24/32 registers support D64 transfers in addition to D32, D16 and/or D08.
- RSVD: Reserved for future definition and must default to all ones (3F<sub>16</sub>).
- Dev Dep: These device dependent bits may be defined by the device's manufacturer.

**Signal Register:** A write to this 16-bit register is used for general device to device signaling. For efficient system operation the Commander must be capable of detecting and responding quickly to any Signal register write. A signal consists of the Logical Address of the sender and other signal specific information.

There are two different formats for the signals, distinguished by the value of its bit #15.

Bit #	15	14 ← 8	7 <b>←</b> 0		
Contents	0	Response	Logical Address		

Bit #	15	14 ← 8	7 <b>←</b> 0		
Contents	1	Event	Logical		
			Address		

The fields of the signal are defined below.

Response: This field is identical to bits  $14 \leftarrow 8$  of the device's Response register as defined below.

Event: This field indicates the *event* associated with the signal.

# **OBSERVATION C.2.65:**

Response signals are generally used to respond to a request made by a device. Event signals are generally asynchronous events analogous to interrupts. The *Asynchronous Mode Control* command may be used to select and enable the transmission mode (interrupt or signal) of the different classes (response and event) of signals and interrupts.

#### **RULE C.2.51:**

**IF** a Message Based Device implements a functional Signal register,

**THEN** there **SHALL** be a Write mode Location Monitor at the Signal register address.

# **RULE C.2.52:**

**IF** a Message Based Device supports D08(EO) writes to its Signal register,

**THEN** its Signal register D08 Location Monitor **SHALL** detect odd byte accesses only.

# **RULE C.2.53:**

**IF** a write to a device's Signal register would result in loss of data,

**THEN** that device **SHALL** respond to such a write by asserting RETRY\* or BERR\* instead of DTACK\*.

### **RECOMMENDATION C.2.20:**

A device should exercise the VME64 Retry capability when a write to its signal register would result in loss of data.

# **OBSERVATION C.2.66:**

A loss of data would occur if a signal write were to overwrite a previous signal that had not yet been read by the device's internal microprocessor.

#### **OBSERVATION C.2.67:**

A device may delay the DTACK\*, RETRY\* or BERR\* handshake up to 20  $\mu$ s (see RULE B.2.1) in an effort to prevent data loss.

# **OBSERVATION C.2.68:**

If a write to a device's Signal register results in a bus error or retry indication, then that signal will not be received by the device. In such a case the sender may choose to retransmit the signal.

# **RECOMMENDATION C.2.21:**

When a write to a device's signal register results in a RETRY\* or BERR\* indication, the bus master should retry the write a reasonable number of times before reporting the error in a device specific manner.

# **PERMISSION C.2.18:**

A Message Based Device **MAY** implement a non-functional Signal register. This is indicated by a "1" in bit 14 of the device's Protocol register. In this case the device may respond with DTACK\* to Signal register writes, even though it stores no data from that write cycle.

# **RECOMMENDATION C.2.22:**

If a Commander is intended to support a variety of Servants and configurations, it should implement a functional Signal register and the receipt of signals.

**Response Register:** A read of this 16-bit register returns the status of the device's communication registers and their associated functions.

The Message Based device's Response register indicates critical device status information. Each bit indicates a single status item as follows:

Bit #	15	14	13	12	11	10	9	8	7	6 ← 0
Contents	0	RESERVED	DOR	DIR	Err*	Read Ready	Write Ready	FHS Active	Locked*	Device Dependent

The fields of the Response register are defined below.

• Bit 15 is always zero.

# **OBSERVATION C.2.69:**

Bit 15 is defined to be zero in order to provide consistency with the format of signals and Interrupter STATUS/ID words.

- RESERVED: This bit is reserved for future VXIbus definition. Its value is always one (1).
- DOR (Data Out Ready) [optional]: A one indicates that the device is ready to output data to its Commander. Its operation is described in Section C.3.3.3, "Byte Transfer Protocol".

# **OBSERVATION C.2.70:**

- Devices that support the Byte Request command are required to implement the DOR bit.
- DIR (Data In Ready) [optional]: A one indicates that the device is ready to accept data from its Commander. Its operation is described in Section C.3.3.3, "Byte Transfer Protocol".

# **OBSERVATION C.2.71:**

Devices that support the Byte Available command are required to implement the DIR bit.

• Err\* (Error) [required]: A zero (0) indicates that an error has occurred in one of the serial protocols (Word Serial, Longword Serial or Extended Longword Serial. See Section C.3.3.1, "Serial Protocols") and has not yet been reported. A one (1) indicates that all such codes have been reported via the *Read Protocol Error* command. See Section C.3.3.4, "Error Handling".

#### **OBSERVATION C.2.72:**

The Read Protocol Error command is used to report the reason for an assertion of the Err\* bit.

Read Ready [Required]: A one indicates that its data registers contain data to be read. This bit is set
when data from internal operations is available in the Data Low and Data High registers. It is cleared
to zero by a read of the Data Low register.

# **RULE C.2.54:**

The *Read Ready* bit **SHALL** be cleared before DTACK\* is released during any data transfer cycle that reads the Data Low register. A device **SHALL NOT** clear its *Read Ready* bit at any other time, except as outlined in Table C.2.

Write Ready [Required]: A one indicates that this device is ready for data transfers to its data registers.
 This bit is set when the device is ready for a write to any of the data registers. It is cleared by a write to the Data Low register.

# **RULE C.2.55:**

The *Write Ready* bit **SHALL** be cleared before DTACK\* is released during any data transfer cycle that writes to the Data Low register. A device **SHALL NOT** clear its *Write Ready* bit at any other time.

- FHS Active\* [optional]: A zero indicates that Fast Handshakes are currently enabled for this device's Servant registers (See Section C.3.3.2, "Fast Handshake Transfers"). This bit is cleared (to 0) whenever the Fast Handshake Mode is entered and set (to 1) any time the device exits the Fast Handshake Mode.
- Locked\* [optional]: A zero indicates that the Commander of this device has locked access to it from other local sources. (e.g., local lockout of IEEE-488)
- Device Dependent: The bits in this field are available to the device designer for device and/or application specific status information.

# **RULE C.2.56:**

Each Message Based device **SHALL** be implemented in such a manner that each of the Response register bits  $13 \leftarrow 8$  maintains its current state whenever the device modifies any other Response register bit(s).

# **OBSERVATION C.2.73:**

The preceding rule cannot be satisfied by an implementation which requires a read-mask-write sequence to update the Response register, if that sequence allows an intervening access of the Data Low register (which will clear either the *Read Ready* or *Write Ready* bit) by another device.

#### **OBSERVATION C.2.74:**

Transitions of any of bits  $14 \leftarrow 8$  of the Response register may be enabled to generate response interrupts or response signals as defined in Section C.2.4.2, "Priority Interrupts".

Data Extended Register: A write to this optional register is the most significant word of input data or a command.

#### PERMISSION C.2.19:

A Message Based Device **MAY** implement a non-functional Data Extended register.

### **RULE C.2.57:**

a Message Based Device implements a functional Data Extended register,

**THEN** there **SHALL** be a Write mode Location Monitor at the Data Extended register address.

# **RULE C.2.58:**

a Message Based Device supports D08(EO) writes to its Data Extended register,

**THEN** its Data Extended register D08 Location Monitor **SHALL** detect odd byte accesses only.

**Data High Register:** A write to this optional register is the second least significant word of write data. A read of this register is the most significant word of read data.

#### PERMISSION C.2.20:

A Message Based Device **MAY** implement a non-functional Data Extended register.

### **RULE C.2.59:**

a Message Based Device implements a functional Data Extended register,

**THEN** there **SHALL** be a Write mode Location Monitor at the Data Extended register address.

# **RULE C.2.60:**

a Message Based Device supports D08(EO) writes to its Data Extended register,

**THEN** its Data Extended register D08 Location Monitor **SHALL** detect odd byte accesses only.

Data Low Register: A write to this register is the least significant word of write data. A write to this register causes the device to execute some action based on the data written to the Data High, Data Low and Data Extended registers. A read of this register is the least significant word of read data.

# **RULE C.2.61:**

There **SHALL** be a Read mode and a Write mode Location Monitor at the Data Low register's address.

a Message Based Device supports D08(EO) accesses of its Data Low register,

**THEN** its Data Low register D08 Location Monitors **SHALL** detect odd byte accesses only.

### **OBSERVATION C.2.75:**

The Location Monitors at the data registers provide the device with the ability to detect the width of the data or command being sent. 16-bit, 32-bit and 48-bit data transfers can all be independently detected by this information.

**A24 Pointer Register:** This 32- bit register is defined by the optional Shared Memory protocol. See VXI-9, "Shared Memory Communication Protocol Specification".


**A32 Pointer Register:** This 32-bit register is defined by the optional Shared Memory protocol. See VXI-9, "Shared Memory Communication Protocol Specification".

VXIbus Reserved Registers: These registers are reserved for future VXIbus definition. The effects of reads and writes of these registers are undefined.

# C.2.4.4 MESSAGE BASED DEVICE OPERATION

The specification of standard communication protocols requires that all Message Based Devices have a uniform and clearly defined behavior when using common resources. For a Message Based Device, three substates are added in the PASSED state defined in Section C.2.1.2, "Device Initialization and Diagnostics". The first, CONFIGURE sub-state, is the state in which a Message Based Device is configured. The second, NORMAL OPERATION sub-state, is the state which is entered when the configuration has been completed. Transitions between these states are initialized by the Begin Normal Operation, End Normal Operation and Abort Normal Operation commands. The third sub-state, INITIALIZE, is the state of the device while it is executing the *Begin Normal Operation* command.

The sub-states and the transitions between them are described in Figure C.5 as an extension to Figure C.4. All state transitions already defined in Figure (Section C.2.1.2, "Device Initialization and Diagnostics") are the same.



**BNO FAIL:** Begin Normal Operation command failed **BNO REC:** Begin Normal Operation command received

**BNO CMPLT:** Begin Normal Operation command successfully completed **ENO CMPLT:** End Normal Operation command successfully completed ANO\_CMPLT: Abort Normal Operation command successfully completed

**Figure C.5.** Configure State Diagram

#### **OBSERVATION C.2.76:**

The CONFIGURE, INITIALIZE and NORMAL OPERATION sub-states are undefined in all states other than PASSED.

#### **RULE C.2.63:**

All Message Based Devices **SHALL** support word serial transfers when in the PASSED state (See Section C.2.1.2, "Device Initialization and Diagnostics").

#### **OBSERVATION C.2.77:**

Some Message Based Devices may exhibit very long startup or boot, times. Such devices may be unable to receive or respond to word serial commands for a significant time interval following power-on. Such devices will hold off word serial transactions by the appropriate Response register indications, i.e. by holding the *Write Ready* and/or *Read Ready* bits to zero (0). There is no maximum response time requirement for such devices and they will delay the system configuration process executed by the Resource Manager. When a Resource Manager encounters such a device it may either wait indefinitely for a response or time out within some reasonable period.

# **RULE C.2.64:**

While in the CONFIGURE sub-state, a Message Based Device **SHALL** remain deactivated.

# **OBSERVATION C.2.78:**

A deactivated device may not assert any VMEbus IRQ lines or initiate any data transfer cycles.

# **C.2.4.4.1** State Dependency of Commands

A Message Based Device responds to different sets of commands depending on the sub-state it is in: CONFIGURE, INITIALIZE or NORMAL OPERATION. Some commands are used in all states. Whether the commands in the sets are mandatory or optional is defined in Section C.2.4.4.2, "Required Commands".

The commands responded to in the CONFIGURE sub-state are called configuration commands:

- Assign Handler Line
- Assign Interrupter line
- Grant Device
- *Identify Commander*
- Release Device
- Read Servant Area

The commands responded to in the NORMAL OPERATION sub-state are called normal operation commands:

- Byte Available
- Byte Request
- Clear Lock
- Read STB
- Set Lock
- Trigger
- User Defined

The commands responded to in both the CONFIGURE and the NORMAL OPERATION sub-states are called state independent commands:

• Abort Normal Operation

- Asynchronous Mode Control
- Begin Normal Operation
- Clear
- Control Event
- Control Response
- End Normal Operation
- Read Handler Line
- Read Handlers
- Read Interrupter Line
- Read Interrupters
- Read MODID
- Read Protocol
- Read Protocol Error
- Set Lower MODID
- Set Upper MODID

# **RULE C.2.65**:

A Commander **SHALL NOT** send any normal operation commands to a Servant which is in the CONFIGURE sub-state.

#### **RULE C.2.66:**

A Commander **SHALL NOT** send any configure commands to a Servant which is in the NORMAL OPERATION sub-state.

# **OBSERVATION C.2.79:**

It is a protocol violation to send any commands to any device while it is in the INITIALIZE sub-state.

# C.2.4.4.2 Required Commands

This section defines minimal conformance requirements for Message Based Devices in terms of their capabilities and sub-states. In this context a phrase of the form "A Message Based Device shall properly respond to..." means that:

- The Message Based Device must support at least the minimum capability implied by the command.
- The Message Based Device must recognize and interpret the command in a manner consistent with the intent of the command.
- The Message Based Device must implement full functional support of the command, according to its capabilities.
- If the command requires a response, the Message Based Device's response must conform to the response formats defined in Section E, "Command and Event Formats".

#### **RULE C.2.67:**

All Message Based Devices **SHALL** properly respond to the following commands in both the CONFIGURE and NORMAL OPERATION sub-states:

- Abort Normal Operation
- Begin Normal Operation
- Clear
- End Normal Operation
- Read Protocol
- Read Protocol Error

## **RULE C.2.68:**

All Message Based Devices with VMEbus Master capability **SHALL** properly respond to the following command in the CONFIGURE sub-state:

• Identify Commander

#### **OBSERVATION C.2.80:**

VMEbus Master capability is indicated by the *Master\** bit in the Protocol register.

#### **RULE C.2.69**:

All Message Based Commanders **SHALL** properly respond to the following commands in the CONFIGURE sub-state:

- Read Servant Area
- Grant Device
- Release Device

## **OBSERVATION C.2.81:**

Message Based Commander capability is indicated by the *CMDR\** bit in the Protocol register.

## **RULE C.2.70:**

All Message Based Devices having Programmable Handler capability **SHALL** properly respond to the following commands in both the CONFIGURE and NORMAL OPERATION sub-states:

- Read Handlers
- Read Handler Line

## **RULE C.2.71:**

All Message Based Devices having Programmable Handler capability **SHALL** properly respond to the following command in the CONFIGURE sub-state:

• Assign Handler Line

#### **OBSERVATION C.2.82:**

Programmable Handler capability is indicated by the response to the *Read Protocol* command.

## **RULE C.2.72:**

All Message Based Devices having Programmable Interrupter capability **SHALL** properly respond to the following commands in both the CONFIGURE and NORMAL OPERATION sub-states:

- Read Interrupters
- Read Interrupter Line

## **RULE C.2.73:**

All Message Based Devices having Programmable Interrupter capability **SHALL** properly respond to the following command in the CONFIGURE sub-state:

• Assign Interrupter Line

#### **OBSERVATION C.2.83:**

Programmable Interrupter capability is indicated by the response to the *Read Protocol* command.

#### **RULE C.2.74**:

**IF** a Message Based Servant implements response interrupts or response signals,

**THEN** it **SHALL** have the Response Generation (RG) capability.

#### **RULE C.2.75**:

All Message Based Devices having Response Generation capability **SHALL** properly respond to the following commands in the CONFIGURE or NORMAL OPERATION sub-state:

- Asynchronous Mode Control
- Control Response

## **RULE C.2.76:**

A Message Based Device having Response Generation capability **SHALL** enable or disable response generation on each Response register bit transition for which it supports response generation, in response to the *Control Response* command.

## **OBSERVATION C.2.84:**

Response Generation capability can be determined by the Read Protocol command.

#### **RULE C.2.77:**

**IF** a Message Based Servant implements event interrupts or event signals,

**THEN** it **SHALL** have the Event Generation (EG) capability.

# **RULE C.2.78:**

All Message Based Devices having Event Generation capability **SHALL** properly respond to the following command in the CONFIGURE or NORMAL OPERATION sub-state:

- Asynchronous Mode Control
- Control Event

# **RULE C.2.79:**

A Message Based Device having Event Generation capability **SHALL** enable or disable event generation for each event it is capable of generating, in response to the *Control Event* command.

## **OBSERVATION C.2.85:**

Event Generation capability can be determined by the Read Protocol command.

# C.2.4.5 MESSAGE BASED DEVICE CONFIGURATION

The specification of standard communication protocols requires that all Message Based Devices be configured in a uniform fashion after a Hard Reset, Soft Reset or after receiving one of the word serial *Abort Normal Operation*, *End Normal Operation* or *Clear* commands.

# C.2.4.5.1 The Default Configuration

Message Based Devices have a uniform default configuration. The default configuration is assumed when the devices are reset or receive the *Abort Normal Operation* command. The configuration may be modified (from the default) with the configuration commands. The resulting configuration becomes active when the device enters the NORMAL OPERATION sub-state.

#### **RULE C.2.80:**

Upon entering the PASSED state, a Message Based Device **SHALL** assume the CONFIGURE sub-state with the default configuration wherein:

- 1. **IF** the Message Based Device is a Commander, its Servant list is empty.
- 2. Responses and events are globally enabled (See the definition of the *Asynchronous Mode Control* command in Section E.1, "Word Serial Commands").
- 3. **IF** the Message Based Device has VMEbus Master capability, responses and events are sent via signals to Logical Address 0 (zero).
- 4. **IF** the Message Based Device does not have VMEbus Master capability, responses and events are sent via interrupts.
- 5. **IF** the Message Based Device has Programmable Interrupter capability, the Interrupter capabilities are not connected to any IRQ lines.
- 6. **IF** the Message Based Device has Programmable Handler capability, the Interrupt Handler capabilities are not connected to any IRQ lines.
- 7. Generation of all supported events is enabled. (See the definition of the *Control Event* command in Section E.1, "Word Serial Commands".)
- 8. Generation of B14\*, DOR\*, DIR\*, Err\*, RR\*, WR\*, FHS\* responses is disabled. (See the definition of the *Control Response* command in Section E.1, "Word Serial Commands".)
- 9. The device is not processing any incoming signals or interrupts.

## **OBSERVATION C.2.86:**

Since the device is de-activated in the CONFIGURE sub-state, even though responses and events may be enabled, signals and interrupts are not generated until the device enters the NORMAL OPERATION sub-state.

The default configuration is summarized in Table C.1.

# C.2.4.5.2 Modifying The Configuration

Changes can be made to the current configuration in the CONFIGURE sub-state using the configuration commands and state independent commands.

#### **RULE C.2.81:**

Upon receipt of the *Grant Device* command, a Commander **SHALL** add the granted device to its Servant list.

## **OBSERVATION C.2.87:**

Each Commander maintains a list of the Logical Addresses of Servant devices, referred to as the Servant list.

DEFAULT CONFIGURATION			
Identify Commander:	Resource Manager		
Asynchronous Mode:			
Events	Enabled (via signals if Bus Master)		
Responses	Enabled (via signals if Bus Master)		
Control Response:	All Bits Disabled		
Control Event:	All Events Enabled		
Programmable Handlers	All Disconnected		
	177		
Programmable Interrupters	All Disconnected		
G AT.			
Servant List	Empty		

**TABLE C.1.** The Default Configuration

## **RULE C.2.82:**

Upon receipt of the *Release Device* command, a Commander **SHALL** delete the released device from its Servant list.

#### **RULE C.2.83:**

**IF** a Message Based Device supports the *Identify Commander* command,

**THEN** upon receipt of the *Identify Commander* command, the Message Based Device **SHALL** register the identified Commander as the device's Commander.

# **RULE C.2.84:**

**IF** a Message Based Device supports the *Assign Handler Line* command,

**THEN** upon receipt of the *Assign Handler Line* command the Message Based Device **SHALL** connect the IRQ line to the Interrupt Handler capability.

## **RULE C.2.85**:

**IF** a Message Based Device supports the *Assign Interrupter Line* command,

**THEN** upon receipt of the *Assign Interrupter Line* command the Message Based Device **SHALL** connect the IRQ line to the Interrupter capability.

## C.2.4.6 INITIATING OPERATION

Once configured, a Message Based Device is activated via the *Begin Normal Operation* command. Receipt of the *Begin Normal Operation* command causes a device to initialize its Servants and enter the NORMAL OPERATION sub-state. While in the NORMAL OPERATION sub-state, the device will have its *Ready* bit set to one (1).

#### **OBSERVATION C.2.88:**

While in the NORMAL OPERATION sub-state the Commander/Servant hierarchy and the interrupt line configuration cannot be changed, according to Section C.2.4.4.1, "State Dependency of Commands".

## **OBSERVATION C.2.89:**

The *Begin Normal Operation* command indicates, via the *Top Level* bit, whether a device is a Top Level device or not. A top level device has no Commander and in the NORMAL OPERATION sub-state it may operate autonomously with respect to all other devices except a device involved in runtime resource management. A device involved in runtime resource management retains the capability of forcing a top level device into the CONFIGURE sub-state by sending the *End Normal Operation* or the *Abort Normal Operation* command to the top level device.

#### **RULE C.2.86:**

Upon the receipt of a *Begin Normal Operation* command, a Commander which is in the CONFIGURE substate **SHALL** execute the following process.

- 1. Enter the INITIALIZE sub-state.
- 2. Discard all pending and initiated signals and VMEbus interrupts.
- 3. Determine which Message Based Servants are VMEbus Masters by reading the Protocol register.
- 4. Send the *Identify Commander* command to all Message Based Servants which are VMEbus Masters.
- 5. Send the *Begin Normal Operation* command to all Message Based Servants and wait for their responses.
- 6. Configure all its non-Message Based Servants as needed. This includes allocating IRQ lines.
- 7. If the above process is successful, enter the NORMAL OPERATION sub-state and set to one (1) the *Ready* bit of the Status register. Otherwise, return to the CONFIGURE sub-state.
- 8. Return the appropriate response, indicating the state(s) of itself and its hierarchical Servants, in the Data Low register. This response will incorporate any device failure information returned (in response to *Begin Normal Operation*) by the Commander's Servants.

## **OBSERVATION C.2.90:**

In general, a device will enter the NORMAL OPERATION sub-state if it is capable of normal operation.

## **RULE C.2.87:**

Upon the receipt of a *Begin Normal Operation* command, a Commander which is in the NORMAL OPERATION sub-state **SHALL** return the appropriate response, indicating the state(s) of itself and its hierarchical Servants, in the Data Low register.

## **OBSERVATION C.2.91:**

Since a device in the NORMAL OPERATION sub-state has already initialized its Servants, no action other than the response specified in the previous rule is required.

## **RULE C.2.88:**

A Message Based Device which is in either the CONFIGURE or INITIALIZE state **SHALL** have the *Ready* bit of its Status register cleared to zero (0).

#### **RULE C.2.89:**

A Message Based Device which is in the NORMAL OPERATION sub-state **SHALL** have the *Ready* bit of its Status register set to one (1).

## **OBSERVATION C.2.92:**

Normally, the Resource Manager will configure a Message Based Device with PI capability to drive an IRQ line that its Commander handles.

#### **OBSERVATION C.2.93:**

A Servant may be programmed to drive an IRQ line which is not handled by its Commander.

#### **OBSERVATION C.2.94:**

It is the responsibility of the system integrator to ensure that the IRQ lines are properly allocated.

## **RULE C.2.90:**

A VXIbus device **SHALL NOT** attempt to control, through the VXIbus registers, any VXIbus device not in its own Servant list.

## **RULE C.2.91:**

A Commander lacking device specific knowledge **SHALL NOT** access any of its Servants' device dependent registers other than the VXIbus defined registers.

## **OBSERVATION C.2.95:**

It is not safe to assume that a Commander may freely write to any device dependent register of a Servant Device. Such accesses should not (in general) be attempted without good cause.

## C.2.4.7 TERMINATING OPERATION

Four methods are available for terminating the operation of Message Based Devices. These are Hard Reset, Soft Reset, Abort Normal Operation and End Normal Operation. Each of these differ in the level of reconfiguration they impose on the device. Table C.2 outlines the actions imposed by these methods. Also included in the table are the actions imposed by the Clear command. Though the Clear command, as defined for Message Based Devices (Section C.2.4.8, "Clearing a Message Based Device"), does not terminate the operation of the received device, it has been included in this table for completeness.

#### C.2.4.7.1 Hard Reset

Upon receipt of a Hard Reset (assertion of SYSRESET\*), a Message Based Device enters, as does any other device type, the HARD RESET state. From that state a device continues its initialization until it ends in one of the possible states as defined in Section C.2.1.2, "Device Initialization and Diagnostics". A Message Based Device will, if it enters the PASSED state, enter the CONFIGURE sub-state configured with the default configuration.

Hard Reset is used only when it is necessary to promptly terminate operation of all devices in a VXIbus system. A Hard Reset always affects the entire VXIbus system and will result in the system being configured by the Resource Manager.

## **C.2.4.7.2** Soft Reset

Upon receipt of a Soft Reset (setting and clearing the *Reset* bit), a Message Based Device enters, as does any other device type, the SOFT RESET state. From that state a device passes through SELF TEST state until it ends in one of the possible states as defined in Section C.2.1.2 "Device Initialization and Diagnostics". A Message Based Device will, if it enters the PASSED state, enter the CONFIGURE sub-state configured with the default configuration.

A Soft Reset affects only a single device and is used to deactivate a device. A deactivated device is prevented from using the VXIbus.

	Hard Reset	Soft Reset	ANO	ENO	Clear
Generated By	SYSRESET*	Reset Bit	Abort Normal Operation Command	End Normal Operation Command	Clear Command
Action Defined	Upon Entry to PASSED State	Upon Entry to PASSED State	After Command Processed	After Command Processed	After Command Processed
All Devices: Sub-State	CONFIGURE	CONFIGURE	CONFIGURE	CONFIGURE	CONFIGURE
Configuration	Default	Default	Default	Unchanged	Unchanged
Status Register: A24/A32/A64 Active	0	Unchanged	Unchanged	Unchanged	Unchanged
Offset Register:	Initial	Unchanged	Unchanged	Unchanged	Unchanged
Logical Address:	Initial	Unchanged	Unchanged	Unchanged	Unchanged
Response Register: Err* bit	1	1	1	1	1
Read Ready	0	0	Valid	Valid	0
FHS Active*	1	1	1	1	Unchanged
Locked*	1	1	1	1	Unchanged
Bus Masters: Data Transfers	No	No	No	No	Unchanged
Interrupters: IRQ Assertions	No	No	No	No	Unchanged

**TABLE C.2.** Message Based Device Termination and Clear Actions

# **RECOMMENDATION C.2.23:**

In general, a Commander should Soft Reset a Message Based Servant only if all VXIbus termination commands fail.

## **OBSERVATION C.2.96:**

A Message Based Device that has been Soft Reset will have all of its configuration parameters reset (to the Default Configuration). Its state may also be inconsistent with the remainder of the system, due to lost signals or abandoned communication links with other VXIbus devices. It is important that such a device not be activated until its configuration is restored and all inconsistencies have been resolved. In general, the Resource Manager is the only entity capable of doing so.

#### **RULE C.2.92:**

When a Commander soft resets a device it **SHALL** ensure that operation of all Servants of that device is also terminated.

## **OBSERVATION C.2.97:**

In general, the Resource Manager is the only device with full knowledge of Servant hierarchies.

#### **RULE C.2.93:**

Before a Commander sends *Begin Normal Operation* to a Servant after having soft reset that Servant, the Commander **SHALL** guarantee that the device and the system are in a consistent configuration and state.

# **OBSERVATION C.2.98:**

When a Commander receives *Begin Normal Operation* while it is in the CONFIGURE sub-state, the Commander can assume that all its Servants are in a state and configuration consistent with the system.

# C.2.4.7.3 Abort Normal Operation

An *Abort Normal Operation* affects only a single device and is used by a Commander or by the Resource Manager to deactivate a device, i.e. prevent it from using the VXIbus. After an *Abort Normal Operation*, a Message Based Device will enter the CONFIGURE sub-state configured with the default configuration. In contrast to the Soft Reset, the device does not pass through the SELF TEST state.

## **RECOMMENDATION C.2.24:**

In general, a Commander should send the *Abort Normal Operation* command to one of its Servants only after an attempt to send *End Normal Operation* had already failed.

#### **RULE C.2.94:**

Upon the receipt of the *Abort Normal Operation* command in the NORMAL OPERATION sub-state, a Message Based Device **SHALL** respond in the following manner:

- 1. Abort operation as fast as possible.
- 2. Exit the NORMAL OPERATION sub-state to the CONFIGURE sub-state, clearing the *Ready* bit of its Status register to zero (0).
- 3. Stop processing incoming signals and interrupts.
- 4. Restore the default configuration (the Logical Address and programmed offset is kept).
- 5. Return the appropriate code in the Data Low register.

#### **RULE C.2.95**:

Upon the receipt of the *Abort Normal Operation* command in the CONFIGURE sub-state, a Message Based Device **SHALL** respond in the following manner:

- 1. Restore the default configuration (the Logical Address and programmed offset is kept).
- 2. Return the appropriate code in the Data Low register.

## **OBSERVATION C.2.99:**

As a consequence of (re)entering the CONFIGURE sub-state, the response signal or interrupt generation is disabled and all pending bus requests and interrupts are unasserted.

## **OBSERVATION C.2.100:**

Abort Normal Operation is not propagated through the hierarchy.

## **OBSERVATION C.2.101:**

A device that has been Aborted will have all of its configuration parameters reset (to the Default Configuration). Its state may also be inconsistent with the remainder of the system, due to lost signals or abandoned communication links with other VXIbus devices. It is important that such a device not be activated until its configuration is restored and all inconsistencies have been resolved. In general, the Resource Manager is the only entity capable of doing so.

## **RULE C.2.96:**

When a Commander terminates the operation of a device with the *Abort Normal Operation* command it **SHALL** ensure that operation of all Servants of that device is also terminated.

# **OBSERVATION C.2.102:**

In general, the Resource Manager is the only device with full knowledge of Servant hierarchies.

#### **RULE C.2.97**:

Before a Commander sends *Begin Normal Operation* to a Servant after having aborted that Servant's operation, the Commander **SHALL** guarantee that the device and the system are in a consistent configuration and state.

#### **OBSERVATION C.2.103:**

When a Commander receives *Begin Normal Operation* while it is in the CONFIGURE sub-state, the Commander can assume that all its Servants are in a state and configuration consistent with the system.

## **C.2.4.7.4 End Normal Operation**

An *End Normal Operation* command affects a hierarchy of devices and is used by a Commander or by the Resource Manager to bring the devices into a state from which they can be restarted. After a successful *End Normal Operation* command, the devices in the hierarchy are deactivated.

## **RULE C.2.98:**

Upon the receipt of the *End Normal Operation* command in the NORMAL OPERATION sub-state, a Message Based Device **SHALL** respond in the following manner:

- 1. Allow operation to complete in a device specific consistent manner. All operation shall eventually end, but there is no time limit.
- 2. Bring any Register Based or Extended Device Servants into a deactivated state.
- 3. Send the *End Normal Operation* command to all its Message Based Servants and wait for their responses.
- 4. Stop processing incoming signals and interrupts.
- 5. Exit the NORMAL OPERATION sub-state to the CONFIGURE sub-state, clearing the *Ready* bit of the Status register to zero (0). The current configuration is kept.
- 6. Return the appropriate response code in the Data Low register. This response will incorporate any device failure information returned (in response to *End Normal Operation*) by the Commander's Servants.

#### **RULE C.2.99:**

Upon the receipt of the *End Normal Operation* command in the CONFIGURE sub-state, a Message Based Device **SHALL** return the appropriate response code in the Data Low register.

## **OBSERVATION C.2.104:**

Since a device in the CONFIGURE sub-state has already been deactivated, no action other than the response specified in the previous rule is required.

## **OBSERVATION C.2.105:**

As a consequence of entering the CONFIGURE sub-state, the device is deactivated i.e. prevented from using the VXIbus.

## **OBSERVATION C.2.106:**

Those state parts (e.g. higher level configurations) which are not covered by the rules in this section can upon reception of End Normal Operation be changed in any manner that is device specific or may be standardized in the future.

#### **OBSERVATION C.2.107:**

The *End Normal Operation* command is propagated from Commander to Servant until it has reached the bottom of the hierarchy.

## **OBSERVATION C.2.108:**

It is device-dependent if or how a device resumes operation on receipt of *Begin Normal Operation* after *End Normal Operation*.

## C.2.4.8 CLEARING A MESSAGE BASED DEVICE

A *Clear* command is used only to remove pending output data from a Message Based Device's Data Low, High and Extended registers. Just as *Abort Normal Operation* and *End Normal Operation*, it may have an additional meaning to higher level protocols.

## **RULE C.2.100:**

Upon the receipt of the *Clear* command, a Message Based Device **SHALL**:

Remove any data output in the Data Low, Data High and Data Extended registers.

Remove any buffered data output to the Data Low, Data High and Data Extended registers.

Discard output data from any output data generating operations previously started.

Become ready to receive a new command.

Clear (to 0) the *Read Ready* bit of its Response register.

De-assert the Err\* bit of the Response register and cancel any pending Read Protocol Error command responses.

## **RULE C.2.101:**

The *Clear* command **SHALL NOT** affect:

The CONFIGURE/NORMAL OPERATION sub-state.

The PI or PH settings.

The Servant list.

The Signal register.

Assertion of IRQ lines.

Communication links with other VXIbus devices.

#### **OBSERVATION C.2.109:**

The effects of *Clear* on a VXIbus instrument are documented in Section D.1.1.3, "Clearing a VXIbus Instrument".

## C.2.5 Extended Devices

An Extended device is a VXIbus device with provisions for defining new subclasses of VXIbus devices for future applications. Each Extended Device has a subclass register in addition to its configuration registers. The subclass register allows for the definition of both standard and manufacturer specific Extended Device subclasses.

## **OBSERVATION C.2.110:**

An Extended Device implements the standard set of VXIbus configuration registers.

## **RULE C.2.102:**

An Extended Device **SHALL** implement a subclass register.

The Extended Device register map is illustrated in the following table:

$3F_{16}$	SUBCLASS
	DEPENDENT
<b>20</b> <sub>16</sub>	REGISTERS
$1E_{16}$	Subclass Register
$1D_{16}$	SUBCLASS
	DEPENDENT
<b>08</b> <sub>16</sub>	REGISTERS
	CONFIGURATION
<b>00</b> <sub>16</sub>	REGISTERS

The registers are defined as follows:

**Subclass Register:** The read contents of this 16-bit register indicate the subclass of the device. This register has two alternate formats depending on the value of bit 15:

Bit #	15	14 ← 0
Contents	1	Reserved Subclass

Bit #	15	14 ← 12	11 ← 0
Contents	0	Manufacturer Subclass	Manufacturer ID

Bit 15 is used to differentiate between VXIbus defined subclasses and manufacturer defined subclasses. The other fields are defined as follows:

- Reserved Subclass: These bits identify the device's subclass. All values of this field are reserved for future VXIbus definition.
- Manufacturer Subclass: These bits indicate the device's subclass as defined by a particular VXIbus manufacturer. The values of this field are defined by the manufacturer indicated by the adjacent *Manufacturer ID* field.
- Manufacturer ID: These bits identify the manufacturer responsible for the definition of this particular subclass. The format is the same as in the *Manufacturer ID* field of the ID register (See Section C.2.1.1.2, "Configuration Registers").

# **OBSERVATION C.2.111:**

Each VXIbus manufacturer may define up to 8 Extended Device Subclasses. Each of these subclasses has a unique Manufacturer Subclass/ID combination.

The effects of writes to the Subclass Register location are subclass dependent.

**Subclass Dependent Registers:** These registers will be defined according to a device's subclass requirements as a part of that subclass's definition.

# C.3 DEVICE COMMUNICATION PROTOCOLS

This section describes the protocols necessary for proper communication between VXIbus devices.

## **C.3.1** Communication Elements

## C.3.1.1 REGISTER BASED SERVANTS

Register Based Servant describes the communication element of a Register Based device. A Register Based Servant responds to no defined protocols, since the device's registers are entirely card dependent.

## C.3.1.2 MESSAGE BASED SERVANTS

These devices are generally capable of independently executing complex commands and may also control other devices in a hierarchical instrumentation system. Message Based Servants communicate using the VXIbus Message Based device protocols.

## C.3.1.3 MESSAGE BASED COMMANDERS

A Message Based Commander is the interface for a Message Based Device exercising control over other devices. Message Based Commanders communicate using the VXIbus Message Based Device protocols.

# **C.3.2 Register Based Servant Control**

The protocols for control of Register Based Devices are completely device dependent. The designer of a Register Based Device is free to specify any register interactions and control protocols required for proper operation of that device.

# **C.3.3** Message Based Servant Control

The protocols for Commander → Servant communication involve the Servant's Protocol, Response and Data registers. They may optionally utilize the Commander's Signal register or the VMEbus interrupts. The simplest communications use the data and Response registers to transfer data in a word serial fashion. This mode is defined as the **Word Serial** protocol. All Message Based Devices implement 16-bit word serial transfers. The 16-bit word serial transfer is the most basic method of communication defined for Message Based Devices. It is simple to implement (in both hardware and software), yet provides the required communication capability to achieve system objectives.

Communication between Message Based Devices is established with 16-bit word serial transfers, then, upon notification of device capabilities, may progress to more sophisticated protocols. These may include higher performance word serial transfers as well as shared memory protocols. A Commander uses the *read protocol* command to determine which higher performance protocols are supported by a Servant.

## **RULE C.3.1:**

All Message Based Devices **SHALL** implement the *read protocol* command.

## C.3.3.1 WORD SERIAL PROTOCOLS

The **Word Serial Protocol** is a communication protocol in which data words are transferred serially to or from a fixed location, in this case the read or write data register of the Servant.

The word serial protocols are based upon a generalized model of a full duplex UART (Universal Asynchronous Receiver/Transmitter). Each implementation utilizes bidirectional data registers and a Response register. The data registers are categorized as full duplex, because reads and writes are totally independent. Each write to the data registers is interpreted as a command, unless a previous command has defined it as data. Commands may contain embedded data or may require supporting data to be transferred in succeeding writes. Such command/data sequences are generally not interruptible.

Progress of a data transfer is paced by bits in the Response register which indicate whether the write data registers are empty and whether the read data registers are full.

Data may be written into the write data registers only when the *Write Ready* bit in the Response register is set (1). When data is placed in the write data registers, the *Write Ready* bit is cleared (to 0) until the data is accepted by the Servant.

Valid data may be read from the read data registers only when the *Read Ready* bit in the Response register is set (1). When the data is read from the read data registers, the *Read Ready* bit is cleared (to 0) until the Servant places another word in the read data registers.

A Servant will source data to its read data registers only in response to a command. It is up to its Commander to read such data before issuing a command requiring the output of more data. Thus the Servant is not required to maintain an output queuing structure.

#### **PERMISSION C.3.1:**

A Commander **MAY** issue a command requiring a Servant to write more than one response to its read data registers.

## **RULE C.3.2:**

A Servant **SHALL NOT** source any data to its read data registers except in response to an explicit request (for one or more data words) by that device's Commander.

## **OBSERVATION C.3.1:**

If a Commander reads a Servant's data registers without first explicitly requesting the data, the Servant will either respond by causing a bus error or return unspecified data (with or without an error indication). Thus the Servant will either prevent the erroneous read, detect the error or ignore the protocol violation.

## **RULE C.3.3:**

A Commander **SHALL NOT** send any command requiring a Servant to place data in its data registers until the Commander has read (from the data registers) all data generated by previous commands (and the *Read Ready* bit is zero (0)).

#### **OBSERVATION C.3.2:**

The preceding rule does NOT restrict the implementation of output queuing structures within higher level protocols.

Three forms of word serial communications are defined in this section: Word Serial transfers (16-bit), Longword Serial transfers (32-bit) and Extended Longword Serial transfers (48-bit). Support for the Longword and Extended Longword serial transfers is optional. Data transfers utilizing any of these three protocols may be freely intermixed with data transfers of the other two protocols.

#### **OBSERVATION C.3.3:**

Longword and Extended Longword transfers to a Servant that does not support these protocols is meaningless and will have unpredictable results.

## **OBSERVATION C.3.4:**

Every Message Based Device has write mode Location Monitors at each of its supported data registers (Data Low, Data High and Data Extended). These Location Monitors indicate to the device which protocol is being invoked by its Commander for each transfer.

#### **OBSERVATION C.3.5:**

The command sets for all forms of word serial communication are orthogonal (mutually exclusive). The command sets are described in Section E, "Command and Event Formats".

#### C.3.3.1.1 Word Serial Transfers

The word serial transfer is the minimum usable data transfer protocol. The data path width is 16 bits (one word).

Data is transferred by reads or writes of the Data Low register. By default, all writes are interpreted as commands. Each transfer affects the state of the appropriate bit (*Read Ready* or *Write Ready*) of the Response register.

# **RULE C.3.4:**

**IF** a word serial data transfer requires more than a single bus cycle,

**THEN** the least significant byte must be transferred last, to ensure validity of the associated *Ready* or *Write Ready* bit.

# **RULE C.3.5:**

All Message Based Devices **SHALL** always respond to the Word Serial protocol.

# **C.3.3.1.2** Longword Serial Transfers

The longword serial transfer is a higher performance protocol than the word serial, having a 32-bit wide data path.

Data is transferred by reads or writes of the Data High and Data Low registers. By default, all writes are interpreted as commands. Each Longword Serial transfer affects the state of the appropriate bit (*Read Ready* or *Write Ready*) of the Response register.

## **RULE C.3.6:**

**IF** a longword serial data transfer requires more than a single bus cycle,

**THEN** the least significant word or byte must be transferred last, to ensure validity of the associated *Read Ready* or *Write Ready* bit.

# **OBSERVATION C.3.6:**

Support of the Longword Serial communication protocol is optional for Message Based Devices. This capability is indicated in the response to the *read protocol* command (see Section E.1, "Word Serial Commands").

## **C.3.3.1.3** Extended Longword Serial Transfers

The extended longword serial transfer is a higher performance protocol than the longword serial, having a 48-bit wide data path. This is a write only protocol.

Data is transferred by writes to the Data Extended, Data High and Data Low registers. By default, all writes are interpreted as commands. Each Extended Longword Serial transfer affects the state of the *Write Ready* bit of the Response register.

# **RULE C.3.7:**

**IF** an extended longword serial data transfer requires more than a single bus cycle,

**THEN** the least significant word or byte must be transferred last, to ensure validity of the associated *Read Ready* or *Write Ready* bit.

## **PERMISSION C.3.2:**

Support of the Extended Longword Serial communication protocol is optional for Message Based Devices. This capability is indicated in the response to the *read protocol* command (see Section E.1, "Word Serial Commands").

## C.3.3.2 FAST HANDSHAKE TRANSFERS

The word serial protocols may utilize either of two handshake modes for data transfer, the **Normal Transfer** mode or the **Fast Handshake** mode. In the normal transfer mode, a Commander uses bits in the Servant's Response register to synchronize data transfers. In the Fast Handshake mode, a Commander is allowed to execute word serial data transfers without checking the Servant's Response register.

The Fast Handshake mode uses the Servant's DTACK\* and BERR\* lines to enforce proper synchronization. In this mode, a Servant may hold off a VMEbus transfer for up to 20  $\mu$ s until it is ready to complete the transaction. If the 20  $\mu$ s expires before the appropriate readiness condition is true, the Servant will assert BERR\*. Otherwise the Servant will assert DTACK\* and complete the transfer normally.

When in the Fast Handshake mode, a Servant is always ready to accept certain defined word serial operations. These operations are defined by higher-layer protocols such as the Byte Transfer protocol (See Section C.3.3.3, "Byte Transfer Protocol"). In the Fast Handshake mode a Commander is allowed to send certain standard word serial commands which may be transmitted using either Normal Handshake or Fast Handshake methods. These are referred to as **FHS Commands**.

#### **RULE C.3.8:**

A Commander **SHALL NOT** attempt any word serial operations using the Fast Handshake protocol, unless such operations are executed within the context of a higher-layer protocol using only the FHS commands defined for that protocol.

# **OBSERVATION C.3.7:**

Presently, the only defined FHS commands are the *Byte Available* and *Byte Request* commands used in the Byte Transfer Protocol. Future VXIbus specifications may define additional FHS commands.

## C.3.3.2.1 Servant Fast Handshake Operation

#### **RULE C.3.9:**

A Message Based Servant **SHALL** always support the normal transfer mode, even when in the Fast Handshake

## **OBSERVATION C.3.8:**

A FHS capable Servant supports the normal transfer mode by always indicating its true state via the Write *Ready, Read Ready, DIR, DOR and Err\** bits in its Response register.

## **PERMISSION C.3.3:**

When in the Fast Handshake mode, a Servant **MAY** set any of its Write Ready, Read Ready, DIR or DOR bits in its Response register to one (1), up to 20  $\mu$ s before the indicated condition becomes true.

## **RECOMMENDATION C.3.1:**

When in Fast Handshake mode, a Servant should control its Response register bits in a manner that allows normal mode transfers to execute without long VMEbus data transfer cycles.

A Servant indicates its support of the Fast Handshake mode via the FHS\* bit in its protocol register. The FHS Active\* bit of its Response register indicates the current status of the Servant's Fast Handshake mode. The meanings of these bits are summarized in the following table.

RIT	Value		
D11	0	1	
FHS*	Capable	Incapable	
FHS Active*	Active	Inactive	

## **PERMISSION C.3.4:**

A Servant **MAY** initiate the Fast Handshake mode by clearing the FHS Active\* bit, at a time defined by the applicable higher-layer protocol.

Because a Commander in the Fast Handshake mode does not test the Read Ready and Write Ready bits, a FHS capable Servant is required to prevent incorrect data transfers by asserting BERR\*. Such incorrect transfers may be caused by Read Ready protocol violations, Write Ready protocol violations, higher-layer protocol violations or the Servant's inability to keep up with the Commander's data flow rate, either before or after the Servant has exited the FHS active mode.

# **RULE C.3.10:**

A Fast Handshake capable Servant SHALL assert BERR\* if it cannot complete a data transfer cycle accessing its Data Low register within 20  $\mu$ s.

#### **RECOMMENDATION C.3.2:**

When a Fast Handshake capable servant cannot complete a Data Low register transfer immediately, but can complete the transfer within 20  $\mu$ s, the Servant should assert RETRY\*.

# **RECOMMENDATION C.3.3:**

A Fast Handshake capable Servant should not continue to respond with RETRY\* assertions to successive accesses for more than 20  $\mu$ s.

A Servant may terminate the Fast Handshake mode at any time by setting (to 1) its FHS Active\* bit. It will assert BERR\* on the next read or write of the Data Low register that it cannot complete within 20 µs.

A Servant will terminate the Fast Handshake mode any time it asserts BERR\* during a data transfer cycle. Under this condition, the Servant updates neither its read nor write queue. It sets (to 1) its FHS Active\* bit and operates in the normal transfer mode until it is ready to resume the Fast Handshake mode.

## C.3.3.2.2 Commander Fast Handshake Operation

The Fast Handshake mode is optional for Commanders, since the normal transfer mode always functions properly. This is true even if its Servant is in the Fast Handshake mode, because its Response register indications are always correct.

A Commander that supports the Fast Handshake mode may execute Fast Handshake transfers only with Servants that are capable of Fast Handshake transfers and which have the Fast Handshake mode active.

#### **RULE C.3.11:**

A Commander **SHALL NOT** attempt Fast Handshake mode operations with a Servant having the *FHS\** bit of its protocol register set (to one).

## **RULE C.3.12:**

A Commander **SHALL NOT** attempt Fast Handshake operations with a Servant while the Servant's *FHS Active*\* bit is set (to 1).

A Commander may begin Fast Handshake transfers with a capable Servant only as provided for by the operating higher-layer protocol (provided that the Servant's *FHS Active\** bit is asserted (0)). It may exit the fast handshake mode at any time. However, it must exit the Fast Handshake mode after any data transfer attempt that results in a bus error or at any other time defined by the higher-layer protocol. The Fast Handshake mode must not be resumed until the Servant again clears (to 0) its *FHS\* Active* bit.

## **RULE C.3.13:**

**IF** a word serial data transfer attempt to a Fast Handshake capable Servant results in the assertion of BERR\*.

**THEN** the Commander **SHALL NOT** attempt any Fast Handshake transfers with the same Servant until that Servant clears (to 0) its *FHS Active\** bit.

## **OBSERVATION C.3.9:**

No data is transferred during a cycle that causes a bus error. The failed transfer should be retried.

# **OBSERVATION C.3.10:**

Once a Commander detects a Servant in the Fast Handshake active condition, it does not need to check the Servant's *Read Ready*, *Write Ready*, *DIR*, *DOR*, *Err\** or *FHS Active\** bits again until the Commander exits the Fast Handshake mode.

# C.3.3.3 WORD SERIAL DATA TRANSFER PROTOCOLS

Word serial commands can be used to transfer data between commanders and their servants. The *Byte Transfer Protocol* is described in this specification. Other data transfer protocols may also be defined. Word serial data transfer protocols operate by a commander sending commands and queries to its servant. Data sent to the servant is embedded in the commands. Data from Servants is sent in response to queries. It is possible to define protocols that do not require that data sent to servants be embedded in commands or that data from servants be sent only in response to queries. However, such protocols are not allowed to interfere with a servant device's ability to receive normal Word Serial commands and queries. A servant device may support multiple data transfer protocols. Generally, only data transfer protocol may be active at any one time.

Data flow can be regulated by the *DIR* and *DOR* bits of the servant's response register. The *DIR* bit indicates that the servant is ready to accept data from the commander. The *DOR* bit indicates that the servant has data available for the commander. These bits may be used by multiple data transfer protocols.

## **RULE C.3.14:**

A servant device **SHALL NOT** implement a data transfer mode that prevents that device from correctly processing normal word serial commands.

## **OBSERVATION C.3.11:**

An example of a mode prohibited by the preceding rule is one in which all Word Serial commands are interpreted as data. A device in this mode would be unable to respond to commands such as *Clear*.

# C.3.3.3.1 Byte Transfer Protocol

The **Byte Transfer Protocol** is a mechanism for transferring 8-bit data between Commanders and their Servants. It utilizes the word serial *Byte Available* and *Byte Request* commands. The *Byte Available* command is used to transfer data from a Commander to its Servant. The *Byte Request* command is used to transfer data from a Servant to its Commander. The data flow is regulated by the use of the *DIR* and *DOR* bits in the Servant's Response register.

## **RULE C.3.15:**

When a Message Based Servant using the Byte Transfer Protocol is not ready to process a *Byte Available* command it **SHALL** clear to zero (0) the *DIR* bit in its Response register.

#### **OBSERVATION C.3.12:**

When a Message Based Servant using the Byte Transfer Protocol is ready to process a *Byte Available* command it will set to one (1) the *DIR* bit in its Response register.

#### **RULE C.3.16:**

When a Message Based Servant using the Byte Transfer Protocol is not ready to process a *Byte Request* command, it **SHALL** clear to zero (0) the *DOR* bit in its Response register.

## **OBSERVATION C.3.13:**

When a Message Based Servant using the Byte Transfer Protocol is ready to process a *Byte Request* command, it will set to one (1) the *DOR* bit in its Response register.

#### **RULE C.3.17:**

**IF** a word serial command to a Message Based Servant using the Byte Transfer Protocol causes the unassertion of the *DIR* bit,

**THEN** the Write Ready bit **SHALL NOT** be set to one (1) until the DIR bit is cleared to zero (0).

# **RULE C.3.18:**

**IF** a word serial command to a Message Based Servant using the Byte Transfer Protocol causes the de-assertion of the *DOR* bit,

**THEN** the *Write Ready* bit **SHALL NOT** be set to one (1) until the *DOR* bit is cleared to zero (0).

#### **RULE C.3.19:**

A Servant using the Byte Transfer Protocol **SHALL NOT** clear (to 0) either its *DIR* or *DOR* bit while its *Write Ready* bit is set (to 1).

# **RULE C.3.20:**

A Commander executing the Byte Transfer Protocol with a Servant **SHALL NOT** send a *Byte Available* command to that Servant while its *DIR* bit is cleared to zero (0).

#### **RULE C.3.21:**

A Commander executing the Byte Transfer Protocol with a Servant **SHALL NOT** send a *Byte Request* command to that Servant while its *DOR* bit is cleared to zero (0).

#### C.3.3.3.1.1 FAST HANDSHAKE SUPPORT

The Byte Transfer Protocol may be executed using the Fast Handshake protocol. Both the *Byte Available* and the *Byte Request* commands are FHS commands, which may utilize the Fast Handshake protocol.

## **RULE C.3.22:**

A Servant using the Byte Transfer protocol and the Fast Handshake protocol **SHALL** support Fast Handshake transfers of both the *Byte Available* and *Byte Request* commands.

## **C.3.3.3.1.1.1** Byte Available

The FHS protocol may be used to transfer a message using a series of *Byte Available* commands. A Servant capable of receiving *Byte Available* commands in the Fast Handshake mode may enter the FHS Active state (and assert its FHS Active\* bit) if it is ready to receive *Byte Available* commands using the Fast Handshake protocol.

A Commander may begin using Fast Handshake transfers to send *Byte Available* commands to a Servant if the Servant's *Write Ready, DIR* and *ERR\** bits are set to one and the *FHS Active\** bit is asserted (0).

#### **RULE C.3.23:**

A Commander **SHALL NOT** begin Fast Handshake transfers of *Byte Available* commands to a Servant if that Servant's *DIR* bit is zero (0) or its *Write Ready* bit is zero (0) or its *Err\** bit is zero (0) or its *FHS Active\** bit is one (1).

#### **RULE C.3.24:**

A Commander using Fast Handshake to transfer *Byte Available* commands to a Servant **SHALL** exit the Fast Handshake mode before sending any command other than *Byte Available* to that Servant.

## **OBSERVATION C.3.14:**

A Commander is required to exit the Fast Handshake mode when a read or write of the Servant's Data Low register results in a bus error.

The *END* bit of the *Byte Available* command is used to indicate the end of a message. This may cause a servant to exit the Fast Handshake Active state. If the commander also exits the Fast Handshake mode, it can avoid a bus error.

# **RECOMMENDATION C.3.4:**

A Commander should exit the Fast Handshake mode after sending a *Byte Available* command having the *END* bit asserted.

## **RULE C.3.25:**

When its Commander writes a *Byte Available* to a Servant capable of receiving *Byte Available* commands in the Fast Handshake mode and the Servant's DIR bit is zero, the Servant **SHALL** assert BERR\* without changing the state of any of its *Read Ready*, *Write Ready*, *DIR*, *DOR* or Err\* bits.

# **C.3.3.3.1.1.2** Byte Request

The FHS protocol may be used to transfer a message using a series of *Byte Request* commands. A Servant capable of receiving *Byte Request* commands in the Fast Handshake mode may enter the FHS Active state (and assert its FHS Active\* bit) if it is ready to receive *Byte Request* commands using the Fast Handshake protocol.

A Commander may begin using Fast Handshake transfers to send *Byte Request* commands to a Servant if the Servant's *Write Ready, DOR* and *ERR\** bits are set to one and the *FHS Active\** bit is asserted (0).

#### **RULE C.3.26:**

A Commander **SHALL NOT** begin Fast Handshake transfers of *Byte Request* commands to a Servant if that Servant's *DOR* bit is zero (0) or its *Write Ready* bit is zero (0) or its *Err\** bit is zero (0) or its *FHS Active\** bit is one (1).

## **RULE C.3.27:**

A Commander using Fast Handshake to transfer *Byte Request* commands to a Servant **SHALL** exit the Fast Handshake mode before sending any command other than *Byte Request* to that Servant.

#### **OBSERVATION C.3.15:**

A Commander is required to exit the Fast Handshake mode when a read or write of the Servant's Data Low register results in a bus error.

The *END* bit of the response to a *Byte Request* command is used to indicate the end of a message. This may cause a servant to exit the Fast Handshake Active state. If the commander also exits the Fast Handshake mode, it can avoid a bus error.

## **RECOMMENDATION C.3.5:**

A Commander should exit the Fast Handshake mode after reading a response to a *Byte Request* command if the *END* bit of the response is asserted.

#### **RULE C.3.28:**

When its Commander writes a *Byte Request* to a Servant capable of receiving *Byte Request* commands in the Fast Handshake mode and the Servant's DOR bit is zero, the Servant **SHALL** assert BERR\* without changing the state of any of its *Read Ready*, *Write Ready*, *DIR*, *DOR* or Err\* bits.

## C.3.3.4 ERROR HANDLING

VXIbus Message Based Devices implement a uniform method of reporting word serial protocol errors. It is a multi-level approach wherein all word serial protocol conformance errors are reported via the  $Err^*$  bit in the Response register and the  $Read\ Protocol\ Error$  command. Higher level errors are reported at higher levels, often as status responses to commands.

There are six defined word serial protocol errors:

**Unsupported Command:** This error is detected when a Servant receives a command which it does not support.

**Multiple Query:** This error occurs when a Servant receives a command requiring it to output a response to its Data Low register and is unable to respond because of an unread response to a previous command.

**DIR Violation:** This error occurs when a Servant receives a *Byte Available* command when it is unable to process that command because the *DIR* bit is zero (0).

**DOR Violation:** This error occurs when a Servant receives a *Byte Request* command when it is unable to process that command because the *DOR* bit is zero (0).

Write Ready Violation: This error occurs when data is written to a Servant while its Write Ready bit is zero (0).

**Read Ready Violation:** This error occurs when data is read from a Servant while its *Read Ready* bit is zero (0).

#### **RULE C.3.29:**

A Message Based Device **SHALL** detect the *Unsupported Command*, *Multiple Query*, *DIR Violation* and *DOR Violation* errors.

## **OBSERVATION C.3.16:**

A Servant may respond to a *Read Ready* or *Write Ready* protocol violation by either asserting BERR\*, asserting its Err\* bit or not detecting the violation.

## **OBSERVATION C.3.17:**

A Fast Handshake capable Servant prevents incorrect data transfers due to *DIR* and *DOR* violations by asserting RETRY\* or BERR\*.

## **RULE C.3.30:**

**IF** a command to a Message Based Device causes the detection of one of the defined word serial protocol errors.

**THEN** the device **SHALL NOT** execute that command.

## **RULE C.3.31:**

**IF** a command to a Message Based Device causes the detection of one of the defined word serial protocol errors which does not result in a bus error,

**THEN** the Servant **SHALL** clear both the *Err\** and *Read Ready* bits. The *Write Ready* bit **SHALL NOT** be set to one (1) until both the *Err\** and *Read Ready* bits are cleared to zero (0).

## **RULE C.3.32:**

Each Message Based Device **SHALL** maintain its *Current Error State* (which is reported via the *Read Protocol Error* command) as follows:

- 1. The current error state is set to *No error* by a HARD RESET, SOFT RESET or receipt of the *Clear* command.
- 2. The current error state is set to *No error* when the device responds to the *End Normal Operation* or the *Abort Normal Operation* command.
- 3. The current error state is set to *No error* after the device responds to the *Read Protocol Error* command.
- 4. When a word serial protocol error is detected while the device is in the *No Error* state, the current error state is set to reference that error. Subsequent errors **SHALL NOT** cause updates to the error state.

# **RULE C.3.33:**

When a Message Based Servant receives the *Read Protocol Error* command, it **SHALL** set its *Err\** bit to one (1) before it sets its *Write Ready* bit to one (1).

## **OBSERVATION C.3.18:**

A Commander that implements rigorous error checking will test for errors after writing each command as follows:

- 1. Wait for the Write Ready bit to be asserted.
- 2. Test the *Err*\* bit.
- 3. If no error is indicated, then read the response data (when *Read Ready* is asserted) or send the next command. Otherwise, send *Read Protocol Error* and read its response.

## **RECOMMENDATION C.3.6:**

Commanders and Resource Managers should implement rigorous error checking when communicating with their Servants, especially during system initialization.

## **RULE C.3.34:**

When a Message Based Servant receives a command requiring it to output a response to its data low register, it **SHALL NOT** make the re-assertion of its *Write Ready* bit contingent on its Commander reading the response data.

## C.3.3.5 DEVICE FAILURES

When a device experiences a catastrophic failure, it enters the FAILED state, asserting SYSFAIL\* and clearing (to 0) its *Passed* bit.

# **RULE C.3.35:**

**IF** a device is in the FAILED state,

**THEN** that device's Commander **SHALL** set (to 1) the *Sysfail Inhibit* bit of the Control register on the failed device.

# **PERMISSION C.3.5:**

When a device fails, the device's Commander **MAY** also set (to 1) the *Reset* bit of the Control register on the failed device.

## **OBSERVATION C.3.19:**

A Commander may detect that a Servant has failed by monitoring the SYSFAIL\* signal or polling the *Passed* bit in the Status register of a device.

# **RECOMMENDATION C.3.7:**

When a top level device fails, the Resource Manager should set (to 1) the *Sysfail Inhibit* bit of the Control register on the failed device.

# C.4 SYSTEM RESOURCES

The VXIbus architecture provides for a set of common system resources. These include Slot 0 services and system configuration management. This section describes how these services are provided. The configuration management services are provided by a central Resource Manager and Slot 0 services are either provided by the Resource Manager or by Slot 0 devices.

# C.4.1 Resource Manager

The VXIbus Resource Manager is a device at Logical Address 0 that performs the following functions at system power-on.

- 1. Identify all VXIbus devices in the system.
- 2. Manage the system self test and diagnostic sequence.
- 3. Configure the system's A24, A32 and A64 address maps.
- 4. Configure the system's Commander/Servant hierarchies.
- 5. Allocate the VMEbus IRQ lines.
- 6. Initiate normal system operation.

The logical addresses of VXIbus devices can be statically set or dynamically assigned. In this section, the Resource Manager's functions in the case of statically set logical addresses are described. The functions for dynamic assignment of logical addresses are described in Section F, "Dynamic Configuration".

## **RULE C.4.1:**

A Resource Manager **SHALL** be a Message Based Device with Commander capability.

#### **PERMISSION C.4.1:**

The functions of a Resource Manager **MAY** be combined with those of another Message Based Commander.

## **OBSERVATION C.4.1:**

If a Resource Manager is combined with other Message Based functionality, the Resource Manager configures its Message Based functions as it would any other Message Based Device. In this case it uses device specific internal communications, instead of word serial commands.

#### **RULE C.4.2**

**IF** a Resource Manager device is not configured as a top level Commander,

**THEN** it **SHALL** behave as a normal Message Based Device toward its Commander and Servants.

#### **RULE C.4.3:**

A Resource Manager **SHALL** provide a device specific mechanism for reporting system configuration errors.

#### **PERMISSION C.4.2:**

A Resource Manager **MAY** provide Slot 0 services in addition to its other duties.

#### RIII F C 4 4

A Resource Manager which lacks device specific knowledge of a device **SHALL** write a one (1) to all the device dependent bits in the Control register whenever it writes to the Control register of that device.

## **OBSERVATION C.4.2:**

A Resource Manager will normally write to the Control register of a device to affect the A24/A32/A64 Enable, Sysfail Inhibit or Reset bits.

## C.4.1.1 DEVICE IDENTIFICATION

The Resource Manager identifies the available VXIbus devices according to the following procedure.

# **RULE C.4.5:**

All Resource Managers **SHALL** implement the following device identification procedure.

- 1. After the unassertion of SYSRESET\*, wait until either SYSFAIL\* is unasserted or five seconds (5.0 s) have elapsed (whichever occurs first) before accessing any other VXIbus device's A16 configuration registers.
- 2. Attempt a read of the Status register at each of the 256 defined configuration register locations. If an attempt is successful, the corresponding device is present. If a bus error results, the device is absent.

## **OBSERVATION C.4.3:**

Local VMEbus operations that do not access any of the registers of VXIbus devices are permitted before the unassertion of SYSFAIL\* or the five (5) second timeout.

## C.4.1.2 SYSTEM SELF TEST MANAGEMENT

## **RULE C.4.6:**

All Resource Managers **SHALL** implement the following self test management procedure.

- 1. Wait until all self tests have completed.
- 2. Force all failed devices into the SOFT RESET state with SYSFAIL\* assertion inhibited (see Section C.2.1.2, "Device Initialization and Diagnostics").

## **OBSERVATION C.4.4:**

A device has completed its self test when its *Passed* bit is one (1) or when at least five seconds after power-on (Unassertion of SYSRESET\*) have elapsed.

## **OBSERVATION C.4.5:**

The Resource Manager forces a device into its SOFT RESET state by writing a one to the device's *Reset* bit.

## **OBSERVATION C.4.6:**

The Resource Manager causes a device to inhibit SYSFAIL\* assertion by writing a one to the device's *Sysfail Inhibit* bit.

## **PERMISSION C.4.3:**

A Resource Manager MAY perform diagnostic tests of a failed device by some device dependent method.

#### PERMISSION C.4.4:

A Resource Manager **MAY** implement the capability to detect the subsequent failure of a device that has passed its initial self test.

## **RULE C.4.7:**

When the Resource Manager detects that a device has failed sometime after the initial five seconds but before the Resource Manager has sent the *Begin Normal Operation* command to that device's top-level Commander, the Resource Manager **SHALL** force the failed device into the SOFT RESET state with SYSFAIL\* assertion inhibited.

## C.4.1.3 ADDRESS MAP CONFIGURATION

#### **RULE C.4.8:**

All Resource Managers **SHALL** implement the following A24, A32 and A64 address map configuration procedure:

- 1. Determine which devices implement A24, A32 or A64 registers by reading the *Address Space* field of each device's ID register and the *Address Mode* field of the Enhanced Capabilities register, if appropriate.
- 2. Determine the number of A24, A32 or A64 registers implemented by each device by reading the *Required Memory* field of the device's Device Type register.
- 3. Calculate A24, A32 and A64 offsets such that no two device's address spaces overlap.
- 4. Assign the A24, A32 and A64 base addresses by writing the offsets to each device's Offset register.
- 5. Enable each device's A24, A32 or A64 registers by writing a one (1) to the A24/A32/A64 Enable bit of each device's Control register.

#### **RECOMMENDATION C.4.1:**

All A24 base address offsets should be assigned so that the registers are placed within the address range 200000<sub>16</sub> through DFFFFF<sub>16</sub>. All A32 base address offsets should be assigned so that the registers are placed within the address range 20000000<sub>16</sub> through DFFFFFFF<sub>16</sub>.

# **RECOMMENDATION C.4.2:**

For compatibility with possible future versions of the VXIbus Specification, Resource Managers should be designed to properly configure any A16 Only, A16/A24 or A16/32 device that implements an Enhanced Capability register. Such a device would have the value  $10_2$  in the *Address Space* field of its ID register. In this case, a Resource Manager should use the value in the *Address Mode* field of the Enhanced Capability register to determine the address modes used by the device, according to the following table:

Value	Mode
000	A16/A24
001	A16/A32
011	A16 Only

# **OBSERVATION C.4.7:**

All A16 Only, A16/A24 and A16/A32 devices are now required to report their addressing modes in the *Address Space* field of the ID register. Future versions of the VXIbus Specification may define additional capabilities that would be indicated in the Enhanced Capability register. An A16 Only, A16/A24 or A16/A32 device that implements such capabilities would have the value 10<sub>2</sub> in the *Address Space* field of its ID register. Its addressing modes would then have to be reported in the *Address Mode* field of its Enhanced Capabilities register. The preceding recommendation anticipates this situation.

# C.4.1.4 COMMANDER/SERVANT HIERARCHIES

The Resource Manager establishes a system wide control hierarchy. This structure has the form of one or more inverted trees. The hierarchical relationships are described by the terms Commander and Servant. A Commander is any device in the hierarchy with one or more associated lower level devices. A Servant is any device in the subtree of a Commander. A device may be both a Commander and a Servant in a multiple level hierarchy. A Commander has exclusive control of his immediate Servants' communication and control registers. A top level Commander has no Commander but may have Servants. All Commanders are Message Based Devices.

A Resource Manager establishes the system hierarchy in the following manner.

- 1. Find all Commanders by checking the *CMDR* bit in the protocol register of each Message Based Device.
- 2. Read the Servant Area Size from each Commander, using the *Read Servant Area* query.

- 3. Determine the Commander/Servant hierarchies.
- 4. Assign Servants to Commanders, using the *grant device* command.

#### **RULE C.4.9:**

A Resource Manager **SHALL** implement some means of building a Commander/Servant hierarchy.

# **RECOMMENDATION C.4.3:**

A Resource Manager should implement the default Commander/Servant mapping algorithm described in the following section.

## **OBSERVATION C.4.8:**

Each Commander maintains a list of its Servants, received via the *grant device* command. It maintains this list until the next activation of HARD RESET or SOFT RESET or the receipt of the *Abort Normal Operation* command.

#### **RULE C.4.10:**

A Resource Manager **SHALL NOT** grant to any Commander a device which the Resource Manager knows to be in any state other than PASSED. (see Section C.2.1.2.2, "Self Test Operation").

#### **OBSERVATION C.4.9:**

It cannot be assured that the Resource Manager will detect any device failures after the initial self test.

# C.4.1.4.1 Commander/Servant Mapping

The default Commander/Servant mapping algorithm allows for a virtually unlimited number of hierarchical levels. It is based on each VXIbus device's Logical Addresses and each Commander's Servant are A-sized. The Servant are A-size is an 8-bit (0-255) value selected by the user or at the factory. It is stored in a non-volatile fashion in each Commander device.

A Commander's Servant area starts at the next consecutive Logical Address after the Commander's logical address and includes the number of contiguous Logical Addresses given by the Commander's Servant are A-size.

If a device is in the Servant area of a given Commander and it is not in the Servant area of any other device within that Commander's Servant area, then it is a Servant of that Commander and may be assigned to that Commander by the Resource Manager.

## **OBSERVATION C.4.10:**

All of a device's default Servants are in its own Servant area.

# **OBSERVATION C.4.11:**

A device's Servant area may include the Servant areas of its Servants.

## **OBSERVATION C.4.12:**

None of a device's Servants are located in any of the Servant areas of its Servants.

# C.4.1.5 ALLOCATION IRQ LINES

The Resource Manager is responsible for allocating the VMEbus IRQ lines among the various Interrupt Handlers and Interrupters in the system. Each IRQ line may be assigned to only one handler, but to several Interrupters. Provision must be made for devices with jumper selectable IRQ line assignments as well as for programmable Interrupters and Interrupt Handlers. This requires that some interrupt configuration information be supplied by the system user.

#### **RULE C.4.11:**

A Resource Manager **SHALL** provide a means for a user to supply interrupt configuration information relating Interrupt Handlers and Interrupters to any or all interrupt lines.

## **OBSERVATION C.4.13:**

The form of the interrupt configuration information is device dependent. It is anticipated that the information will typically be loaded from a system console, downloaded from a host computer or retrieved from some form of non-volatile storage.

## **RULE C.4.12:**

A Resource Manager **SHALL** allocate IRQ lines to Interrupt Handlers according to the following procedure.

- 1. Determine which Message Based Devices support Programmable Interrupt Handler (PH) capability (using the *Read Protocol* command).
- 2. Allocate the IRQ lines according to the following rules:
  - a. First use the supplied interrupt allocation information.
  - b. Then allocate one of the remaining IRQ lines to each PH capable Commander, in any desired order.
  - c. Finally allocate any remaining IRQ lines to any Servant-only PH capable Message Based Devices, and any PH Commanders indicating multiple handler capability.
- 3. For each Programmable Handler assigned an IRQ line, program its IRQ allocation, using the *Read Handlers*, *Read Handler Line and Assign Handler Line* commands.

#### **RULE C.4.13:**

A Resource Manager **SHALL** allocate IRQ lines to Interrupters according to the following procedure.

- 1. Determine which Message Based Servants have Programmable Interrupter (PI) capability, using the *Read Protocol* command.
- 2. Allocate the IRQ lines according to the following rules:
  - a. First use the supplied interrupt allocation information.
  - b. Then allocate an IRQ line to each PI capable Servant, based on its Commander's IRQ line allocation.
- 3. For each Programmable Interrupter assigned an IRQ line, program its IRQ allocation, using the *Read Interrupters*, *Read Interrupter Line* and *Assign Interrupter Line* commands.

# **C.4.1.6 INITIATING NORMAL OPERATION**

After allocating IRQ lines, a Resource Manager may provide some system dependent start-up services. It then sends the *Begin Normal Operation* command, with the *Top Level* bit set (to one (1)), to all top level Commanders in order of increasing logical address. At this point the Resource Manager's power-on sequence is complete and it may enter its run time operating mode.

Each top level Commander is then required to initialize its Servants. Each Commander must send the *Begin Normal Operation* command, with the *Top Level* bit cleared (to zero (0)), to all of its Message Based Servants. Therefore, the *Begin Normal Operation* command propagates down the hierarchy from Commanders to Servants, until all Message Based Devices have received it.

#### **RULE C.4.14:**

A Resource Manager **SHALL NOT** change the configuration or state of any other device's Servant from its power-on default conditions, except as required to perform the system self test management, address map configuration, commander/servant mapping, IRQ line allocation and dynamic Logical Address assignment.

#### **OBSERVATION C.4.14:**

When a Commander receives the *Begin Normal Operation* command, its Message Based Servants are in the CONFIGURE sub-state with any Response and Event generation capabilities set according to the default configuration defined in Rule C.2.78.

# **C.4.2** Runtime Resource Management

In Section C.4.1, "Resource Manager" and in Section F, "Dynamic Configuration", resource management is defined only for default configuration. The behavior of a Resource Manager which provides ongoing services for a device in NORMAL OPERATION sub-state has not been defined. Ongoing resource management services can be used to support shared resource utilization or other system operations. In the following, the term "runtime resource management" is used for such ongoing resource management.

## **PERMISSION C.4.5:**

A Resource Manager which handles default system configuration as described in Section C.4.1, "Resource Manager" (and in section F, "Dynamic Configuration") **MAY** handle runtime resource management.

## **OBSERVATION C.4.15:**

It is a violation of the Word Serial Protocol for a device involved in runtime resource management to send any word serial command (including *End Normal Operation* and *Abort Normal Operation*) to any device while that device's Commander is in the NORMAL OPERATION sub-state.

# C.4.3 VXIbus Subsystem Slot 0

A VXIbus Slot 0 device provides common resources to its VXIbus subsystem slots 1-12. On P2, the resources provided are CLK10 and MODID. On P3, the Slot 0 device provides CLK100. It may also provide SYNC100, STARX and STARY signal distribution on P3.

## **OBSERVATION C.4.16:**

VXIbus Slot 0 devices exist only on B, C and D form factors.

#### **RULE C.4.15:**

All Slot 0 devices **SHALL** supply CLK10.

#### **RULE C.4.16:**

All Slot 0 devices **SHALL** support MODID.

#### **RULE C.4.17:**

All P3 Slot 0 devices **SHALL** provide CLK100.

## **OBSERVATION C.4.17:**

SYNC100, STARX and STARY are not required to be supported by Slot 0 devices.

## **RECOMMENDATION C.4.4:**

If only one STAR signal set is provided, it should be STARX.

#### **RECOMMENDATION C.4.5:**

**IF** a Slot 0 device supports either STAR signal set

**THEN** it should support a contiguous set of slots including slot 1.

# **OBSERVATION C.4.18:**

A Slot 0 device is only guaranteed to provide CLK10 and MODID support. It may also provide other services such as SYNC100 arbitration, trigger line buffering and STARX and STARY routing.

A Slot 0 device may be identified by its *Model Code*, which has a value in the range  $0 \rightarrow 255$  ( $0_{16} \rightarrow FF_{16}$ ).

#### **RULE C.4.18:**

All VXIbus Slot 0 devices **SHALL** have model codes in the range  $0_{16} \rightarrow FF_{16}$ .

## **RULE C.4.19:**

A VXIbus device which is not enabled for Slot 0 functionality **SHALL NOT** have a model code in the range  $0_{16} \rightarrow FF_{16}$ . A Slot 0 device with its Slot 0 functions disabled (via switches, jumpers, cut traces, etc) **SHALL** also have its *Model Code* modified to some value outside the range  $0_{16} \rightarrow FF_{16}$ .

# **RECOMMENDATION C.4.6:**

A Slot 0 module's Slot 0 and VMEbus system controller capability should be defeatable in order to allow that module to be placed in any slot position.

#### **RULE C.4.20:**

All MODID drivers **SHALL** be disabled by both hard and soft resets (See Section C.2.1.2.2, "Self Test Operation").

## C.4.3.1 REGISTER BASED SLOT 0 DEVICES

A Register Based Slot 0 Device is a standard VXIbus Register Based Device that supports Slot 0 functionality. Its *Model Code* (in its Device Type register - See Section C.2.1.1.2, "Configuration Registers") is in the range  $0 \rightarrow 255 \ (0_{16} \rightarrow FF_{16})$  and it has a MODID register at its A16 base address +  $8_{16}$ . It may implement additional Slot 0 related registers.

# **RULE C.4.21:**

A Register Based VXIbus Slot 0 Device **SHALL** implement a MODID register as defined in the following section (C.4.3.1.1) at its A16 base address  $+ 8_{16}$ .

## **PERMISSION C.4.6:**

The remaining device dependent registers **MAY** be used to implement other Slot 0 related services.

## C.4.3.1.1 MODID Register

The MODID register indicates the status of and provides control of the associated MODID lines. It conforms to the following format.

Bit #	15 ← 14	13	12 ← 0
Contents	RESERVED	Output Enable	MODID00-12

The fields of the MODID register are defined below.

- RESERVED: This field is reserved for future VXIbus definition. A write to this field has no effect. A read of this field returns all ones  $(3_{16})$ .
- Output Enable: Writing a one (1) to this bit enables the Slot 0 MODID drivers. Writing a zero (0) to this bit disables the MODID drivers. A one (1) read from this bit indicates that the MODID drivers are enabled. A zero (0) indicates that the drivers are disabled.

#### **OBSERVATION C.4.19:**

All MODID drivers are disabled by device resets (The *Output Enable* bit is cleared (to 0)).

MODID 00-12: Writing a one (1) to any of these bits drives the corresponding MODID line high, if the Output Enable bit is set. Writing a zero (0) to any of these bits drives the corresponding line low, if the Output Enable bit is set. When read, each of these bits indicates the actual level of the corresponding MODID line (1 = HI, 0 = LOW).

# **OBSERVATION C.4.20:**

After system power up, the bit values of MODID00-12 in the MODID write register may be undefined.

# C.4.3.2 MESSAGE BASED SLOT 0 DEVICES

A Message Based Slot 0 Device is a standard VXIbus Message Based Device that supports Slot 0 functionality. Its *Model Code* (in its Device Type register - See Section C.2.1.1.2, "Configuration Registers") is in the range  $0 \rightarrow 255$  and it supports the MODID related commands. It may implement additional Slot 0 related commands.

## **RULE C.4.22:**

A Message Based VXIbus Slot 0 Device **SHALL** implement the *Read MODID*, *Set Lower MODID and Set Upper MODID* commands as defined in Section E.1, "Word Serial Commands".

# **PERMISSION C.4.7:**

A Message Based Slot 0 Device **MAY** implement commands to provide other Slot 0 related services.

The MODID related commands are used to indicate the status of the MODID lines and to control the levels of the MODID lines.

#### **OBSERVATION C.4.21:**

All MODID drivers are disabled by device resets.

## C.4.3.3 OTHER SLOT 0 DEVICES

Since VXIbus only requires support of MODID and CLK10 lines from a Slot 0 device, the Resource Manager may provide the Slot 0 services in addition to its other functions. This arrangement hides the Slot 0 functionality inside the Resource Manager and therefore allows another device to provide Slot 0 functionality without using a Logical Address for a minimal Slot 0 implementation.

# D. VXIbus DEVICE IMPLEMENTATIONS

This section describes the design rules for certain devices which facilitate manufacturer to manufacturer interchangeability. The protocols are defined at a higher level than defined by the system architecture. These protocols, along with the common command formats, are specified in the following sections.

One common device is a VXIbus to IEEE 488 bus <sup>[3]</sup> interface. This device allows VXIbus devices to be controlled via the 488 bus as if they are 488 devices. The following sections define such an interface, its VXIbus protocols and the requirements for an instrument to interface to it. The protocols are intended to be extensible to other interfaces and Commanders.

# **D.1 VXIbus INSTRUMENTS**

This section specifies the interfacing requirements for **VXIbus Instruments**. These are devices which may be controlled with the **VXIbus Instrument Protocol**, implemented by a **VXIbus Interface Device**.

# **D.1.1 VXIbus Instrument Protocols**

## **RULE D.1.1:**

A VXIbus instrument **SHALL** be a Message Based Device and provide the VXIbus word serial communication protocol.

VXIbus instruments communicate with the core set of commands and events described in the following sections.

# **OBSERVATION D.1.1:**

The following commands are considered to be Instrument Protocol commands:

- Byte Available
- Byte Request
- Clear
- Trigger
- Set Lock
- Clear Lock
- Read STB

The Byte Transfer Protocol is used to communicate with VXIbus instruments. Other protocols may also be used.

#### **RULE D.1.2:**

VXIbus Instruments **SHALL** support the Byte Transfer Protocol.

# **PERMISSION D.1.1:**

VXIbus Instruments **MAY** support other Word Serial data transfer protocols.

## **RULE D.1.3:**

A VXIbus instrument **SHALL NOT** have more than one Word Serial data transfer protocol active at a time.

#### **RULE D.1.4**:

When a VXIbus Instrument enters the Normal Operation State, it **SHALL** become enabled for the Byte Transfer Protocol.

## D.1.1.1 DATA TRANSFER from COMMANDERS to INSTRUMENTS

The *Byte Available* command is used to send a data byte (DAB) to a VXIbus instrument. The command includes an END bit which may be used as a message terminator.

#### **RULE D.1.5**:

All VXIbus instruments **SHALL** support the *Byte Available* command in conformance to the Byte Transfer Protocol.

# **OBSERVATION D.1.2:**

The Byte Transfer Protocol provides for an instrument to hold off incoming *Byte Available* commands while still allowing other commands such as *Clear* and *Read STB*.

#### **OBSERVATION D.1.3:**

The state of *DIR* when the *Write Ready* bit becomes asserted allows a Commander to determine whether or not to send a *Byte Available* or *Trigger* command to the Servant. If *DIR* is set, then the Commander may send a *Byte Available* or *Trigger* command.

# D.1.1.2 DATA TRANSFER from INSTRUMENTS to COMMANDERS

Data transfer from an instrument to its Commander is initiated by the Commander by sending a *Byte Request* command to the VXIbus instrument. The instrument responds by making the data byte available in its data registers. The returned data includes an END bit which may be used as a message terminator.

## **RULE C.1.6:**

All VXIbus instruments **SHALL** support the *Byte Request* command in conformance to the Byte Transfer Protocol.

# **OBSERVATION D.1.4:**

The Byte Transfer Protocol provides for an instrument to indicate the presence of data in its output buffer (thus readiness for a *Byte Request* command).

## **OBSERVATION D.1.5:**

The state of *DOR* when the *Write Ready* bit becomes asserted allows a Commander to determine whether or not to send a *Byte Request* command to the Servant. If *DOR* is set, then the Commander can send the *Byte Request* command.

# **D.1.1.3 CLEARING a VXIbus INSTRUMENT**

A VXIbus instrument which receives a *Clear* command will respond according to the following rules (in addition to Rules C.2.100 and C.2.101).

## **RULE D.1.7:**

Upon receipt of the *Clear* command the VXIbus instrument **SHALL** perform the following actions:

- clear its input buffer (set *DIR*)
- clear its output queue (clear *DOR*, if appropriate)
- become ready to process new commands

Further clarification of the proper operation of the *Clear* command may be found in the IEEE 488.2 Standard <sup>[4]</sup>, Section 5.8, "Device Clear Requirements".

#### **OBSERVATION D.1.6:**

The VXIbus *Clear* command may affect current instrument operation for VXIbus instruments, while for VXIbus IEEE 488.2 instruments it will not.

#### **RULE D.1.8:**

All VXIbus instruments **SHALL** support the *Clear* command.

#### **RULE D.1.9:**

In response to a *Clear* command, a VXIbus instrument that supports multiple Word Serial data transfer protocols **SHALL NOT** disable the currently active data transfer protocol or enable another data transfer protocol.

#### D.1.1.4 TRIGGERING an INSTRUMENT

## **RULE D.1.10:**

All VXIbus instruments which support a trigger function **SHALL** be capable of being triggered via the *Trigger* command.

#### **PERMISSION D.1.2:**

VXIbus Instruments may support other methods of triggering (i.e. P2 or P3 hardware trigger busses).

#### **RULE D.1.11**:

When a VXIbus instrument is not ready to process a *Trigger* command it **SHALL** clear to zero (0) the *DIR* bit in its Response register.

## **OBSERVATION D.1.7:**

When a VXIbus instrument is ready to process a *Trigger* command it will normally set to one (1) the *DIR* bit in its Response register.

# D.1.1.5 LOCAL LOCKOUT

A Commander can issue the *Set Lock* command to its Servant if it wishes the Servant to ignore commands from local sources. The *Clear Lock* command is used by a Commander to cause a device to exit the Lock state.

# **RULE D.1.12:**

**IF** an instrument supports the *Set Lock* command,

**THEN** upon receipt of the *Set lock* command it **SHALL** clear (to zero (0)) the *Locked\** bit (bit 7) in its Response register.

#### **RULE D.1.13:**

**IF** an instrument supports the *Clear Lock* command,

**THEN** upon receipt of the *Clear lock* command it **SHALL** set (to one (1)) the *Locked\** bit (bit 7) in its Response register.

## **RULE D.1.14**

**IF** an instrument supports the *Set Lock* command,

**THEN** local control of the device **SHALL** be disabled upon the receipt of a *Set Lock* command.

# **RULE D.1.14**

**IF** an instrument has had local control disabled by the receipt of a *Set Lock* command,

**THEN** local control of that device **SHALL NOT** be re-enabled until the receipt of a *Clear Lock* command.

#### **PERMISSION D.1.3:**

Local operations which do not affect device operations will be allowed while the device is in the locked state as per IEEE 488.2.

## **PERMISSION D.1.4:**

VXIbus instruments **MAY** implement the *Set Lock* and *Clear Lock* commands.

#### **RECOMMENDATION D.1.1:**

If an instrument implements either the Set Lock or the Clear Lock command then it should implement both commands.

# **D.1.1.6 SRQ OPERATION**

When a device needs to request service on an interface, it sends a request true event to its Commander. This event can be sent via the event form of the interrupt response word or as a signal. If the need for service is removed, a device which has previously sent a request true event must send the request false event. This event is sent in an analogous manner to the request true event.

#### PERMISSION D.1.5:

VXIbus instruments **MAY** implement the *request true* and *request false* events.

#### **RULE D.1.16:**

IF a VXIbus Instrument has VMEbus Master capability,

THEN the request true and request false events SHALL be sent using signals (unless modified by the Asynchronous Mode Control command).

## **RULE D.1.17:**

a VXIbus Instrument does not have VMEbus Master capability,

**THEN** the request true and request false events **SHALL** be sent using interrupts (unless modified by the Asynchronous Mode Control command).

## D.1.1.7 SPOLL OPERATION

#### PERMISSION D.1.6:

VXIbus instruments **MAY** implement the *Read STB* command.

## **RULE D.1.18:**

A VXIbus instrument which implements the *Read STB* command **SHALL** send as bit 6 of its response a bit that is equivalent to the MSS bit of the \*STB? response in IEEE Standard 488.2-1987.

## **OBSERVATION D.1.8:**

This bit is to indicate whether or not the device is currently requesting service. In an interface other than IEEE 488.1 the RQS function may not be available. In this case, the device indicates its current needs to the requester via this bit.

#### D.1.1.8 ERROR REPORTING

Error reporting is divided into two parts: Word Serial Protocol errors and errors resulting from messages sent via the Byte Available command. Word Serial Protocol error reporting is described in Section C.3.3.4, "Error Handling". Errors which are the result of higher-level messages received via the Byte Available command are reported via the request true event.

#### **RULE D.1.19:**

**IF** a device reports errors via signals or interrupts as a result of messages received via the *Byte Available* command,

**THEN** that device **SHALL** use the *request true* event to notify its Commander of the error.

## **RECOMMENDATION D.1.2:**

A VXIbus Instrument should follow the IEEE 488.2 error reporting conventions (Reference: IEEE 488.2, Sections 11.3 and 11.5) including the enabling and disabling of the *request true* event generation.

## **D.1.1.9 INITIALIZATION**

VXIbus instruments require no initialization beyond that required for all Message Based Instruments. Once a VXIbus system is configured, the instruments are ready to process Instrument Protocol commands.

## **RULE D.1.20:**

After the receipt of the *Begin Normal Operation* command, a VXIbus Instrument **SHALL** become ready to accept Instrument protocol commands.

#### **OBSERVATION D.1.9:**

Normally when a device is ready to accept Instrument protocol commands it will have the following indications: *DIR*=1, *DOR*=0, *Locked*=1, *Read Ready*=0, *Write Ready*=1 and *Err\**=1.

#### **OBSERVATION D.1.10:**

A device which implements a self initiated trigger, may have data ready for output when it is ready to accept Instrument protocol commands. It will indicate this with *DOR*=1.

# **D.1.2 VXIbus IEEE-488.2 Instrument Protocols**

This section describes additions to the VXIbus Instrument Protocols which apply to VXIbus IEEE-488.2 Instruments.

## **RULE D.1.21:**

All VXIbus IEEE-488.2 Instruments **SHALL** comply with all the rules for VXIbus Instruments.

# D.1.2.1 CLEARING a VXIbus IEEE-488.2 INSTRUMENT

# **RULE D.1.22:**

The *Clear* command **SHALL NOT** affect current instrument operation for a VXIbus IEEE-488.2 Instrument.

#### **RULE D.1.23:**

VXIbus IEEE-488.2 Instruments **SHALL** implement the *Clear* command according to the specifications in the IEEE 488.2 Standard, Section 5.8, "Device Clear Requirements".

## D.1.2.2 TRIGGERING an IEEE-488.2 INSTRUMENT

## **OBSERVATION D.1.11:**

VXIbus IEEE 488.2 instruments **MAY** support either DT0 or DT1 IEEE 488.1 subsets.

# **D.1.2.3 LOCAL LOCKOUT**

# **OBSERVATION D.1.12:**

VXIbus IEEE 488.2 instruments **MAY** support either RL0 or RL1 IEEE 488.1 subsets.

# **D.1.2.4 SSRQ OPERATION**

# **RULE D.1.24**:

All VXIbus IEEE 488.2 instruments **SHALL** implement the *request true* and *request false* events.

# **D.1.2.5 SPOLL OPERATION**

# **RULE D.1.25:**

All VXIbus IEEE 488.2 instruments **SHALL** implement all the required 488.2 status reporting registers and protocols and the *Read STB* command.

# **OBSERVATION D.1.13:**

The response to a *Read STB* command will have a bit 6 which is equivalent to the MSS bit of the STB? response in IEEE Standard 488.2-1987.

# D.2 488-VXIbus INTERFACE

The 488-VXIbus interface device converts IEEE 488 protocols to VXIbus instrument control protocols, allowing IEEE 488 external controllers to control VXIbus instruments in a manner analogous to a typical rack and stack instrument system. The primary function of the 488-VXIbus Interface device is to route the IEEE 488 messages to the appropriate VXIbus instrument and to return the results from the instrument to the external IEEE 488 controller. A VXIbus system may or may not provide one or more 488-VXIbus Interface devices.

### **RULE D.2.1:**

A 488-VXIbus Interface **SHALL** be a Message Based Commander.

### **RULE D.2.2:**

A 488-VXIbus Interface device **SHALL** support the receipt of signals.

### **RULE D.2.3:**

A 488-VXIbus Interface device **SHALL** be an Interrupt Handler.

### **PERMISSION D.2.1:**

When a 488-VXIbus Interface device detects that a Servant has not recognized a command (error response from the Servant), the interface action is left to the device designer.

# D.2.1 IEEE 488 Address Mapping

The mapping of an IEEE 488 address to VXIbus Logical Address is a function which is handled by the 488-VXIbus Interface device. The particulars of this mapping are interface device specific. Several potential mappings are described below:

- The 488-VXIbus Interface device supports primary addressing of 31 potential addresses. The 31 IEEE 488 addresses will be associated one for one with 31 Logical Addresses of the VXIbus instruments.
- The 488-VXIbus Interface device supports secondary addressing of 31 potential secondary addresses. The 488-VXIbus Interface device will provide a means of selecting the primary address. The 31 IEEE 488 secondary addresses will be associated one for one with 31 Logical Addresses of the VXIbus instruments.
- The 488-VXIbus Interface device supports a single primary IEEE 488 address through which all VXIbus Instruments are addressed. The particular language constructs which implement routing are up to the interface device designer.

# **OBSERVATION D.2.1:**

488-VXIbus Interface devices can use these or any other address mapping scheme.

### **OBSERVATION D.2.2:**

488-VXIbus Interface devices which implement different address mapping schemes might require address changes for portability. The application which controls VXIbus instruments must consider the address mapping.

# D.2.2 488-VXIbus Interface Device to IEEE 488 Bus Functions

A 488-VXIbus interface device will provide a set of capabilities which enables a VXIbus instrument to comply with IEEE 488.2. The actual choice of whether or not a VXIbus instrument will implement IEEE 488.2 is left to the instrument designer.

### **RULE D.2.4:**

488-VXIbus Interface device SHALL implement the following IEEE 488.1 subsets, in an IEEE 488.2 compatible fashion, for each VXIbus Instrument it controls:

SH1 Source Handshake.

AH1 Acceptor Handshake.

T6 Addressing Talker or TE6 Extended Addressing Talker - (No Talk Only Mode).

L4 Listener or LE4 Extended Listener - (No Listen Only Mode).

SR1 Service Request.

DC1 Device Clear.

DT1 Device Trigger.

# **OBSERVATION D.2.3:**

The preceding rule guarantees that a VXIbus Instrument which is compatible with IEEE 488.2 will be IEEE 488.2 compatible when accessed through the 488-VXIbus interface device.

### PERMISSION D.2.2:

RL1 Remote/Local capability **MAY** be implemented by the 488-VXIbus Interface device.

# **PERMISSION D.2.3:**

Controller capability **MAY** be implemented by the 488-VXIbus Interface device.

# **RULE D.2.5:**

a 488-VXIbus Interface device supports controller capability,

**THEN** the controller **SHALL** follow the IEEE 488.2 implementation.

# **RECOMMENDATION D.2.1:**

488-VXIbus Interface devices should implement E2 three-state electrical drivers.

### **RULE D.2.6:**

a 488-VXIbus Interface device implements parallel poll capability

**THEN** it **SHALL** be implemented according to IEEE 488.2 rules (PP1).

# **RULE D.2.7:**

The 488-VXIbus Interface device **SHALL** preserve the order of received messages, including data bytes (DAB), END messages, Group Execute Trigger, Device Clear and Selective Device Clear.

# **D.2.3 VXIbus Instrument Protocol**

# **RULE D.2.8:**

VXIbus Instruments and VXIbus Interface devices **SHALL** be logically partitioned according to Figure D.1.

REVISION: 4.0




Figure D.1. VXIbus Instrument Protocol

# **RULE D.2.9**:

IEEE 488.2 compatible VXIbus Instruments **SHALL** be logically partitioned according to Figure D.2.

# D.2.3.1 DATA TRANSFER from INTERFACE DEVICE to VXIbus INSTRUMENT

# **RULE D.2.10:**

**IF** EOI is asserted on receipt of a data byte from the external interface,

**THEN** the interface device **SHALL** send the *Byte Available* command with END asserted to all Servants which are addressed to listen (LACS).


**ELSE** the interface device **SHALL** send the *Byte Available* command with END unasserted to all Servants which are addressed to listen (LACS).

# **OBSERVATION D.2.4:**

A VXIbus Interface device cannot send END for message terminators that do not have EOI asserted.

# **OBSERVATION D.2.5:**

A VXIbus Interface device cannot send a *Byte Available* command to an instrument which has its *DIR* bit cleared to zero (0).



# **IEEE 448.2 Compatible VXIbus Instrument**

Figure D.2. Message Exchange Control Interface Functional Blocks

# D.2.3.2 DATA TRANSFER from VXIbus INSTRUMENT to VXIbus INTERFACE DEVICE

### **RULE D.2.11:**

When an interface device receives a byte request from the external interface it **SHALL** perform the following actions on the VXIbus:

The interface device sends the Byte Request command to the Servant device which is currently addressed to talk (TACS).

The interface device then reads the result of the Byte Request command from the appropriate Servant device using the word serial protocol.

The interface places the DAB portion of the response on external interface. Simultaneously, the interface **SHALL** assert the EOI line if the END bit in the response is asserted; else the interface **SHALL NOT** assert EOI.

#### **OBSERVATION D.2.6:**

A VXIbus Interface device cannot send a *Byte Request* command to an instrument which has its *DOR* bit cleared to zero (0).

# **D.2.3.3 DEVICE CLEAR OPERATION**

This section describes the operation of a 488-VXIbus Interface device when it receives an IEEE 488 device clear message.

### **RULE D.2.12:**

The 488-VXIbus Interface device **SHALL** send the *Clear* command to all VXIbus instruments which it controls when the 488-VXIbus interface device receives the 488.1 DCL command.

# **RULE D.2.13:**

The 488-VXIbus Interface device **SHALL** send the *Clear* command to all VXIbus instruments which are addressed to listen and which it controls when the 488-VXIbus interface device receives the 488.1 SDC command.

### **RULE D.2.14:**

The 488-VXIbus Interface device **SHALL** hold off NDAC on the IEEE 488 interface until the *Clear* command has been sent to all affected devices.

#### **RULE D.2.15:**

The 488-VXIbus interface **SHALL NOT** perform a soft reset of any VXIbus instruments in response to any 488.1 defined commands or messages, such as DCL, SDC or IFC.

# D.2.3.4 TRIGGER OPERATION

This section describes the operation of a 488-VXIbus Interface device when it receives an IEEE 488 trigger message.

# **RULE D.2.16:**

Upon receipt of the 488.1 GET message, the 488-VXIbus Interface device **SHALL** send the *Trigger* command to all VXIbus instruments which

are addressed to listen,

and are controlled by that particular interface device,

and implement the Trigger command.

and are not configured for triggering via an alternate trigger implementation.

### **OBSERVATION D.2.7:**

The above rule allows an interface which knows that some Servants provide alternate trigger implementations to be triggered via that implementation.

### **RULE D.2.17:**

The 488-VXIbus Interface device **SHALL** hold off NDAC on the IEEE 488 interface until the *Trigger* command has been sent to all affected devices.

# **OBSERVATION D.2.8:**

There will be a time delay between the receipt of the *Trigger* command by the various VXIbus instruments in the VXIbus system.

### **OBSERVATION D.2.9:**

The possible inclusion of P1 only VXIbus devices in the system mandates a *Trigger* command rather than use of a trigger line.

### **RULE D.2.18:**

A VXIbus Interface device **SHALL NOT** send a *Trigger* command to an instrument which has its *DIR* bit cleared to zero (0).

# D.2.3.5 IEEE 488 REMOTE LOCAL

This section discusses the implementation of the IEEE-488 RL1 functions within the context of a VXIbus system. Local is defined as operations which are initiated from any non-VXIbus device interface.

# **D.2.3.5.1** Locking Devices

The 488-VXIbus Interface will issue the *Set Lock* and *Clear Lock* commands according the remote/local state of the associated device as maintained by the state table according to the rules below.

### **RULE D.2.19:**

**IF** A 488-VXIbus Interface Device implements RL1,

**THEN** it **SHALL** issue the *Set Lock* command to a device which implements the *Set Lock* command when the interface detects that device should have entered the RWLS state of the IEEE-488.1.

# **RULE D.2.20:**

**IF** A 488-VXIbus Interface Device implements RL1,

**THEN** it **SHALL** issue the *Clear Lock* command to a device which implements the *Clear Lock* command when the interface detects that device should have exited the RWLS state of the IEEE-488.1.

# D.2.3.6 SRQ OPERATION

This section describes the 488-VXIbus Interface device requirements for support of the IEEE 488.2 SRQ capability. 488.2 simplifies the implementation of service request by requiring two synchronization messages which control the assertion of the 488.1 rsv message. Two messages are sourced by the device: the reqt is used to assert a 488.1 rsv (requires service message) and the reqf is used to asynchronously remove rsv. In a VXIbus system these messages are sent using the *request true* and *request false* events. The 488.2 synchronization protocols allow the interface device to:

Assert SRQ if a previously "enabled" condition occurs.

Keep SRQ asserted until the controller has recognized the service request and serial polled the device or the instrument has removed the request (by sending a request false event).

Release SRQ when serial polled so that the controller can detect a SRQ from another instrument.

Assert SRQ again if another condition occurs whether or not the controller has cleared the first condition.

For further clarification of SRQ and serial poll operation of the 488-VXIbus Interface device, see IEEE 488.2, Section 11.3.3, "Service Request Generation".

### **RULE D.2.21:**

A 488-VXIbus Interface device, upon receipt of a *request true* event from a VXIbus instrument, **SHALL** set the 488.1 rsv message true.

### **RULE D.2.22:**

A 488-VXIbus Interface device, upon receipt of a *request false* event from a VXIbus instrument, **SHALL** set the 488.1 rsv message false only if no *request true* has been received from any other VXIbus Instrument.

# **OBSERVATION D.2.10:**

The VXIbus interface device has to keep track of requests for each of its Servants in order to properly control the SRQ line on the IEEE 488.1 interface.

#### **RULE D.2.23:**

A 488-VXIbus Interface device **SHALL** implement the IEEE 488.2 SRQ protocols.

# **OBSERVATION D.2.11:**

*Request true* and *request false* events may be sent via either interrupts or signals. The 488-VXIbus Interface device is required to accept these events regardless of method of transmission.

# **D.2.3.7 SPOLL Operation**

This section discusses the implementation of the IEEE 488 Serial Poll function within the context of a VXIbus system. The IEEE 488 specific functions, such as whether the device is in SPAS, are managed by the IEEE 488 VXIbus Interface device. When the IEEE 488-VXIbus interface device is ready to source the serial poll response to the 488 interface, it sends a *Read STB* command to the device for which the serial poll was requested. It then reads (using the word serial protocol) the status byte of the polled instrument and makes this byte available to the interface as the serial poll response.

# **RULE D.2.24:**

**IF** a VXIbus instrument supports the *Read STB* command,

**THEN** the IEEE 488-VXIbus Interface device **SHALL** respond to a serial poll of that instrument with the status byte obtained by the *Read STB* command.

### **RULE D.2.25:**

**IF** a VXIbus instrument doesn't support the *Read STB* command

**THEN** the IEEE 488-VXIbus Interface device **SHALL** respond to a serial poll of that instrument with bit 6 of the serial poll response byte properly indicating the rsv state of the instrument. Bit 6 will be set (to one (1)) if the instrument is requesting service, otherwise it is cleared (to zero (0)).

# **RULE D.2.26:**

A IEEE 488-VXIbus Interface device **SHALL** implement SPOLL in the manner specified by IEEE 488.2.

# E. COMMAND and EVENT FORMATS

This section summarizes the required and optional commands and events which support the instrument protocols.

# E.1 WORD SERIAL COMMANDS

The following commands are the standard set of VXIbus device commands which are sent with the word serial protocol.

# **RULE E.1.1**

Message Based Devices **SHALL** implement the appropriate subsets of the following command set as specified in Table E.1 and E.2.

	Primary Cl	assific	ation	CDMR	MASTER	Slot 0	Comments
	All MBD	I	I4	CDMR	MASIER	5101 0	Comments
Abort Normal Operation	R	R	R	R	R	R	
Begin Normal Operation	R	R	R	R	R	R	
Byte Available		R	R				Requires DIR bit
Byte Request		R	R				Requires DOR bit
Clear	R	R	R	R	R	R	
Clear Lock							Required with RL 1
T IV IO		D		D.	<b>.</b>		Requires Locked* bit
End Normal Operation	R	R	R	R	R	R	
Grant Device				R			
Identify Commander				R	R		
Read MODID						R	
Read Protocol	R	R	R	R	R	R	
Read Protocol Error	R	R	R	R	R	R	
Read STB			R				
Read Servant Area				R			
Release Device				R			
Set Lock							Required with RL 1 Requires <i>Locked*</i> bit
Set Lower MODID						R	
Set Upper MODID						R	
Trigger							Optional for all devices Requires DIR bit

R – Required for this type of device.

**TABLE E.1.** General Command Requirements

	Programmable Handler	Programmable Interrupter	Response Generation	Event Generation	Comments
Assign Handler Line	R				
Assign Interrupter Line		R			
Asynchronous Mode Control			R	R	
Control Event				R	
Control Response			R		
Read Handler Line	R				
Read Handlers	R				
Read Interrupter Line		R			
Read Interrupters		R			

R – Required for this type of device

**TABLE E.2.** Asynchronous Command Requirements

The following is a list of commands:

**Abort Normal Operation:** The *Abort Normal Operation* command is used to cause a device to cease normal operation. Upon receipt of this command the device returns to its default configuration, aborting all operations. The aborted state is defined as follows: All VMEbus Master activity is halted. Pending interrupts are unasserted. No new bus requests or interrupts may be asserted. The device is in a generally inactive state and is ready to accept commands.

The syntax of the *Abort Normal Operation* command is defined in the following table.

						В	it#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	1	1	1	1	1	1	1	1

When the abort operation has completed (the device is in the aborted state), response data is placed in the Data Low register in the following format:

						В	it#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

**Assign Handler Line:** The *Assign Handler Line* command is used to assign a VMEbus IRQ line to a particular Interrupt Handler in the Servant device. The syntax of this command is defined in the following table.

						В	it#									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	0	1	0	0	1	X	Ha	nd .	_ID	X		Line		

- X: Don't care. The value written to this bit has no effect.
- Hand\_ID: This is a unique identifier of the particular Interrupt Handler being assigned. It has a range of 1 to 7. Within a device, multiple handlers are identified in consecutive order, starting at 1.
- Line: This is the VMEbus IRQ line number. A value of zero  $(0_{16})$  indicates that the handler is to be disconnected.

When the assignment operation has completed, response data is placed in the Data Low register in the following format:

						В	it#									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Sta	itus		1	1	1	1	1	1	1	1	1	1	1	0	

- Status: This field indicates the execution status of the command. It may have the following values:
  - F<sub>16</sub>: The command successfully completed.
  - 7<sub>16</sub>: Command failed The handler referenced in the Hand\_ID field is unknown to this device.

# **OBSERVATION E.1.1**

There is no implicit relationship between the Handler ID (Hand\_ID) and the functionality of the associated handler.

**Assign Interrupter Line:** The *Assign Interrupter Line* command is used to assign a VMEbus IRQ line to a particular Interrupter in the Servant device. The syntax of this command is defined in the following table.

						В	it#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	0	1	0	X	Iı	nt_I	D	X		Line	;

- X: Don't care. The value written to this bit has no effect.
- Int\_ID: This is a unique identifier of the particular Interrupter being assigned. It has a range of 1 to 7. Within a device, multiple Interrupters are identified in consecutive order, starting at 1.
- Line: This is the VMEbus IRQ line number. A value of zero (0<sub>16</sub>) indicates that the Interrupter is to be disconnected.

When the assignment operation has completed, response data is placed in the Data Low register in the following format:


						В	it#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	tus		1	1	1	1	1	1	1	1	1	1	1	0

- Status: This field indicates the execution status of the command. It may have the following values:
  - F<sub>16</sub>: The command successfully completed.
  - 7<sub>16</sub>: Command failed The handler referenced in the Int\_ID field is unknown to this device.

# **OBSERVATION E.1.2:**

There is no implicit relationship between the Interrupter ID (Int\_ID) and the functionality of the associated Interrupter.

**Asynchronous Mode Control:** The *Asynchronous Mode Control* command is used by a Commander to direct the path of events and responses. The syntax of this command is defined in the following table.



The bits have the following meanings:

- X: Don't care. The value written to this bit has no effect.
- Resp. En\*: A zero (0) enables generation of responses. A one (1) disables generation of responses.
- Event En\*: A zero (0) enables generation of events. A one (1) disables generation of events.
- Resp. Mode: A one (1) indicates that responses should be sent as signals. A zero (0) indicates that responses should be sent as interrupts. This bit is meaningful only if the *Resp En\** bit is zero (0).
- Event Mode: A one (1) indicates that events should be sent as signals. A zero (0) indicates that events should be sent as interrupts. This bit is meaningful only if the *Event En\** bit is zero (0).

The result data is placed in the Data Low register with the following format. This result is a confirmation/denial of the command.

											Bit	t #			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	itus		1	1	1	1	1	1	1	1	Resp. En*	Event En*	Resp. Mode	Event Mode

The bits have the following meanings:

- Status: This field indicates the execution status of the command. It may have the following values:
  - F<sub>16</sub>: The command successfully completed as expected.
  - 7<sub>16</sub>: Command failed A requested option is not supported.
- Resp. En\*: A zero (0) indicates that the generation of responses is enabled. A one (1) indicates that the generation of responses is disabled.
- Event En\*: A zero (0) indicates that the generation of events is enabled. A one (1) indicates that the generation of events is disabled.
- Resp. Mode: A one (1) indicates that responses are being sent as signals. A zero (0) indicates that responses are being sent as interrupts. This bit is meaningful only if the *Resp En\** bit is zero (0).
- Event Mode: A one (1) indicates that events are being sent as signals. A zero (0) indicates that events are being sent as interrupts. This bit is meaningful only if the *Event En\** bit is zero (0).

**Begin Normal Operation:** The *Begin Normal Operation* command notifies the device that it can begin normal operation now. A Commander may not initiate any VMEbus operations after power-up until it receives the *Begin Normal Operation* command. It then sends the *Begin Normal Operation* command to all of its current Message Based Servants and begins normal execution of commands and/or application programs. The *Top\_Level* field of the *Begin Normal Operation* command is provided to inform a device whether or not it is a top level Commander. The syntax of this command is defined in the following table.

							Bit #									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	1	1	1	0	Top Level	1	1	1	1	1	1	1	1	l

• Top Level: A one (1) in this field indicates that the device is a top level Commander. A zero (0) indicates that that it is a Servant to another device.

When the begin operation has completed, response data is placed in the Data Low register in the following format:

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	itus			Sta	ite				Lo	gical	Addr	ess		

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The Begin Normal Operation command has been successfully executed. The value  $FE_{16}$  is reported in the Logical Address field.
  - 7<sub>16</sub>: The Commander device is not able to command a Servant. The Servant's Logical Address is reported in the Logical Address field.
  - 6<sub>16</sub>: The Commander device is not able to configure a Servant device. The Servants Logical Address is reported in the Logical Address field.
  - 5<sub>16</sub>: The Commander device timed out when waiting for response from a Servant device. The Servant's Logical Address is reported in the Logical Address field.
  - 4<sub>16</sub>: The device is not able to successfully initialize itself. The value FE<sub>16</sub> is reported in the Logical Address field.
  - 3<sub>16</sub>: The device is not able to be a top level Commander. The value FE<sub>16</sub> is reported in the Logical Address field.
  - $2_{16}$ : The device must be a top level Commander. The value  $FE_{16}$  is reported in the Logical Address field
  - $1_{16}$ : An undefined error was caused. The value FE<sub>16</sub> is reported in the Logical Address field.
- State: This field indicates the state of this device and its sub-tree. It may have the following values:
  - 3<sub>16</sub>: This device and all of its Servant tree are in the CONFIGURE sub-state.
  - 7<sub>16</sub>: This device is in the CONFIGURE sub-state, however at least one device in its Servant tree is in the NORMAL OPERATION sub-state.
  - B<sub>16</sub>: This device is in the NORMAL OPERATION sub-state, however at least one device in its Servant tree is in the CONFIGURE sub-state.

- F<sub>16</sub>: This device and all of its Servant tree are in the NORMAL OPERATION sub-state.
- Logical Address: This field contains the Logical Address corresponding to the status field values.

**Byte Available:** The *Byte Available* command is used by a Commander to send a byte of data to a Servant device. The END field identifies that this is the last byte of the message. The syntax of this command is defined in the following table.

							Bit #	<b>‡</b>							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	0	END				Da	tum			

**Byte Request:** The *Byte Request* command is used by a Commander to read a byte of data from a Servant device. The syntax of this command is defined in the following table.

							Bi	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1	l

The result data is placed in the Data Low register with the following format. The END field is used to indicate the last byte of the message.

							Bit #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	END				Da	tum			

**Clear:** The *Clear* command is used by a Commander to cause a Servant device to clear the VXIbus interface and any pending operations. Any initiated operations in the receiving device are undisturbed. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Clear Lock:** The *Clear Lock* command is used by a Commander to cause a Servant device to exit the locked state. When a device receives this command it will set its *Locked\** bit. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1

**Control Event:** The *Control Event* command is used by a Commander to selectively enable the generation of events by a Servant. A one (1) in the enable field enables the generation of the specific event. A zero (0) in the enable field disables the generation of the specific event. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	1	1	1	Enable				Even	ıt		


• Event: These bits  $(6 \leftarrow 0)$  are the identifying bits  $(14 \leftarrow 8)$  of the event being enabled/disabled. See Section E.4, "Protocol Events", for further information.

The device returns the following data in the Data Low register:

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	itus		1	1	1	1	1	1	1	1	1	1	1	0

- Status: This field indicates the execution status of the command. It may have the following values:
  - F<sub>16</sub>: The command successfully completed.
  - 7<sub>16</sub>: Command failed The event referenced is not generated by this device.


**Control Response:** The *Control Response* command is required for devices which implement response signals or response interrupts. It is used to enable response signals or response interrupts on certain response register bit transitions. The syntax of this command is defined in the following table.



The bits have the following meanings:

- X: Don't care. The value written to this bit has no effect.
- B14\*: A zero (0) enables a signal/interrupt on transitions of bit 14 of the Response register. A one (1) disables this capability. Since bit 14 of the Response register is reserved (always one), the value of this bit may be ignored by the Servant.
- DOR\*: A zero (0) enables a signal/interrupt on a  $0\rightarrow 1$  transition of the *DOR* bit. A one (1) disables this capability.
- DIR\*: A zero (0) enables a signal/interrupt on a  $0\rightarrow 1$  transition of the DIR bit. A one (1) disables this capability.
- Err\*: A zero (0) enables a signal/interrupt on a  $1\rightarrow 0$  transition of the Err\* bit. A one (1) disables this capability.
- RR\*: A zero (0) enables a signal/interrupt on a 0→1 transition of the *Read Ready* bit. A one (1) disables this capability.
- WR\*: A zero (0) enables a signal/interrupt on a 0→1 transition of the *Write Ready* bit. A one (1) disables this capability.
- FHS\*: A zero (0) enables a signal/interrupt on a 1→0 transition of the FHS Active\* bit. A one (1) disables this capability.

The result data is placed in the Data Low register with the following format. This result is a confirmation/denial of the command.



The bits have the following meanings:

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The command successfully completed as expected.
  - 7<sub>16</sub>: Command failed an unsupported bit transition was requested.
- B14\*: A zero (0) indicates that interrupt/signal generation on transitions of bit 14 of the Response register is enabled. A one (1) indicates that this capability is disabled. Since bit 14 of the Response register is reserved and should never change, this bit should always be set to one (1).
- DOR\*: A zero (0) indicates that interrupt/signal generation on 0→1 transitions of the *DOR* bit is enabled. A one (1) indicates that this capability is disabled.

- DIR\*: A zero (0) indicates that interrupt/signal generation on 0→1 transitions of the *DIR* bit is enabled. A one (1) indicates that this capability is disabled.
- Err\*: A zero (0) indicates that interrupt/signal generation on 1→0 transitions of the *Err*\* bit is enabled. A one (1) indicates that this capability is disabled.
- RR\*: A zero (0) indicates that interrupt/signal generation on 0→1 transitions of the *Read Ready* bit is enabled. A one (1) indicates that this capability is disabled.
- WR\*: A zero (0) indicates that interrupt/signal generation on  $0\rightarrow 1$  transitions of the Write Ready bit is enabled. A one (1) indicates that this capability is disabled.
- FHS\*: A zero (0) indicates that interrupt/signal generation on 1→0 transitions of the *FHS Active*\* bit is enabled. A one (1) indicates that this capability is disabled.

# **OBSERVATION E.1.3:**

A Servant may not implement response signals or response interrupts for some of the defined bits. Such a Servant will always return a one (1) in the corresponding bit position(s) in its response to the *Control Response* command.

**End Normal Operation:** The *End Normal Operation* command is used to cause a Commander to cease normal operation in an orderly manner. Upon receipt of this command the Commander issues the *End Normal Operation* command to all of its Message Based Servants. The Commander is responsible for halting all its Servants. The "ended" state is defined as follows: All VMEbus Master activity is halted. Pending interrupts are unasserted. No new bus requests or interrupts may be asserted. The device is in a generally inactive state and is ready to accept commands.

The syntax of the *End Normal Operation* command is defined in the following table.

							Bi	it#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	1	1	1	1	1	1	1	1	1

When the "ending" operation has completed, response data is placed in the Data Low register in the following format:

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	ıtus			Sta	ate				Lo	gical	Addr	ess		

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The End Normal Operation command has been successfully executed. The value  $FE_{16}$  is reported in the Logical Address field.
  - $7_{16}$ : The device was already in the CONFIGURE sub-state. The value FE<sub>16</sub> is reported in the Logical Address field.
  - 6<sub>16</sub>: The Commander device timed out when waiting for the response from a Servant device. The Servants Logical Address is reported in the Logical Address field.
  - $5_{16}$ : The device is not able to end its operation in a consistent manner. The value FE<sub>16</sub> is reported in the Logical Address field.
  - 4<sub>16</sub>: The Commander device is not able to deactivate a Servant. The Servants Logical Address is reported in the Logical Address field.
  - $3_{16}$ : An undefined error was caused. The value FE<sub>16</sub> is reported in the Logical Address field.
- State: This field indicates the state of this device and its sub-tree. It may have the following values:
  - $F_{16}$ : This device and all of its Servant tree are in the CONFIGURE sub-state.
  - B<sub>16</sub>: This device is in the CONFIGURE sub-state, however at least one device in its Servant tree is in the NORMAL OPERATION sub-state.
  - 9<sub>16</sub>: This device is in the CONFIGURE sub-state, however the sub-states of the devices in its Servant tree are unknown.
  - 7<sub>16</sub>: This device is in the NORMAL OPERATION sub-state, however at least one device in its Servant tree is in the CONFIGURE sub-state.
  - 3<sub>16</sub>: This device and all of its Servant tree are in the NORMAL OPERATION sub-state.
- Logical Address: This field contains the Logical Address corresponding to the status field values.

# **OBSERVATION E.1.4:**

The *End Normal Operation* command, unlike the *Abort Normal Operation* command, allows for the completion of some pending operations before "ending".

**Grant Device:** The *Grant Device* command is used by the Resource Manager to inform a Commander of the Logical Address of its Servants. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	1		Se	ervant	's Lo	gical	Addre	ess	

**Identify Commander:** The *Identify Commander* command is used by a Commander to tell a Servant the Commander's Logical Address. This command allows the Servant to reply with signals rather than interrupts. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	0		Com	manc	ler's I	Logica	al Ado	dress	

**Read Handler Line:** The *Read Handler Line* command is used to determine to which VMEbus IRQ line a particular Interrupt Handler in the Servant device is connected. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	1	1	0	0			X			Н	and_l	D

- X: Don't care. The value written to this field has no effect.
- Hand\_ID: This is a unique identifier of the particular Interrupt Handler being queried. It has a range of 1 to 7. Within a device, multiple Interrupters are identified in consecutive order, starting at 1.

The VMEbus IRQ line number is placed in the Data Low register with the following format.

							Bi	t#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	atus		1	1	1	1	1	1	1	1	1		Line	

- Status: This field indicates the execution status of the command. It may have the following values:
  - F<sub>16</sub>: The command successfully completed.
  - 7<sub>16</sub>: Command failed The handler referenced in the Hand\_ID field is unknown to this device.
- Line: This is the VMEbus IRQ line number currently assigned. A value of zero  $(0_{16})$  indicates that the handler is disconnected.

**Read Handlers:** The *Read Handlers* command is used to determine the number of Interrupt Handlers within a Servant device. The syntax of this command is defined in the following table.

							Bi	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	

The number of Interrupt Handlers is placed in the Data Low register with the following format.

								Bi	t #							
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1	1	1	1	1	1	Н	and 1	no

• Hand\_no: This is the number of Interrupt Handlers within this device.

**Read Interrupter Line:** The *Read Interrupter Line* command is used to determine to which VMEbus IRQ line a particular Interrupter in the Servant device is connected. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	1	1	0	1			X			]	[nt_II	)

- X: Don't care. The value written to this field has no effect.
- Int\_ID: This is a unique identifier of the particular Interrupter being queried. It has a range of 1 to 7. Within a device, multiple Interrupters are identified in consecutive order, starting at 1.

The VMEbus IRQ line number is placed in the Data Low register with the following format.

							Bi	it#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sta	tus		1	1	1	1	1	1	1	1	1		Line	

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The command successfully completed.
  - 7<sub>16</sub>: Command failed The Interrupter referenced in the Int\_ID field is unknown to this device.
- Line: This is the VMEbus IRQ line number currently assigned. A value of zero  $(0_{16})$  indicates that the Interrupter is disconnected.

**Read Interrupters:** The *Read Interrupters* command is used to determine the number of Interrupters within a Servant device. The syntax of this command is defined in the following table

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0	1	1	1	1	1	1	1	1

The number of Interrupters is placed in the Data Low register with the following format.

							Bi	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	1	1	1	1	1	1	1	1	1	1		Int_no	C	l

• Int\_no: This is the number of Interrupters within this device.

**Read MODID:** The *Read MODID* command is used by a Commander to determine the state of the MODID lines controlled by a given Slot 0 device. The syntax of this command is defined in the following table.

							Bi	t #								
					10	-	-		-	-	-	-	_	_	-	
1	1	0	0	1	1	0	0	1	1	1	1	1	1	1	1	

The resulting MODID status word is placed in the Data Low register with the following format.

						Bit :	#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	Output Enable						ľ	MOD	ID					

- Output Enable: A one (1) in this position indicates that the Slot 0 device is driving the MODID lines.
- MODID: This field contains the state of the thirteen MODID lines.

**Read Protocol:** The *Read Protocol* command is used by a Commander to find out what protocols in addition to the Word Serial protocol that the Servant supports. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1

The protocol support word is placed in the Data Low register with the following format.

								BIL	<del>#</del>						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	Dev	rice D	Depen	dent	RSVD	RG*	EG*	0	PI*	PH*	TRG*	I4*	I*	ELW*	LW*

- Device Dependent: These bits may be defined by the device's manufacturer.
- RSVD: This bit is always one (1).
- RG\*: A zero (0) in this position indicates that this device is capable of response generation.
- EG\*: A zero (0) in this position indicates that this device is capable of event generation.
- PI\*: A zero (0) in this position indicates that this device supports the *Read Interrupters*, *Read Interrupter Line and Assign Interrupter Line* commands.
- PH\*: A zero (0) in this position indicates that this device supports the *Read Handlers*, *Read Handler Line* and *Assign Handler Line* commands.
- TRG\*: A zero (0) in this position indicates that this device supports the Word Serial *Trigger* command.
- I4\*: A zero (0) in this position indicates that this device supports the VXIbus IEEE-488.2 Instrument protocol.
- I\*: A zero (0) in this position indicates that this device supports the VXIbus Instrument protocol.
- ELW\*: A zero (0) in this position indicates that this device supports the Extended Longword Serial Protocol.
- LW\*: A zero (0) in this position indicates that this device supports the Longword Serial Protocol.

**Read Protocol Error:** The *Read Protocol Error* command is used by a Commander to tell a Servant device to report its current error state as the 16-bit response to this command. The *Err\** bit is always reset before *Write Ready* is asserted in response to this command. After responding to this command, the servant will reset its current error state to "No Error". The syntax of this command is defined in the following table.

							Bi	it#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	1	0	1	1	1	1	1	1	1	1	1	ĺ

The error codes are placed in the Data Low register with the following formats.

No error:

Multiple Queries: The device was requested to overwrite previous unread response data.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1

Unsupported Command: This device has received a command that it does not implement.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0

DIR Violation: This device has received a command that violates the *DIR* handshake.

							Bi	it#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1

DOR Violation: This device has received a command that violates the *DOR* handshake.

								Bi	it#							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0

Read Ready Violation: This device has received a command that violates the *Read Ready* handshake.

							Bi	it#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1

Write Ready Violation: This device has received a command that violates the Write Ready handshake.

							Bi	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	l

All other error codes are reserved for future use by VXIbus.

**Read STB:** The *Read STB* command is used by a Commander to read the status word from a Servant device. The syntax of this command is defined in the following table.

							Bi	t#								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	

The status byte is placed in the Data Low register with the following format.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1				Status	s Byte	•		

**Read Servant Area:** The *Read Servant Area* command is used by the Resource Manager to read the Servant are A-size of Commanders in the system. The syntax of this command is defined in the following table.

								Bi	t #							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	1	1	0	0	1	1	1	0	1	1	1	1	1	1	1	1

The Servant are A-size is placed in the Data Low register with the following format.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1			Ser	vant	Area S	Size		

**Release Device:** The *Release Device* command is used to cause a Commander to relinquish control of a specified Servant device. After releasing the Servant, the Commander will not attempt any further control of that Servant. The syntax of this command is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	1	1	1	0		S	ervar	ıt Log	ical A	Addres	SS	

The command termination status is placed in the Data Low register with the following format.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Status				1	1	1	1	1	1	1	1	1	1	1	0

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The command successfully completed.
  - 7<sub>16</sub>: Command failed The requested device is not in the Servant list.

**Set Lock:** The *Set Lock* command is used by a Commander to cause a Servant device to enter the locked state. When a device receives this command it will clear its *Locked\** bit. The syntax of this command is defined in the following table.

							Bi	t#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1

**Set Lower MODID:** The *Set Lower MODID* command is used by a Commander to change the state of the MODID lines controlled by a given Slot 0 device. This command only effects the state of MODID0 through MODID6 (the lower 7 lines). The enable field, when set to one (1), causes the Slot 0 device to enable its MODID drivers (the function of this field is analogous to the output enable bit in the MODID register of a register based Slot 0 device). The syntax of this command is defined in the following table.

							В	it#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	1	1	0	Enable		MC	DID	6 - 1	MOD	ID0	

Upon the completion of the MODID operation, the device places the following response in the Data Low register:

							Bit	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Sta	atus		1	1	1	1	1	1	1	1	1	1	1	0	

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The command successfully completed.
  - $7_{16}$ : Command failed The device is not installed in Slot 0.

**Set Upper MODID:** The *Set Upper MODID* command is used by a Commander to change the state of the MODID lines controlled by a given Slot 0 device. This command only effects the state of MODID7 through MODID12 (the upper 6 lines). The enable field, when set to one (1), causes the Slot 0 device to enable its MODID drivers (the function of this field is analogous to the output enable bit in the MODID register of a register based Slot 0 device). The syntax of this command is defined in the following table.

							Bi	it#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	1	0	1	Enable	X		MC	DID2	2-M0	ODID	7

Upon the completion of the MODID operation, the device places the following response in the Data Low register:


							Bi	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Sta	itus		1	1	1	1	1	1	1	1	1	1	1	0	

- Status: This field indicates the execution status of the command. It may have the following values:
  - $F_{16}$ : The command successfully completed.
  - $7_{16}$ : Command failed The device is not installed in Slot 0.

**Trigger:** The *Trigger* command is used by a Commander to cause a Servant device to trigger any previously armed operation. The syntax of this command is defined in the following table.

							Bi	t #								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	l

**User Defined:** The blocks of commands with the following bit patterns are reserved for device specific actions.



# **OBSERVATION E.1.5:**

Commands should indicate the presence of an error with a response which has bit 15 cleared to zero (0).

All other commands are reserved for future use by VXIbus.

# E.2 LONGWORD SERIAL COMMANDS

The following commands are the standard set of VXIbus device commands which are sent with the longword serial protocol.

**User Defined:** The blocks of commands with the following bit patterns are reserved for device specific actions.


				Bit #
_	31	3	0	$29 \leftarrow 0$
	1	(	)	User Defined Command
				Bit #
	3	31		$30 \leftarrow 0$
		0	U	Iser Defined Command

All other commands are reserved for future use by VXIbus.

# E.3 EXTENDED LONGWORD SERIAL COMMANDS

The following commands are the standard set of VXIbus device commands which are sent with the Extended Longword Serial protocol.

**User Defined:** The blocks of commands with the following bit patterns are reserved for device specific actions.



All other commands are reserved for future use by VXIbus.

# E.4 PROTOCOL EVENTS

If a Message Based VXIbus Servant interrupts or signals its Commander, it may pass a response or an event in its Status/ID word. If the Status/ID word has bit 15 set to "1" then it is defined as an event. If bit 15 is "0" then it is defined as a response. The lower 8 bits are the Logical Address of the device. This section only covers events. For information on signals see the discussions of interrupts and signals in Section C.2.4, "Message Based Devices".

**No Cause Given:** This event is sent by a device which has only one reason to signal its Commander. Usually this event will carry the meaning of operation complete. The syntax of this event is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1		Se	ender	's Log	gical A	Addre	SS	

**Request True:** This event is sent by a device when the device requires service from its Commander. The syntax of this event is defined in the following table.

							Bi	t#							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	1		Se	ender	's Log	gical A	Addre	SS	

**Request False:** This event is sent by a device when the device no longer requires service from its Commander. The syntax of this event is defined in the following table.

								Di	l#							
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	0	0		Se	ender	's Log	gical 1	Addre	SS	

**User Defined:** This block of events are reserved for use as user defined. The syntax of this event is defined in the following table.

							Bi	t #							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0		J	Jser I	Define	d			Se	ender	's Lo	gical A	Addre	SS	

All other events are reserved for future use by VXIbus.

# F. DYNAMIC CONFIGURATION

Dynamic Configuration is an optional, alternative method of assigning Logical Address to VXIbus devices, based upon slot positions. It allows for each slot to contain one or more devices. Provision is made for the different devices occupying a slot to share address decoding hardware. In addition, Dynamic Configuration requires hardware support in the devices being configured, as well as software support in the Resource Manager.

The following sections present an overview of dynamic configuration, including definition of terms, hardware and software requirements and a description of the system configuration algorithm.

# F.1 DEFINITIONS

In the following pages, the abbreviation DC means "Dynamic Configuration" and the abbreviation SC means "Static Configuration."

- A DC device is a device whose Logical Address can be programmed via the VMEbus by a DC Resource Manager.
- An SC device is any device whose Logical Address is fixed manually and cannot be changed, except through manually configuring the device.
- A DC Resource Manager is a Resource Manager which supports Dynamic Configuration.
- A SC Resource Manager is any Resource Manager which does not support Dynamic Configuration, i.e., a Resource Manager as defined in Section C.4.1, "Resource Manager".
- A DC system is a VXIbus system with a DC Resource Manager.
- A SC system is a VXIbus system with a SC Resource Manager.

# F.2 DC DEVICE REQUIREMENTS

DC devices have the standard VXIbus configuration registers with some additional requirements. Each DC device has a Logical Address Register, used for setting the device's Logical Address. In addition, the device has certain information encoded in its Offset register at power-on. DC devices are also required to support the MODID line.

# F.2.1 Logical Address Register

# **RULE F.2.1:**

Each DC device **SHALL** have a writable Logical Address register located at address offset 0  $(00_{16})$  of its configuration registers, conforming to the following format:

Bit #	15 ← 8	7 <b>←</b> 0
Contents	Undefined	Logical Address

The fields of the Logical Address register are defined as follows:

- Undefined: The values written to these bits have no effect.
- Logical Address: The value written to this field is the device's new Logical Address.

# **RULE F.2.2:**

A DC device **SHALL** move its Logical Address before DTACK\* is released during the write cycle which transfers the new Logical Address.

### **RULE F.2.3:**

Any DC device which has moved to a new Logical Address **SHALL NOT** respond to any further accesses at its old Logical Address.

#### **OBSERVATION F.2.1:**

Like all VXIbus devices, DC devices must have non-volatile Logical Address selectors.

#### PERMISSION F.2.1:

A Static Configured VXIbus device **MAY** have a functional Logical Address register.

# F.2.2 DC Device Logical Address Assignment

A fundamental requirement of Dynamic Configuration is that at power-up time, all DC devices are set to Logical Address 255 ( $FF_{16}$ ). The Resource Manager will expect to find all DC devices at that Logical Address. Devices at all other addresses are assumed to be SC devices.

### **RULE F.2.4:**

Upon the assertion of SYSRESET\*, a DC device **SHALL** assume the Logical Address indicated by its Logical Address Selector.

### **OBSERVATION F.2.2:**

Setting the Logical Address selector of a DC device to 255 ( $FF_{16}$ ) will cause a DC device to participate in the dynamic Logical Address assignment process. Setting the DC device Logical Address to any other Logical Address will fix the DC device at that Logical Address.

# **RULE F.2.5**:

SC-only devices **SHALL NOT** be set at Logical Address 255 (FF<sub>16</sub>) in DC systems.

# F.2.3 Offset Register

Multiple device modules may share address-decoding hardware. This can result in a significant hardware reduction. In such a case, the devices will share one or more Logical Address bits. A set of such devices is defined to be "address-blocked." These devices will be configured to a block of contiguous Logical Addresses. The Offset register is used to indicate the number of devices sharing the addressing hardware.

# **RULE F.2.6:**

After SYSRESET\* is unasserted and prior to entering the SELF TEST state, a DC device **SHALL** load its Offset register in the following format:

Bit #	15 ← 8	7 <b>←</b> 0
Contents	Undefined	Devices

The fields of the Offset register are defined as follows:

- Undefined: The contents of this field are undefined and not used.
- Devices: The value in this field is the number of devices sharing the common address-decoding hardware. Values of 0, 1 and 255 all indicate a single device.

The devices will have the least significant bits of their Logical Addresses hard wired to predetermined values and will share the decoding hardware for the most significant bits.

### **RULE F.2.7:**

A set of address-blocked DC devices **SHALL** share address bits in accordance with the following table:

Devices	Shared Bits	Hard-coded bits
2	7 <b>←</b> 1	0
3 - 4	7 <b>←</b> 2	1 ← 0
5 - 8	7 <b>←</b> 3	2 <b>←</b> 0
9 – 16	7 <b>←</b> 4	3 ← 0
17 - 32	7 <b>←</b> 5	4 ← 0
33 - 64	7 <b>←</b> 6	5 <b>←</b> 0
65 – 128	7	6 ← 0
129 - 254	-	7 <b>←</b> 0

#### **RULE F.2.8:**

A set of address-blocked DC devices **SHALL** implement the lowest-valued block of contiguous Logical Addresses possible within its hard-coded bits.

# **OBSERVATION F.2.3:**

The above rule guarantees that a set of address-blocked DC devices occupy the lowest-valued addresses available with its block of available addresses.

### **OBSERVATION F.2.4:**

A write to the Logical Address register of an address-blocked module sets the values of all the related devices' Logical Addresses.

# **F.2.4 MODID Support**

A DC device, when at Logical Address 255 (FF<sub>16</sub>), uses the MODID line as a device select qualifier. The device responds to data transfers when MODID is asserted. After the device has been moved to another address, the device responds at that address independent of the state of the MODID line.

### **RULE F.2.9:**

A DC device **SHALL** use its MODID line as a device select qualifier for Logical Address 255 (FF<sub>16</sub>).

### **RULE F.2.10:**

A DC device **SHALL NOT** use MODID as a device select qualifier for any Logical Address other than 255  $(FF_{16})$ .

### **OBSERVATION F.2.5:**

The effect of writes to a DC device's Logical Address register is independent of the state of the MODID line. Once the device has been assigned an address other than 255, writes to its Logical Address register will change its logical address, whether or not the MODID line is asserted.

# **RULE F.2.11:**

DC modules which contain multiple DC entities which implement independent address decoding hardware **SHALL** respond to sequential accesses to Logical Address 255 ( $FF_{16}$ ), qualified with that module's MODID line, one entity at a time, until all entities have been moved to new Logical Addresses.

# **OBSERVATION F.2.6:**

The entities referred to in the preceding rule may be single devices or a set of devices sharing address-decoding hardware.

# **RULE F.2.12:**

A multiple-board DC module must respond to exactly one MODID line, specified by the device designer.

# F.3 DC SYSTEM REQUIREMENTS

The DC system Resource Manager must include the software necessary to implement the three-part configuration algorithm defined in the following section. Additionally, some limitations are imposed on Resource Manager and Slot 0 devices.

### **RULE F.3.1:**

A DC system **SHALL** include a DC Resource Manager.

### **RULE F.3.2:**

DC Resource Managers **SHALL** perform the system configuration responsibilities outlined in Section C.4.1, "Resource Manager", except for the Device Identification and Commander/Servant Hierarchy steps alternatively defined in the following paragraphs.

### **OBSERVATION F.3.1:**

To meet the requirements of Section C.4.1, the DC Resource Manager must reside at Logical Address 0 ( $00_{16}$ ). Therefore, the Resource Manager must be a SC device and cannot be dynamically configured.

A DC Resource Manager uses the Slot 0 controlled MODID lines as board select qualifiers when assigning Logical Addresses. To access the Slot 0 devices, the Resource Manager must know the Logical Addresses of the system Slot 0 devices.

# **RULE F.3.3:**

Slot 0 devices **SHALL** be SC devices; i.e., Slot 0 devices cannot be dynamically configured.

# **OBSERVATION F.3.2:**

SC devices may be included in a DC system.

# **RULE F.3.4:**

Unless it is the Resource Manager, a VXIbus device **SHALL NOT** modify the logical address of any other VXIbus device by writing to its Logical Address register.

# F.3.1 System Configuration Algorithm

To configure a Dynamic Configuration system, the DC system Resource Manager must perform the following three major functions:

- SC Device Identification
- DC Device Logical Address Assignment

The previous two functions modify the "Device Identification" step of the initialization process outlined in Section C.4.1, "Resource Manager".

Hierarchy Construction

This function modifies the "Assign Commander/Servant Hierarchies" step of the initialization process outlined in Section C.4.1, "Resource Manager".

# F.3.1.1 SC DEVICE IDENTIFICATION

In any Dynamic Configuration system, there will always be at least one and possibly several SC devices present: the DC Resource Manager and the system Slot-0 device(s). Also, users may wish to install other types of SC devices in DC systems. Since the Logical Addresses of these SC devices are fixed, the DC Resource Manager must first identify all SC devices as specified in Section C.4.1.1, "Device Identification". Having located the SC devices, the DC Resource Manager will not attempt to assign their Logical Addresses to any DC devices.

# **OBSERVATION F.3.3:**

If an SC device is found at Logical Address 255 (FF<sub>16</sub>), no DC devices may be configured.

# F.3.1.2 DC DEVICE LOGICAL ADDRESS ASSIGNMENT

After identifying the SC devices, the DC Resource Manager must assign Logical Addresses to all of the DC devices in the system. This requires that the DC Resource Manager:

• Find every DC device by asserting each MODID line and reading a configuration register at Logical Address 255 (FF<sub>16</sub>).

AND

• Write a new Logical Address to each DC device's Logical Address register.

# **OBSERVATION F.3.4:**

No single order of asserting MODID lines is mandated. The order in which a DC Resource Manager asserts the MODID lines is at its manufacturer's discretion. Consequently, the order in which Logical Addresses are assigned to DC devices may vary from system to system.

# **PERMISSION F.3.1:**

In assigning Logical Addresses, the DC Resource Manager may skip the access of slots which are known to contain SC devices.

A DC resource manager may implement any procedure which assigns Logical Addresses to every DC device in the system, such as the following:

For every Slot #1 - 12 in the system do the following steps (1 - 3):

- 1. Assert the selected slot's MODID line.
- 2. Repeat the following steps (a c) until a bus error occurs.
  - a. Read the Offset register at Logical Address 255 (FF<sub>16</sub>).
  - b. If the Offset register indicates a single device, then determine the Logical Address to be assigned to that device.
    - Otherwise, a set of address blocked devices is being accessed. Determine the Logical Addresses to be assigned to these devices (the lowest address of the block is written in the next step).
  - c. Write the new Logical Address to the Logical Address register at Logical Address 255 (FF<sub>16</sub>).

### **OBSERVATION F.3.5:**

An address blocked group of devices will modify only the shared bits of their Logical Addresses. The hard coded bits will cause the devices to occupy the lowest available Logical Addresses within the block defined by the shared bits. As a consequence, the first device will have Logical Address  $B^*2^H$ , where B is the value assigned to the shared Logical Address bits and B is the number of hard-coded Logical Address bits. The last device will have Logical Address  $B^*2^H + D - 1$ , where D is the number

of address blocked devices in the group. The Logical Addresses  $B*2^H + D$  through  $(B+1)*2^H - 1$  will be unused and available for assignment to other devices.

#### **RECOMMENDATION F.3.1:**

A DC resource manager should verify that each DC device is at its new Logical Address by reading a configuration register at the new Logical Address.

3. De-assert the MODID line.

### F.3.1.3 HIERARCHY CONSTRUCTION

DC Resource Managers are not required to respect the system hierarchy configuration encoded in the Servant are A-size of the system devices, as defined in Section C.4.1.4, "Commander/Servant Hierarchies".

#### **RULE F.3.5**:

**IF** the DC Resource Manager does not respect the hierarchy encoded in the Servant are A-size of the system devices,

**THEN** the DC Resource Manager **SHALL** provide some means for building an initial hierarchy.


May 27, 2010 Printing

# APPENDIX I. VXIbus REGISTER OVERVIEWS

This section is provided to improve the overview of the VXIbus configuration registers. The following figures contain register maps for the various device types and register contents overviews.

Signature explanation:

- []: Optional register or field
- #: Register with location monitor
- (): Required for particular type of device.



**Figure I.1.** Register Map for Register Based Devices




Figure I.2 Register Map for Memory Devices

DEVICE DEPENDENT REGISTERS	3E	
	3C	
	3A	
	38	
	36	
	34	
	32	
	30	
	2E	
	2C	
	2A	
	28	
	26	
	24	
	22	
	20	
VXIbus	1E	
RESERVED REGISTERS	1C	Enhanced Capabilities Register
	1A	
	18	
SHARED	16	[ A32 Pointer Low ]
MEMORY	14	[ A32 Pointer High ]
PROTOCOL	12	[ A24 Pointer Low ]
REGISTERS	10	[ A24 Pointer High ]
	0E	Data Low
CONFIGURATION	0C	[ Data High ]
REGISTERS	0A	Response [ / Data Extended ]
	80	Protocol [ / Signal ] Register
D 4 0 1 0	06	[Offset Register]
BASIC CONFIGURATION	04	Status / Control Register
REGISTERS	02	Device Type
	00	ID Register

Figure I.3. Register Map for Message Based Devices




Figure I.4. Register Map for Extended Devices




Figure I.5. Register Overview for Basic Configuration Registers




Figure I.6. Register Overview for MODID Register in Register Based Slot 0 Devices




Figure I.7. Register Overview for Attribute Register in Memory Devices

May 27, 2010 Printing **VXIbus Specification** REVISION: 4.0




Figure I.8. Register Overview for Subclass Register in Extended Devices




Figure I.9. Register Overview for Communication Registers

# APPENDIX II. SUGGESTED BACKPLANE DESIGN

# II.1 BACKPLANE STRUCTURE (DEPRECATED)

A reasonable backplane layer assignment that minimizes noise and maximizes high frequency performance follows:


TOP (CONNECTOR SIDE)	
1	GROUND PLANE
2	SIGNAL LAYER (TTL)
3	+5 VOLT PLANE
4	GROUND PLANE
5	-5.2 VOLT PLANE
6	-2 VOLT PLANE
7	SIGNAL LAYER (ECL)
8	GROUND PLANE
BOTTOM (SOLDER SIDE)	

By making layers 1 and 8 ground planes, EMI is reduced because of the shielding of the internal traces. Layer 1 also provides the ground layer for attachment of the EMI gasketing to the instrument modules. The thickness between planes 3 and 4, planes 4 and 5 and planes 6 and 7 should be as small as possible (0.005 inches is reasonable). This provides high distributed capacitance between those layers and allows high di/dt in the voltage planes. One signal layer also exists between the ground layer and the + 5 layer. Since -2 Volts is the signal return for ECL signals, layer 7 should contain as many of the critical ECL signals as possible.

# **II.2 BACKPLANE LAYOUT (DEPRECATED)**

While noise in any logic system can be due to electrostatic coupling, the primary means of coupling is usually due to electromagnetic coupling. The key to designing a low noise system, where electromagnetic coupling is the primary noise source, is the control of current loop areas. Shields or guard stripes do not work. In fact, the main reason for a ground plane is not that is a shield, but that if signal current is adjacent to a neighboring plane, the width of the loop is the spacing between the signal current and that plane. This creates the smallest possible loop area. A designer should always examine the route that any return current may take.

#### Circuit number 1



#### Circuit number 2




Figure II.1. Typical Logic Circuits

In Figure II.1, if Circuit number 1 is driven, then there must be a return current. This return current forms a loop, called loop area 1. Circuit number 2 is assumed to be quiet. However there is also a loop area in this circuit which consists of the signal current path and the return current path. The noise induced in the signal line of Circuit number 2 is directly proportional to the loop areas 1 and 2. If these two loop areas are large enough, it is possible to generate a voltage in Circuit number 2 large enough to create a threshold crossing.

Please note that there is another "hidden" loop in Figure II.1. This is the power supply current path. When the receiving gate in Circuit number 1 changes state, a large amount of current is drawn from the supply voltage line. If a voltage plane is used, the loop area due to this current will be small. If a plane isn't used (or if the plane is discontinuous), then the loop area of the power supply return current can be quite large (it could encompass the entire board). If this area is not controlled, it can easily become the dominant noise source. In fact, when ground and voltage planes are not used, this power supply loop is almost always the dominant noise source. If power and ground planes are used, the need for external capacitors is reduced because of the high distributed capacitance.

IT IS HIGHLY RECOMMENDED THAT GROUND AND VOLTAGE PLANES ALWAYS BE USED (PARTICULARLY ON THE BACKPLANE) AND A LOW INDUCTANCE, LOW ESR  $0.001\,\mu\text{F}$  CAPACITOR BE PLACED AS CLOSE AS POSSIBLE TO THE POWER AND GROUND PINS OF GATES.

Figure II.2 shows a pair of gates that exist on a PC board with a ground plane, but with a cut made in the ground plane.




Figure II.2. Loop Area with Cut in Ground Plane

In Figure II.2 the signal is routed on a layer other than the ground plane. If the "ground plane cut" had not been made the return current would exist adjacent to the signal run, but on the ground plane. With the "cut" the return current is forced away from the signal current, creating a large loop area. The layout shown in Figure II.2 will typically create large amounts of noise.

FOR BEST RESULTS DON'T MAKE ANY CUTS IN A GROUND PLANE OR VOLTAGE PLANE FOR ANY REASON.

# **APPENDIX III. Support of Earlier VXIbus Revisions**

As the VXIbus specification has evolved, it has been necessary to tighten some of its requirements in order to minimize incompatibilities between devices. This appendix highlights the most important differences between this document and its earlier versions. In addition, it offers recommendations for maximizing compatibility with earlier implementations.

# III.1 REVISION 1.2 DEVICES

Some word serial commands that were optional in Revision 1.2 of the VXIbus specification are now required. Revision 1.2 also permitted some activities that are now prohibited. The following is a minimal set of exceptions to the present specification which, if implemented by the Commander or Resource Manager, should provide compatible support of a Revision 1.2 servant-only device. A bit in the response to the *Read Protocol* command identifies Revision 1.2 devices.

### **RECOMMENDATION III.1.1:**

A Resource Manager should implement the following operational changes when communicating with a Revision 1.2 Message Based device.

- Identify any Message Based device that responds to the *Read Protocol* command with bit 15 cleared to (0) as a Revision 1.2 device.
- Identify any Revision 1.2 devices that do not support the *Err\** bit. This is indicated by a 1 in bit 7 of the response to the *Read Protocol* command.
- If the device does not support the *Err\** bit, the device will report unsupported commands with the "*unrecognized command*" event which was defined for Revision 1.2 Message Based devices. This event will be returned as an event signal if the device is a VMEbus Master or as an event interrupt if the device is not a Master. The Resource Manager should provide an event handler for these "*unrecognized command*" events and utilize the unsupported command information as necessary.
- A Revision 1.2 device will not return a response to the *Begin Normal Operation* command. Therefore a Resource Manager or Commander should not expect one.
- Revision 1.2 did not prohibit interrupt generation by a device when not in the NORMAL OPERATION sub-state. The Resource Manager should not send the *Read STB*, *Read Protocol Error*, *End Normal Operation* or *Abort Normal Operation* commands (all optional in Revision 1.2) to a device prior to a *Begin Normal Operation* command to avoid unwanted interrupts prior to the NORMAL OPERATION sub-state.
- The *End Normal Operation* and *Abort Normal Operation* commands were optional commands for servant-only devices in Revision 1.2. Resource Managers or Commanders should either not send these commands to Revision 1.2 devices or provide for handling of a possible "*unrecognized command*" event interrupt or signal. Since these termination commands may not be supported by the device, proper termination of the device may be application specific.
- The Asynchronous Mode Control, Control Response, Control Event, Abort Normal Operation, End Normal Operation and Read STB commands, if supported by a Revision 1.2 device did not require bits 15-8 of the "successfully completed" response to these commands to be set to one. The Resource Manager or Commander should mask bits 15-8 when interpreting the response from these commands. The Control Event command did not specify a response in Revision 1.2. Therefore, the Resource Manager or Commander should not expect one. The EG\* and RG\* fields of the Read Protocol command were not defined in Revision 1.2. Lack of support for the Asynchronous Mode Control, Control Response, Control Event, Abort Normal Operation, End Normal Operation and Read STB commands is indicated by an unsupported command error.

- If Programmable Handler (PH) or Programmable Interrupter (PI) capability is supported by a Revision 1.2 device, the responses to these commands differed from the present specification. The Assign Handler Line and Assign Interrupter Line commands did not permit a response and the Read Handlers, Read Handler Line, Read Interrupters and Read Interrupter Line commands did not require bits 15-3 of the response to be set to one. The Resource Manager or Commander should not expect a response to the Assign Interrupter Line commands and should mask bits 15-3 when interpreting the response to the Read Handlers, Read Handler Line, Read Interrupters and Read Interrupter Line commands.
- *DOR* and *DIR* support was not required by Revision 1.2 devices. Devices which did not support *DIR* and *DOR* held the associated bits high. A Resource Manager or Commander may not assume that the *DOR* and *DIR* bits in a Revision 1.2 device will accurately reflect the device's state.

### III.2 REVISION 1.3 DEVICES

The Word Serial protocol error handling requirements and Fast Handshake protocol requirements for servants have been tightened in Revision 1.4.

Revision 1.3 devices were allowed to queue protocol errors. Queuing is no longer allowed. A device must now un-assert (to 1) its  $Err^*$  bit after receiving the Read protocol error command, before it re-asserts its Write Ready bit. A Revision 1.3 device was allowed to maintain its  $Err^*$  indication until it asserts its Read Ready bit when writing its last (queued) error code to its Data Low register. This made it difficult for a commander to distinguish between a Read protocol error command resulting in an error, a slow response to the command and a normal response (with more error codes queued). To maintain the best compatibility with such devices, a commander should not test a servant's  $Err^*$  bit after a Read protocol error command until the servant has asserted its Read Ready and Write Ready bits or a very long time has elapsed.

A permission in Revision 1.3 allowed servants in the Fast Handshake mode to continuously assert both their *Read Ready* and *Write Ready* bits. Some Revision 1.3 devices may thus assert their *Read Ready* bits at times when their commanders have not initiated any queries. A commander that implements rigorous error checking might test this bit before sending a word serial query and interpret it as an error condition. In order to avoid this problem, a commander should ignore any *Read Ready* indications from a Fast Handshake servant prior to sending word serial queries.

# III.3 REVISION 2.0 DEVICES

A64 capability has been added in Revision 3.0. A new register, the *Enhanced Capabilities register*, has been added so that devices can report themselves as A16/A64 devices. Resource Managers designed to Revision 2.0 and earlier will not recognize this new register and will be unable to configure the A64 address space.

Note that a Resource Manager that does not perform A64 bus master accesses and does not respond to A64 accesses still needs to be able to configure A64 space. In a system where devices other than the Resource Manager are capable of performing or responding to A64 accesses, a Resource Manager designed to Revision 2.0 of the specification will prevent the A64 devices in the system from accessing each others A64 operational registers. A system integrator or end user using A64 devices must ensure that the Resource Manager is capable of A64 address space allocation, as described in section C.4.1.3 of this specification.

# III.4 REVISION 3.0 DEVICES

- Modules designed for VXI-1 Rev 3.0 and older will work in VXI-1 Rev. 4.0 mainframes
- Modules designed according to VXI-1 Rev. 4.0 that do not use any of the signals/supply voltages located on rows "z" and "d" of P1/P2 or can work with reduced functionality without access to rows "z" and "d" (e.g. Star Trigger lines not available for triggering), will work in pre-4.0 mainframes.
- Modules requiring signals/supply voltages located on rows "z" and "d" (e.g. 3.3V) require a mainframe designed according to VXI-1 Rev. 4.0
- Modules that have shielding that connect to 96-pin connectors will not fit into new 160-pin J1 or J2 connectors. Shielding will have to be removed, or the VXIbus 4.0 compliant backplane will have to supply 96-pin connectors for backwards compatibility.

# APPENDIX IV. GLOSSARY OF TERMS

**CONFIGURATION REGISTERS:** A device's A16 registers which are required for the system configuration process.

**BACKPLANE:** An assembly, typically a PCB, with 96-pin connectors and signal paths that bus the connector pins. VXIbus systems will have two sets of bussed connectors, called the J1 and J2 backplanes or have three sets of bussed connectors, called the J1, J2 and J3 backplane.

**BOARD:** A blank PCB.

**BOARD ASSEMBLY:** A board and its associated electrical components and connectors.

**CHASSIS SHIELD:** A shield that resides between two modules and attaches to the mainframe.

**COMMAND:** Any communication from a commander to a message based servant, consisting of a write to the servant's Data Low register, possibly preceded by a write to the Data High or Data High and Data Extended registers.

**COMMANDER:** A message based device which is also a bus master and can control one or more servants.

**DEVICE:** A component of a VXIbus system. Normally, a device will consist of one VXIbus board. However, multiple-slot devices and multiple-device module are permitted. Some examples of devices are computers, multiplexers, oscillators, operator interfaces and counters.

**DEADLOCK:** A condition in which two devices are each trying to acquire a resource held by the other device. No progress can be made until one of the devices relinquishes its resource.

**DYNAMIC CONFIGURATION:** A method of automatically assigning Logical Addresses to VXIbus devices at system power-on or other configuration times. It allows for each slot to contain one or more devices as well as different devices within a slot to share address decoding hardware.

**EVENTS:** Signals or interrupts generated by a device to notify another device of an asynchronous event. The contents of events are device dependent.

**FAST HANDSHAKE:** A high speed mode of operation which uses the same communication registers as the word serial protocol and allows data transfer without the need for polling after each transfer.

**EXTENDED DEVICES:** A device that has VXIbus configuration registers and a subclass register. This category is intended to allow for definition of additional device types.

**EXTENDED LONGWORD SERIAL:** A form of WORD SERIAL communication that allows 48-bit data transfers between commanders and servants.

**HYBRID DEVICE:** A VMEbus compatible device that includes application specific subsets of VXIbus protocols.

**LIVELOCK:** A condition of recurring deadlock. Livelock occurs when devices repetitively acquire some resources, experience a deadlock, relinquish some resources, acquire the same resources and experience a similar deadlock.

**LOCATION MONITOR:** A function that monitors data transfers over the VMEbus in order to detect accesses to the locations it has been assigned to watch. When an access occurs to one of these assigned locations, the LOCATION MONITOR generates a local signal.

**LOGICAL ADDRESS:** An 8-bit number which uniquely identifies each VXIbus Device in a system. It defines a device's A16 register addresses and indicates Commander/Servant relationships.

**LONGWORD SERIAL:** A form of WORD SERIAL communication that allows 32-bit data transfers between commanders and servants.

**MAINFRAME:** A rigid framework that provides mechanical support for modules inserted into the backplane, ensuring that connectors mate properly and that adjacent modules do not contact each other. It also provides cooling airflow and ensures that modules do not disengage from the backplane due to vibration or shock.

**MEMORY DEVICE:** A device which contains only memory and implements configuration registers.

**MESSAGE BASED DEVICE:** An intelligent device which implements the defined VXIbus registers and communication protocols.

**MODULE:** Typically consists of a board assembly and its associated mechanical parts, front panel, optional shields, etc. A module contains everything required to occupy a slot in a mainframe. A module may occupy one or more slots.

**OBSERVATION:** Observations spell out implications of rules and bring attention to things that might otherwise be overlooked. They also give the rationale behind certain rules, so that the reader understands why the rule must be followed.

**OPERATIONAL REGISTER:** An operational register is any register on a device that is not required for the system configuration process.

**PERMISSION:** Permissions are included to clarify the areas of the specification that are not specifically prohibited. Permissions reassure the reader that a certain approach is acceptable and will cause no problems. The word **MAY** is reserved for indicating permissions.

**RECOMMENDATION:** Recommendations consist of advice to implementers which will affect the usability of the final device. Discussions of particular hardware to enhance throughput would fall under a recommendation. These should be followed to avoid problems and to obtain optimum performance.

**REGISTER BASED DEVICE:** A servant only device which supports VXIbus configuration registers. Register based devices are typically controlled by message based devices via device-dependent register reads and writes.

**RESOURCE MANAGER:** A message based commander located at Logical Address 0 which provides configuration management services such as address map configuration, commander/servant mappings, self test and diagnostics management.

**RESPONSES:** Signals or interrupts generated by a device to notify another device of an asynchronous event. Responses contain the information in the sender's Response register.

**RETRY:** To attempt a data transfer again, because the prior data transfer attempt did not return valid data. This is not to be confused with the VME64 RETRY\* signal, which a slave device uses to inform the bus master that a data transfer cannot be completed and should be retried.

**RULE:** Rules **SHALL** be followed to ensure compatibility for cards in the system. A rule is characterized by the use of the words **SHALL** and **SHALL NOT**. These words are not used for any other purpose other than stating rules.

**SERVANT:** A device that is controlled by a commander. There are message based and register based servants.

**SERVANT POINTER:** An 8-bit number which is the Logical Address of the lowest numbered servant associated with this commander.

**SHARED MEMORY PROTOCOL:** A communication protocol designed to allow message based devices to communicate by sharing an area of memory accessible to both. The protocol specifies connection and operation sequences to be followed by both devices.

**SIGNAL:** Any communication between message based devices consisting of a write to a Signal register.

**SLOT:** A slot is a position where a module can be inserted into a VXIbus backplane. Each slot provides the 96-pin J connectors to interface with the board P connectors. It may have to provide one, two or three connectors.

**SUGGESTION:** A suggestion contains advice which is helpful but not vital. The reader is encouraged to consider the advice before discarding it. Suggestions are included to help the novice designer with areas of design that can be problematic.

**SYSTEM:** A system consists of one or more mainframes that are connected, all sharing a common resource manager. Each device in a system has a unique Logical Address.

**VXIbus INSTRUMENT:** A VXIbus INSTRUMENT is defined to be a MESSAGE BASED DEVICE which supports the VXIbus Instrument protocols.

**VXIbus SUBSYSTEM:** A VXIbus Subsystem consists of a central timing module referred to as Slot 0 with up to twelve additional adjacent VXIbus modules. The VXIbus Subsystem bus defines the lines on the P2 and P3 connectors.

**WORD SERIAL:** The simplest required communication protocol supported by Message Based devices in the VXIbus system. It utilizes the A16 communication registers to transfer data using a simple polling handshake method.

**488-VXIbus INTERFACE DEVICE:** A 488-VXIbus INTERFACE device is a MESSAGE BASED DEVICE which provides communication between an IEEE 488 Interface and the VXIbus Instruments.

REVISION: 4.0

## REFERENCES

- 1. AMERICAN NATIONAL STANDARD for VME64, ANSI/VITA 1.0-1994 (R2002), VMEbus International Trade Association
- 2. VMEbus Extensions for Instrumentation, Cooling Characterization Methodology Specification, VXI-8, Rev. 2.0, VXIbus Consortium
- 3. ANSI/IEEE Std 488.1-1987 IEEE Standard Digital Interface for Programmable Instrumentation, The IEEE, Inc. 345 East 47<sup>th</sup> St. New York, NY
- 4. IEEE Std 488.2-1987 Codes, Formats, Protocols and Common Commands For use with ANSI/IEEE Std. 488.1-1987 IEEE Standard Digital Interface for Programmable Instrumentation, The Institute of Electrical and Electronics Engineers, Inc. The IEEE, Inc. 345 East 47<sup>th</sup> St. New York, NY
- 5. AMERICAN NATIONAL STANDARD for VME64 Extensions, ANSI/VITA 1.1-1997 (R2003), VMEbus International Trade Association
- 6. AMERICAN NATIONAL STANDARD for 2eSST, ANSI/VITA 1.5-2003, VMEbus International Trade Association
- 7. VMEbus Extensions for Instrumentation, Shared Memory Communication Protocol Specification, VXI-9, Rev 1.0, VXIbus Consortium
- 8. AMERICAN NATIONAL STANDARD for VMEbus Switched Serial (VXS), ANSI/VITA 41.0-2006, VMEbus International Trade Association

INDEX Page 259

# Index

buffer, 20, 31, 37, 46, 47, 174 bus grant, 12 2 Bus Request/Grant, 12, 122, 123 2eVME, 4, 10, 11, 107, 108, 109, 111, 112, 113 Bus Requesters, 122 Bus Timer Operation, 11 Byte Available, 137, 140, 157, 160, 161, 162, 173, 174, Α 176, 177, 181, 187, 193 A16 address space, 8, 104, 106, 107, 130 byte blocks, 104 A16 configuration registers, 128, 166 Byte Request, 137, 140, 157, 160, 161, 162, 173, 174, 183, A16 only device, 108, 109, 111 187, 193 A16/A32 device, 111, 167 A24 Pointer Register, 138 C A24 VMEbus, 109 A24/A32/A64 Active, 109, 120 center row, 3, 15 A32 Address Map configuration, 167 central handling, 15 A32 Non-VXIbus, 130 chassis ground, 55, 57, 60, 61, 62, 94 A32 Pointer register, 134 chassis shield, 5, 57, 61 A32 Pointer Register, 138 Clear command, 147, 151, 163, 174, 175, 177, 183, 193 A32 Register Based, 130 Clear Lock, 140, 173, 175, 176, 184, 187, 193 A32 VMEbus, 109 CLK10, 4, 12, 20, 30, 36, 43, 170, 172 Abort Normal Operation, 139, 140, 142, 143, 144, 146, CLK100, 4, 21, 36, 37, 38, 43, 46, 170 147, 149, 150, 151, 163, 168, 170, 187, 188, 197, 229 clock signal transmission, 28, 35 Acceptor Handshake, 180 close-field, 96, 97, 98, 99, 100, 106 ACFAIL, 12 CMDR, 134, 142, 167 address blocked devices, 213, 214 COMMANDER, 167, 232 Address Map Configuration, 103, 167 Commander Servant communication, 154 address modifiers, 4, 9, 112 Commander/Servant hierarchy, 103, 145, 168 address-decoding hardware, 210, 211 Commander/Servant mapping, 168 Addressing Talker, 180 common system resources, 165 analog summing node, 37 communication ability, 102 arbiter, 12, 30, 46 communication element, 154 arbitration, 3, 9, 12, 123, 170 communication protocols, 4, 102, 103, 104, 130, 139, A-size, 59 143, 233 Assign Handler Line, 132, 140, 142, 145, 169, 188, 189, communication registers, 102, 133, 134, 136, 232, 234 201, 230 component height, 4 Assign Interrupter Line, 131, 143, 145, 169, 188, 190, 201, component lead length, 54 230 computer systems, 3 ASYNC, 26, 27, 28, 31, 34, 35 conducted emissions, 94, 105 Attribute Register, 128, 222 conducted susceptibility, 94, 106 Configuration Registers, 2, 102, 107, 126, 129, 133, 152, 171, 172, 220 В Control Register, 107, 110, 119 backplane connectors, 53, 56, 60, 98, 100 cooling air, 57, 62 backplane ECL lines, 50 C-size, 4, 5, 59, 69, 72, 74, 76, 79, 81, 85 backplane layout, 225 Current Error State, 163 backplane structure, 225 current flow, 90, 105 base address, 104, 106, 111, 126, 133, 167, 171 base address offsets, 167 D BERR, 4, 10, 11, 135, 136, 157, 158, 159, 161, 162, 163 block transfer capability, 128 D16 STATUS/ID, 121, 132 block transfer cycle, 123 D16 STATUS/ID Transfer, 121 board assembly, 54, 69, 70, 233 D32 Extension, 121, 125, 132 board select qualifiers, 212 D32 STATUS/ID, 121 board warpage lead length, 54 D32 STATUS/ID Transfer, 121 B-size, 59 daisy chained bus, 39 BTO, 11 daisy-chain lines, 12

REVISION: 4.0 R2

Page 262 INDEX

data bytes, 180	ECLTRG0-1 lines, 48
Data Extended, 134, 138, 151, 156, 157, 232	electrical specifications, 14
Data High, 134, 137, 138, 151, 156, 157, 232	electromagnetic compatibility EMC, 3, 5, 54, 98
Data In Ready, 137	electromagnetic coupling, 225
Data Low register, 137, 138, 146, 149, 150, 156, 158, 161,	electrostatic coupling, 225
162, 188, 189, 190, 191, 192, 193, 194, 195, 197, 198,	electrostatic discharge, 94
199, 200, 201, 202, 203, 204, 205, 230, 232	EMC, 4, 3, 13, 54, 56, 57, 90, 94, 98, 101, 102, 103, 104
Data Out Ready, 136	emissions, 94, 96, 97, 98, 100, 105, 106
data register, 155	End Normal Operation, 139, 141, 142, 143, 146, 147, 149,
data registers, 134, 137, 138, 155, 156, 174	150, 151, 163, 170, 187, 197, 229
data transfer bus, 9, 12	EOI, 181, 183
data transfer capabilities, 125, 130	ERR, 161
data transfer cycle, 137, 158	error, 4, 114, 136, 137, 155, 159, 161, 162, 163, 164, 166,
data transfer, commander, 174	176, 177, 179, 192, 197, 202, 203, 205, 213, 229, 230
data transfer, instruments, 174	error condition, 230
data transmission, 29, 35	error reporting, 176
DC device, 209, 210, 211, 213, 214	error state, 163, 202
DC device requirements, 209	ESTST protocol, 36, 37, 46
DC Resource Manager, 209, 212, 213, 214	Extended Device register map, 152
DC system requirements, 212	extended devices, 4, 104, 152, 219, 223
DC system Resource Manager, 212	extended longword, 137, 155, 156, 157, 201, 207
DC voltage specifications, 90	extended longword serial, 137, 155, 157, 201, 207
Deassertion of SYSRESET, 166	extended longword serial commands, 207
design rules, 173	extended longword serial protocol, 201
determine, 13, 154, 167, 174, 198, 199, 200, 213	extended longword serial transfer, 157
determining, 103, 108	extended registers, 151
device addressing, 104	extended START/STOP, 36
device capabilities, 154	external events, 30, 46
Device Clear, 174, 177, 180	external instruments, 27, 31, 34
Device Clear Requirements, 174, 177	external interface, 181, 183
device communication protocols, 154	external trigger buffering, 31, 37
device dependent operational registers, 126	external wiring, 56
Device Dependent Registers, 112	C.
device identification, 166	F
device initialization, 4	•
device operation, 102, 117, 129	Failed LED, 113, 114, 119
device slave capabilities, 104	fair requester protocol, 122
Device Trigger, 180	Fast Handshake Transfers, 4, 134, 137
Device Type register, 109, 111, 114, 124, 167, 171, 172	FHS, 134, 136, 137, 144, 148, 157, 158, 159, 161, 162,
DIR, 136, 137, 144, 158, 159, 160, 161, 162, 163, 174, 175,	195, 196
177, 181, 184, 187, 195, 196, 202, 230	filler panels, 55, 56
DOR, 136, 137, 144, 158, 159, 160, 161, 162, 163, 174,	front panel area, 56
177, 183, 187, 195, 202, 230	front panel dimensions, 55
driving rules, 24, 31, 37	from panel almensions, 55
	front panel handles, 56
DS0, 107, 108, 129	
	front panel handles, 56
DS0, 107, 108, 129	front panel handles, 56 front panel interface, 56
DS0, 107, 108, 129 DS1, 107, 108, 129	front panel handles, 56 front panel interface, 56 front panel mounting, 55
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165,	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105 Dynamic Module Current, 93, 94	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226 ground plane, 225, 227
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105 Dynamic Module Current, 93, 94  E  ECL signal levels, 50	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226 ground plane, 225, 227 grounding, 61, 98
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105 Dynamic Module Current, 93, 94	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226 ground plane, 225, 227
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105 Dynamic Module Current, 93, 94  E  ECL signal levels, 50	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226 ground plane, 225, 227 grounding, 61, 98
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105 Dynamic Module Current, 93, 94  E  ECL signal levels, 50 ECLTRG, 4, 32, 33, 34, 35, 36, 37, 38, 46, 50	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226 ground plane, 225, 227 grounding, 61, 98 Group Execute Trigger, 46, 180
DS0, 107, 108, 129 DS1, 107, 108, 129 D-size, 4, 5, 47, 59, 64, 70, 73, 75, 77, 80, 82, 86 D-size Slot 0, 47 DTB, 123 dynamic configuration, 4, 13, 108, 111, 120, 127, 165, 170, 209, 210, 212, 213 dynamic current, 91, 93, 94, 105 Dynamic Module Current, 93, 94  E  ECL signal levels, 50 ECLTRG, 4, 32, 33, 34, 35, 36, 37, 38, 46, 50 ECLTRG ASYNC, 34	front panel handles, 56 front panel interface, 56 front panel mounting, 55 front panels, 55, 61 front view, 52 functional memory locations, 129  G generalized model, 155 grant device command, 144, 198 ground pins, 226 ground plane, 225, 227 grounding, 61, 98 Group Execute Trigger, 46, 180

INDEX Page 261

#### logical addresses, 13, 165 Н longword serial commands, 206 Handler Line, 132, 141, 142, 169, 188, 189, 198, 201, 230 longword serial protocol, 201 handling, 4, 54, 57, 229, 230 longword serial transfer, 156 hard reset, 114, 116, 120, 123, 126, 143, 147, 148 hierarchical instrumentation system, 154 M hierarchical levels, 168 hierarchy construction, 212, 214 mainframe cooling, 62 High Current 3 State, 24 Mainframe Dynamic Current, 91, 92, 93 higher level communication protocols, 102 mainframe output power, 93 hold times, 26, 29, 30, 46 mainframe power supply, 12, 90 host computer, 101, 102, 103, 169 mainframe shielding, 61 humidity, 58, 63 mainframe specifications, 59 hybrid devices, 104 manufacturer defined subclasses, 152 manufacturer ID numbers, 108 master capability, 122, 123, 125, 130, 134, 142, 144, 176 mechanical specifications, 39 *IAC*, 9 memory configuration, 102 ID, 4, 2, 13, 106, 107, 108, 111, 114, 119, 120, 121, 122, memory device, 4, 104, 128, 129 124, 125, 126, 129, 132, 133, 136, 152, 153, 167, 189, memory device attribute register, 128 190, 198, 199, 208 memory device registers, 128 ID Register, 106, 107 Message Based Commander, 130, 142, 154, 165, 179 IEC, 1, 52, 58, 63 message based device communication registers, 132, 133 IEC publications, 52 message based device registers, 133 IEEE 488, 6, 173, 174, 175, 176, 177, 178, 179, 180, 181, message based servant control, 154 183, 184, 185, 234 message based servants, 146, 150, 154, 169, 192, 197 IEEE 488 address, 179 message based Slot 0 device, 171, 172 IEEE 488 address mapping, 179 messages, 130, 176, 177, 179, 180, 183, 184 IEEE 488 device clear message, 183 MODID line, 13, 14, 24, 25, 109, 171, 209, 211, 212, 213, IEEE 488 interface, 183, 184 IEEE 488 remote local, 184 MODID register, 171, 204, 205 IEEE 488 serial poll function, 185 MODID support, 170 IEEE 488 trigger message, 183 MODID00, 24, 25, 26, 171 IEEE 488 VXIbus interface, 185 MODID00-12, 171 induced ripple/noise, 91, 92, 94, 105 module cooling, 57 injection/ejection, 4 module current, 93, 94 instrument protocols, 4, 173, 177, 187 module environmental, 58 instruments, commanders, 174 module extraction, 61 interfacing requirements, 173 module front panels, 55, 61 interference, 56, 59, 96, 98, 100 module identification pins, 15 intermodule communication, 26 module input, 93 intermodule timing resource, 32 module keying, 58 internal state machine, 113 module power, 58 internal traces, 225 module shielding, 57 Interrupt Handler capability, 122, 131, 132, 145 module specifications, 52 interrupt line, 131, 132, 133, 145 module supply pin, 106 Interrupt Request line, 120, 122 module width, 5, 54 interrupter capability, 120, 131, 132, 134, 142, 143, 144, multiple device modules, 210 145 multiple devices, 46 multiple Interrupt Handlers, 132 L multiple Interrupters, 131, 190, 198, 199 LBUS, 39, 46 Ν level n requester, 122 Load Ripple/Noise, 90, 91, 92, 94 NDAC, 183, 184 local bus, 6, 15, 39, 40, 43, 55, 56, 58, 62 No Cause/Status Given, 122 local bus incompatibilities, 58 no data, 136, 159 local bus lockout keys, 55, 56, 62 No Extension Given, 121 location monitor, 135, 138 No Listen Only Mode, 180 locking devices, 184 No Request, 122 logical address, 168, 169, 211, 212 noise, 50, 90, 91, 92, 94, 105, 106, 225, 226, 227

Non-Privileged, 112, 128

Logical Address 0, 144, 165, 212, 233

Logical Address Register, 107, 209

Page 262 **INDEX** 

Non-VXIbus, 104, 122, 130 Read Ready, 137, 140, 148, 151, 155, 156, 157, 158, 159, 161, 162, 163, 177, 195, 196, 202, 230 Non-VXIbus devices, 104, 130 normal operation, 93, 94, 117, 119, 139, 140, 141, 142, Read STB command, 176, 178, 185, 203 143, 144, 145, 146, 149, 150, 151, 169, 170, 188, 192, ready bits, 113, 114, 158, 163, 230 193, 197, 229 REC, 106, 131, 139 normal transfer mode, 134, 157, 158, 159 register based device, 102, 125, 126, 127, 154, 171 regulation, 125 release device, 140, 142, 145, 187, 204 0 Release On Acknowledge, 120, 131 offset register, 8 Remote/Local, 180 open system architecture, 3 request false, 176, 178, 184, 185 operational registers, 108, 111, 126, 128, 129, 133, 230 request true, 176, 177, 178, 184, 185 optional commands, 187, 229 reserved registersREGISTERS, 134 resource manager, 8, 213, 214, 234 other device, 15, 105, 102, 126, 146, 147, 154, 168, 169, 214, 232 response register, 132, 135, 136, 137, 138, 140, 143, 151, other functions, 172 155, 156, 157, 158, 159, 160, 162, 175, 195, 233 other Slot 0 devices, 172 ROAK, 120, 131 output buffer, 174 ROM, 11, 102, 104, 128, 129 Output Enable, 171, 200 RONR, 122 S P1, 3, 4, 5, 14, 53, 54, 58, 59, 102, 109, 184 SC device, 209, 212, 213 P1 connector, 3, 14, 53 SC device identification, 212 P2 connector definition, 6 SC resource manager, 209 P2 DIN SUMBUS, 39 SDC, 183 P2 MODID, 109 segmented backplanes, 13 P3 connector, 5, 6, 43 selected device, 24 P3 Connector, 6, 43 self test, 110, 113, 114, 115, 116, 117, 118, 119, 120, 126, P3 connector adds, 6 127, 147, 149, 165, 166, 168, 169, 210, 233 PARD, 91, 105 Self Test, 103, 114, 115, 116, 117, 168, 171 passed, 12, 115, 117, 166 self test function, 119 PC board, 54, 227 self test operation, 114, 168, 171 PCB, 232 SERIAL, 155, 159, 187, 206, 207, 232, 234 peak, 91, 93, 94, 105, 107 serial communications, 155 peak current, 91, 93 serial protocols, 4, 137, 155, 157 Periodic And Random Deviations, 91 servant area size, 167, 168, 203 Pointer register, 134, 138 Service Request Generation, 185 power compatibility, 93 set lock, 140, 173, 175, 176, 184, 187, 204 power distribution, 50, 91 Set Upper MODID, 141, 172, 187, 205 power distribution network, 50, 91 shared system resources, 103 power interrupt, 12 shield, 5, 54, 57, 61, 84, 97, 98, 100, 225, 232 power management, 4 Signal register, 133, 134, 135, 136, 151, 154, 233 power monitor, 4, 12 single acceptor protocol, 27, 34 power pins, 6, 90, 105 single line broadcast, 27, 33 single line broadcast trigger, 27, 33 power supply, 12, 58, 62, 91, 93, 94, 105, 106, 226 power supply load, 105 slave only device, 125 power-up time, 210 Slot 0 CLK100, 43 Protocol Events, 133, 194 Slot 0 module, 5, 13, 15, 20, 24, 25, 26, 30, 32, 36, 37, 43, Protocol register, 133, 136, 142, 146 46, 47, 48, 96, 171 Slot 0 services, 165, 172 Slot 0 SYNC100, 36 soft reset, 116, 117, 120, 123, 124, 126, 127, 143, 147, 148, radiated emissions, 96, 98, 100 149 radiated susceptibility, 98 SPOLL, 176, 178, 185 rated current, 90, 105 SRQ, 176, 184, 185 read data registers, 155 Start/Stop protocol, 30 Read Handler Line, 132, 169, 198, 230 START/STOP TTLTRG, 30 Read Handlers, 132, 141, 142, 188, 199, 201, 230 STARX, 47, 48, 170 Read Interrupters, 131, 141, 142, 169, 188, 200, 201, 230 STARY, 47, 48, 170 Read MODID, 141, 172, 187, 200 Status Register, 11, 109, 118, 148 read only register, 128

Status/ID, 132

INDEX Page 261

valid data, 155, 233

STATUS/ID, 120, 121, 122, 125, 132, 133, 136, 208 STATUS/ID word, 120, 121 STST protocol, 30, 36, 37 subclass, 152, 153, 232 subclass dependent, 153 SYNC100 function, 46 SYNC100 signal, 46 Sysfail Inhibit bits, 113, 114 SYSRESET, 12, 13, 26, 33, 109, 113, 114, 115, 117, 118, 119, 123, 126, 147, 148, 166, 210 system configuration algorithm, 209, 212 system devices, 214 system hierarchy, 101, 167, 214 system power-on, 165, 232 system resources, 5, 43 system self test, 165, 166, 169 System Self Test, 103 system self test management, 166 system wide control hierarchy, 167

### T

Talker, 180
top level Commander, 165, 167, 169, 192
Trigger command, 174, 175, 183, 184, 201, 205
trigger function, 175
trigger operation, 31, 183
trigger protocol, 4, 27, 28, 33, 34, 35
TTLTRG line, 36
TTLTRG loading, 31

#### U

user defined pins, 15

#### V

VMEbus Master, 114, 123, 131, 134, 142, 144, 176, 188, 197, 229 VMEbus specification, 3, 4, 8, 90 voltage plane, 225, 226, 227 VXIbus Consortium, 2, 3, 1, 2, 108, 111, 236 VXIbus device, 2, 8, 102, 104, 106, 107, 108, 112, 113, 120, 123, 124, 147, 152, 166, 168, 170, 184, 187, 206, 207, 210, 212 VXIbus devices, 8, 11, 13, 14, 102, 103, 104, 113, 120, 121, 122, 123, 125, 130, 148, 150, 151, 152, 154, 165, 166, 173, 184, 209, 210, 232 VXIbus IEEE-488, 177, 201 VXIbus instrument control protocols, 179 VXIbus Instrument Protocol, 173, 177, 180, 181 VXIbus Instruments, 173, 175, 177, 179, 180, 181, 234 VXIbus interface device, 103, 179, 180, 183, 185 VXIbus Message Based, 154, 162, 172 VXIbus P2, 6, 15 VXIbus P3, 6, 43 VXIbus reserved, 138 VXIbus Slot 0, 13, 24, 170, 171, 172 VXIbus Subsystem P2, 15, 40 VXIbus Subsystem P3, 40, 43, 48 VXIbus subsystems, 4, 5, 15, 90 VXIbus's Word Serial Protocol, 102

#### W

word serial commands, 131, 132, 140, 157, 160, 165, 229 Word Serial Protocol, 102, 155, 170, 176 Write Ready, 137, 140, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 174, 177, 195, 196, 202, 230