
Table of contents

Introduction	2
10+ years of 64-bit processor excellence	3
IBM is leading a new era in chip technology	
IBM POWER technology is everywhere	
IBM POWER technology roadmap	
POWER5 multichip module (MCM)	
POWER5 enhanced performance through SMT	
POWER5 is the DNA of a new server	
Flexibility on demand	12
IBM Virtualization Engine	13
The need for virtualization	15
Technology roadmap for virtualization	16
Dynamic logical partitioning	17
Micro-Partitioning technologies	19
Hardware Management Console (HMC)	20
Storage virtualization	21
Virtual LANs	22
Flexible Capacity On Demand options	23
IBM System Capacity On Demand	25
IBM Director	26
AIX 5L V5.3 release content	
Advanced POWER Virtualization hardware feature (System p perspective)	28
Partition Load Manager	
IBM System i with i5/OS V5R4	
Overview of i5/OS architecture	31
Technology-independent machine interface	32
Object-based system	33
Single-level storage	34
Multiple application program models	
Simplify your Infrastructure with System i	
Linux on POWER	37
Linux binary compatibility	
Forward and backward Linux compatibility	39
Overview of Linux on POWER systems	
Linux adds to the POWER5 flexibility message	42
Reliability	43
Summary: common IBM Systems platform	44
Resources	
Trademarks and special notices	46



Introduction

The IBM® POWER[™] processor architecture is much more than just a family of chips. It is a comprehensive systems-design approach derived from a single architectural framework. The POWER processor provides a systems-based control point that is structured to integrate technology across the solution for maximum success as a unified architecture. As a result, the POWER product base is diverse, ranging from game consoles and blade servers to desktops and supercomputers. In this online course, you will receive an overview of the IBM POWER trends and directions, with a primary focus on the capabilities and advantages of the IBM POWER5[™] processor in the IBM Systems family of products.



10+ years of 64-bit processor excellence

The POWER5 chip is the ninth generation of 64-bit processors that have been delivered on IBM servers and systems since 1995. As its name suggests, the POWER5 processor is also the fifth generation of processors that are based on IBM Power Architecture[™]. The first generation of the POWER processor drove IBM RS/6000® servers. After this, a workstation was optimized for scientific and computation-intensive performance through the use of an earlier POWER processor. Later, the processor designs used in the RS/6000 and IBM AS/400® servers gradually converged, bringing together commercial and compute-intensive processing characteristics.

Starting with the AS/400 servers delivered in 1997, the same processors were used on both platforms, further converging the development investments between the RS/6000 and AS/400 product lines. Now with POWER5, IBM delivers a truly common platform between the two systems, which have become the IBM System i[™] and IBM System p[™] platforms.


Major enhancements have been introduced since IBM combined all of the company's 64-bit processor development efforts into Power Architecture, such as larger caches on processor chips, fast and wide memory bus interfaces, and new caching algorithms that optimize processor utilization by bringing in instructions and data faster. This has resulted in superior performance in commercial, high-performance computing (HPC) environments as well as in noncommercial applications.

The latest advances of Power Architecture implemented with the POWER5 processor include simultaneous multithreading (SMT), which allows for the running of two threads on a single physical processor at the same time. This provides a major boost in performance. A single processor chip module combines multiple physical processors to allow much faster communication between the processors and to leverage information stored in L2 caches across the processors, resulting again in dramatic performance improvements.

IBM is an experienced provider of time-proven 64-bit processor technology. The next versions of Power Architecture-based processors are already on the drawing board to provide even more advanced features and functions for the IBM Systems product family.

IBM is leading a new era in chip technology


Over the years, chips and packaging technology from the IBM Microelectronics Division have contributed to a significant number of IBM patents and have helped position IBM as a technology leader. To further strengthen and support the company's chip-technology leadership position, IBM opened the world's most advanced semiconductor facility in East Fishkill, New York, in 2002. For the first time anywhere, this new facility combines IBM chip-making breakthroughs, such as copper interconnects and silicon-on-insulator (SOI) technologies. Importantly, this plant also supports low-k dielectric insulation on 300-millimeter (12-inch) wafers, thus allowing for the creation of chips with circuits smaller than 100 nanometers. These chips contain about 50 billion transistors. This \$2.5 billion plant represents the largest capital investment in IBM history. One key result of this investment in semiconductor technology is the development and delivery of Power Architecture.



IBM POWER technology is everywhere

As you can see by looking at this screen, the Power Architecture has evolved into more than just a semiconductor chip. Having been built from one framework, it delivers a systems-based control point for integrating and unifying technologies throughout the enterprise. As mentioned in the introduction to this course, the IBM Power Family[™] of products has a broad reach, supporting game consoles, servers, desktops and supercomputers. Up to now, this diversity is one of the best-kept secrets for IBM, which has steadily moved into position as an industry-leading, 64-bit architecture supplier. Power Architecture is deployed in high volumes in many areas of business and is not limited to IBM systems. POWER is everywhere, including the IBM Systems platform and workstations, IBM Blue Gene® supercomputers (including Blue Gene/L, the world's fastest supercomputer), and even in the three leading game consoles: Microsoft® Xbox[™], Nintendo® GameCube[™] and Sony® PlayStation®.

(For more information on Blue Gene technology, see the link that is listed in the Resources section of this course.)



IBM POWER technology roadmap

This screen shows the POWER processor roadmap as it is planned through 2007. As you can see, the list of Power Architecture industry firsts continues to grow with each new processor release. IBM plans to ship POWER processor-based systems on time and on schedule with technology that is generations ahead of anything else in the marketplace. For solid, proven architectural superiority, POWER is, without question, one of the soundest investments an enterprise can make for present and future infrastructure success.

The Power Architecture is the foundation of the following IBM platforms:


- The IBM System i platform (previously known as the IBM eServer iSeries[™] family of systems)
- The IBM System p platform (formerly known as the IBM eServer pSeries® platform)

Look at the list of POWER5 processor enhancements shown on this screen. These enhancements allow users of the IBM Systems line of products to achieve new levels of system utilization and productivity. These enhancements also continue to deliver on the IBM strategy that supports business on demand.

For example, consider POWER5 features such as SMT, which lets a single processor to behave as if it were two processors running at full speed. IBM Micro-Partitioning[™] technology allows up to 254 partitions on a 64-way (64-processor) server. Self-detecting and self-healing circuitry identifies data transmission errors and corrects them automatically.

POWER5 multichip module (MCM)

IBM continues to deliver more power and function into smaller and smaller footprints with each generation of the POWER processor. With POWER5, IBM can package up to four POWER5 chips on one multichip module (MCM). Every chip consists of two processor cores, enabling a single MCM to contain up to eight processors. With SMT, each of these processors can be viewed as two logical processors. (The next screen describes SMT in more detail.) Up to 1.9 megabytes of shared L2 cache and 144 megabytes of L3 cache can be packaged with each MCM.



POWER5 enhanced performance through SMT

POWER5 processor-driven systems from IBM offer several means of further enhancing productivity and performance, starting with SMT, which is proven to increase systemlevel throughput 30 to 40 percent, depending on workload. (See the Resources section of this course for references to other materials that discuss throughput gains related to SMT.)

Without multithreading, only one instruction path can be processed per cycle by the execution units in a microprocessor.

With the coarse or fine-grained versions of multithreading available in earlier POWER implementations (for example, the multithreading available on RS/6000 S85 servers), it is possible for two instruction paths to access the microprocessor execution units alternately.

Now, with the advent of SMT that is provided by POWER5, two instruction paths can share access to execution units on every cycle, thus increasing system-level performance, utilization and throughput.

POWER5 is the DNA of a new server

What about processor topology? The largest IBM POWER4[™] processor-based systems consisted of 32 processors. In contrast, POWER5 processor-based systems can now support up to 64 processors that are organized within a set of 8-processor MCMs or 2-processor Dual-Chip Modules (DCMs). Systems that are even larger than 8 processors can be built using multiples of these MCMs. Within an MCM, there are four processor chips, each of which supports two physical processors.

Both of the processors on a chip share the same Level 2 (L2) cache, but each processor has separate Level 1 (L1) instruction and data caches. A processor runs fastest when the accessed data and instruction stream are in the L1 cache. If the needed data or instruction stream is not in the L1 cache, the processor effectively waits for a number of cycles while a block of storage loads into an L1 cache from the L2 cache. The L2 cache is considerably larger than the L1 cache.

These systems also support a Level 3 (L3) cache, an equal portion of which can be associated with each processor chip and MCM. The L3s, which can feed the L2s in the event of an L2 cache miss, are significantly larger than the L2 caches. Similar to the performance decrease when feeding L2 cache after an L1 cache miss, L3 caches take longer to complete an access.

The contents of the L2 and L3 caches are called "store-in caches" because a change to a block of storage can be held in an L2 or L3 cache indefinitely before finally being written back to main storage. Although by no means precise, you can assume the following:


- It takes approximately 10 to 20 cycles to fill the L1 cache from the processor's L2 cache.
- It takes about 100 cycles to fill the L2 cache from the processor's L3 cache.
- It takes a few hundred cycles to complete an access of main storage.

Clearly, a program's performance is largely dictated by the processor's ability to hold data and instruction streams in its cache.

The contents of all SMT caches are called "coherent." A changed block of storage residing in one processor's cache is visible to any other processor. For example, when processor A executes a read from the block of storage that has been changed by processor B, it can get to the changed block by accessing the cache storage of processor B, even if A and B are in different MCMs. An unchanged block of storage can be held in the cache of multiple processors. However, upon a request to change that block, the block is effectively removed from all those caches and is held only in the cache of the processor that is making the change. It is convenient to think of these blocks of storage and data packets as being rapidly pulled and copied from processor cache to processor cache.

L1 and L2 cache lines hold the contents of 128-byte blocks of main storage aligned on 128-byte boundaries.

It is this set of POWER5 design features that support system scalability and growth.




Flexibility on demand

Now that the POWER5 processor design and packaging has been discussed, this section will examine how IBM incorporates and leverages the capabilities provided by these POWER5 building blocks in its IBM Systems line of products.

The ability to manage an enterprise with flexible IT solutions is increasingly important in today's dynamic marketplace. An organization must be able to adjust to unpredictable demands effectively. The IBM Systems On Demand Business strategy is fundamentally about flexibility. The strategy is to provide businesses with the capability to deliver the right resources to the right business processes at the right time.

IBM Systems answer the call for flexibility in many ways. With dynamic logical partitioning (LPAR), companies can immediately create new virtual servers to enable rapid application deployment. With Capacity On Demand features, resources can be dynamically increased or decreased when needed, without disrupting the business. Together, dynamic LPAR and Capacity On Demand provide the ability to allocate processing power where it is needed in a flexible and efficient manner.

The flexibility story has improved dramatically by leveraging POWER5 capabilities. The System i and System p platforms now enjoy much more of the same superior usage available on mainframes. The POWER5 processor itself is a virtualization enabler that allows uncapped partitions in shared processor pools, as well as up to 10 logical partitions per processor, with a potential of 254 partitions in a single server. Virtual I/O, LAN and storage all complement POWER5 virtualization to provide a broad spectrum of virtual resource integration and workload flexibility.



IBM Virtualization Engine

Managing the on demand operating environment can be challenging. This has driven the development of the innovative IBM Virtualization Engine resource virtualizers that are aimed at redefining the economics and management of the operating environment. Virtual resources provide a consolidated view and easy access to resources in a network. They also allow multiple operating environments on a single system. With Virtualization Engine technologies, businesses can extract value from billions of dollars worth of underused servers and storage.

Idle server boxes rack up costs and complexity. With server and storage prices continuing to drop, businesses are buying more servers. This can result in greater IT inefficiencies and complexities because companies end up hiring more people to support and manage these servers. However, distributed server-utilization rates are typically extremely low, averaging only 10 to 20 percent. This is inefficient and costly. Aimed at improving IT economics and simplifying operations, Virtualization Engine and its virtual resources, management and access can increase infrastructure utilization by as much as 80 percent.

Heterogeneous servers managed as one system has long seemed an unattainable goal. Virtual Management allows workloads to be managed across distributed computers or on a grid. If a server failure or disaster occurs, these technologies draw from available resources, helping to minimize downtime. New Virtualization Engine components can also make one system act as if it were many. The business can run as many as 10 servers per microprocessor, with the potential of turning a 4-way system, for example, into a 40-way server that supports one or multiple operating-system types or versions at the same time. This encourages much more efficient use of the system.

This is not a novel approach in the mainframe arena, but for distributed UNIX® environments, it is a big deal. One processor in a system can be partitioned into as many as 10 logical servers, each capable of running multiple instances of the same or different operating systems. For example, on the System p platform, a 16-way system can run as many as 160 server partitions. One hundred logical partitions (LPARs) can be running the Linux® operating system, 40 LPARs can be driven by the IBM AIX® operating system, and 20 LPARs can be executing under the IBM i5/OS® operating system.

This represents continued efforts by IBM to implement core technologies from the mainframe down into its midmarket servers. In addition, key technologies (such as basic provisioning from IBM Tivoli®, coupled with grid innovations and base infrastructure technologies from IBM WebSphere®) are built into the family of Virtualization Engine resource, access and management components.

Virtualization Engine technologies are available now on System i, System p and IBM BladeCenter® models.

(**Note**: Refer to the Resources section of this course for a Web site listing to the IBM Systems Software Information Center for more content on the benefits of these technologies.)

The need for virtualization


A recent study found that, although the typical mainframe runs at 70 to 80 percent utilization, the average UNIX system is used at only 10 to 15 percent of its capacity. The picture becomes even worse for Microsoft Windows® servers, where average utilization is less than 10 percent.

See the multiple-choice question in the screen. Why is there such a huge gap in utilization rates between platforms? Obviously, the answer is "C." Virtualization, which is a key component of mainframes, optimizes the assignment of physical resources to meet IT and business priorities.

For years, larger IT shops focused on getting the most out of their mainframes. For these companies, wasted CPU cycles meant wasted time and money. Therefore, investment and effort went into ensuring that every possible byte of capacity was squeezed out of their systems.

Virtualization has become the new game changer. This technology set is redefining how businesses implement IT solutions across the enterprise and is simplifying the complexity of data centers.

(**Note**: For more details on the utilization statistics shown here, read the white paper entitled "Scorpion — Simplifying the Corporate IT Infrastructure." See the Resources section of this course for a Web site listing for this white paper.)



Technology roadmap for virtualization

Eventually, the on demand world will become a virtual world because the economics make sense. In a virtual world with a pay-as-you-go pricing model, under-utilization is no longer an issue.

Virtualization offers the prospect of increasingly efficient server utilization and higher productivity. Virtualization enables the rapid deployment of IT resources that support business-critical applications. It does this through flexibility in the allocation of resources, higher and more cost-effective system utilization, and increasing automation of server administration tasks.

From now and until the end of the decade, IBM will continue to deliver advanced virtual capabilities that enable the IBM System platforms to be more and more self-managing. This began with the announcements in 2004 and 2005, and continues through 2006 and beyond.

The following sections look more closely at some of these new capabilities in more detail.

Dynamic logical partitioning

The new IBM POWER Hypervisor[™] systems management console provides exceptional support for dynamic logical partitioning (dynamic LPAR). This support includes the latest enhancement that enables automatic processor movement between uncapped partitions. IBM System models support up to 254 partitions, with a maximum of 10 per processor. Also, the POWER Hypervisor supports partitions that run a variety of operating systems, including the IBM AIX 5L and IBM i5/OS operating systems, as well as the Linux operating system.

Today, many high-end System i and System p clients are already exploiting this mainframe-class LPAR technology on their n-way systems. LPAR usage is also increasing on single-processor IBM System models.

The introduction of POWER Hypervisor and the IBM Hardware Management Console (HMC) eliminates the requirement to define a primary partition for LPAR management. This improves total system availability and reduces scheduled downtime, because all partitions can be started or restarted individually without affecting the entire system. POWER Hypervisor can create new partitions dynamically without requiring a system restart.

In addition to dedicated partitions and capped partitions, the POWER Hypervisor also features the capability of creating a new kind of partition called an uncapped partition. Uncapped partitions enable businesses to maximize system-utilization rates by automatically moving any unused processing resources that are defined in a shared processing pool, to other partitions.

For example, the following four partitions are defined as:


- Partition 1 has two dedicated CPUs.
- Partition 2 has 0.75 processing units defined as capped.
- Partition 3 has 0.50 processing units defined as uncapped.

• Partition 4 has 0.75 processing units defined as uncapped and has the highestpriority rank for consuming unused processor capacity.

In this scenario, when partition 4 reaches 100-percent utilization of its allocated CPU, POWER Hypervisor looks for more resources in partitions 2 and 3. If there are any unused processing units, POWER Hypervisor automatically moves them into partition 4.

One potential difference between capped and uncapped partitions pertains to software licensing. Suppose you want to run an application (Application A) in a shared processor pool (Pool B) that contains four processors. Assume, too, that Application A never needs more than one processor. You can create a special capped partition for Application A; you have the granularity to allocate as little as 1/10th of a processor or as much as an entire single processor. Any unused capacity in this partition is available for use by the shared pool and any other partitions.

Why create a single-processor capped partition for Application A in this example? Because the upper processor limit in an uncapped partition is defined as the number of processors available in the entire shared pool. Hence, to place Application A into the 4processor, shared-pool partition, you must purchase a 4-processor license for Application A; the reason for this is that all four shared processors might be allocated to the application at the same time.



Micro-Partitioning technologies

POWER5 technology provides another major flexibility enhancement to the IBM System platform through its Micro-Partitioning innovation, which enables the creation of multiple virtual partitions within a single processor. Each virtual partition can be tailored to the resource requirements of a particular application based on business needs and priorities. This results in higher levels of sustained utilization, better system-level throughput and greatly increased IT productivity.

For the System p platform, previous partitioning support in POWER4 required allocation of one or more entire microprocessors for each supported partition. Depending on the nature of the application, partition resources (processor cycles, memory or I/O) might have been underused, resulting in an unnecessarily high total cost of ownership (TCO). (**Note:** The System i platform had Micro-Partitioning on POWER4.)

With the POWER5 SMP Micro-Partitioning design, the System p platform (and the System i platform) lets you allocate partial microprocessors to match workload better and increase utilization. Partitions can be tailored to the demands of individual applications, in increments of one hundredth of a processor.

Hardware Management Console (HMC)

The Hardware Management Console (HMC) for IBM Systems is the new unified console for all POWER5 systems. The HMC uses its connection to one or more systems (referred to as managed servers) to perform the following functions:

- Creating and maintaining a multipartitioned environment. This encompasses the command capability to run scripted operations, such as moving resources between partitions or starting and shutting down partitions. The HMC lets you define and support up to 254 logical partitions per system. These partitions can be driven by any combination of i5/OS, Linux or AIX operating systems
- Displaying a virtual operating system session for each partition, including granular operator authentication and authorization
- Displaying virtual operator panel values for each partition, including remote server and control panel
- Detecting, reporting and storing changes in hardware conditions, as well as acting as a Service Focal Point and Service Agent by gathering and reporting server-error events
- Powering managed servers on and off
- Activating Capacity On Demand resources

The HMC has a GUI interface for many common functions. In addition, On POWER5 processor-based System i models, the HMC has a 5250 emulator for i5/OS console operations. There is also support for virtual serial line interface protocol (virtual SLIP), providing a TCP/IP pipe through the service processor and POWER Hypervisor to partitions running under i5/OS. No additional network adapters are necessary on the system for these functions. On POWER5 processor-based System p models, many of the functions are performed either through the HMC command-line interface or through a built-in Advanced Systems Management Interface.

(**Note**: For more information on the HMC, see the System Hardware Information Center, listed in the Resources of this course.)

Storage virtualization

Another way that IBM provides better system resource utilization is through its support of storage virtualization. Storage virtualization provides the ability to dedicate I/O adaptors and devices to a virtual server, allowing the allocation and management of I/O devices needed in an On Demand Business environment. With virtual storage, one operating system (for example, i5/OS) can manage physical disk drives, even though the storage spaces are allocated and linked to another operating system partition (for example, Linux). With storage virtualization, the addition of virtual disk storage spaces to a partition can be performed dynamically, while the partition continues to run. Storage virtualization enables one operating system to leverage the advanced storage architecture of another and improves system utilization.

Virtual LANs

IBM virtual local area networks (VLANs) provide high-speed, in-memory network connections between partitions without any dedicated physical I/O slots and network adapters. POWER Hypervisor recognizes which partitions are located on the same physical system and provides a communications shortcut when these partitions communicate with each other. Partition-to-partition communications through VLAN (IEEE 802.1Q) are isolated from partitions that are not on the same VLAN, and therefore, provide high degrees of security, as well.

Flexible Capacity On Demand options

Today's constantly evolving business environment drives change at an unprecedented pace, which means that a system must adapt at the same rate. The IBM Systems family has exceptional flexibility to adjust dynamically to your business priorities. With Capacity On Demand (CoD), you can turn processors on when you need them and turn them off when you do not. You pay only for what you activate.

On/Off CoD is perfect for spikes in needed capacity (also known as peak loads). You must pay for each Processor Day you request, but you request what you need, only when you need it. The number of Processor Days is determined by how many processors are temporarily activated over a period of time ("quantity of processors" multiplied by "quantity of days activated").

A trial period for Capacity On Demand allows you to evaluate, at no charge, the use of inactive processors, memory, or both. When started, the trial period is available for 30 consecutive power-on days. This means the trial period advances only as long as the system is powered on. It is not possible to stop and restart the trial period; if the trial period is stopped prior to the expiration of the entitled 30 power-on days, the remaining days are forfeited.

The Reserve CoD option is also perfect for spikes in needed capacity. However, unlike On/Off CoD, a prepaid feature (Reserve CoD, which is purchased upfront) sets a value on the system that represents the number of Processor Days available for reserved CoD capacity. By paying for the reserve capacity ahead of time, no contracts and no reporting to IBM are required. Reserve CoD allows you to place a quantity of reserve processors into the system's shared processor pool. When the system recognizes that nonreserved processors are 100 percent used in uncapped partitions, a Processor Day (good for a 24-hour period) is subtracted from the available total.

Warranties for all processors (startup and standby) begin when the system is installed. This immediacy of warranty activation allows the enterprise to be positioned better to receive prompt service for the repair and replacement of any failing parts, which helps ensure that the full complement of standby processors are available for immediate activation.

Maintenance agreement charges are based on the number of processors actually activated; maintenance prices are adjusted for each permanent processor activation, just as with any other hardware feature addition.


(Note: Temporary activations do not affect maintenance pricing.)

IBM System Capacity On Demand

Businesses that use IBM System models are increasingly enthusiastic about the IBM Capacity On Demand offerings.

On/Off Capacity On Demand offers the potential to dramatically improve your ability to react to intermittent or unexpected spikes in user demand for service, without bearing the cost of excess capacity when the workload is less demanding.

Capacity Backup On Demand can enable operations to be sustained on a backup system in the event of a disastrous failure (or planned outage) of a production system.



IBM Director


IBM Director V5.20 is the latest release of the industry-leading hardware management solution. This impressive suite of systems management tools delivers superior hardware manageability and enables you to realize maximum system availability and lower IT costs.

IBM Director helps you get started faster and be more productive. Enhancements improve ease-of-use and deliver an even more open, integrated tool set.

Its industry-standard foundation enables heterogeneous hardware support and works with a variety of operating systems and network protocols.

IBM Director complements iSeries Navigator and Management Central functions and has similar capabilities, such as hardware and software inventory. It contains system monitors for CPU utilization and threshold triggers, as well as event logs for monitoring across multiple systems or logical partitions.

Now that you have examined the POWER5 common hardware and technology capabilities, the following sections will examine in more detail the function and value of the operating systems supported by the POWER5 processor-based systems (AIX, i5/OS and Linux).




AIX 5L V5.3 release content

For more than a decade, businesses large and small have relied on the AIX operating system, which is an industrial-strength UNIX environment, for mission-critical applications. In today's competitive world, businesses need a safe, secure, stable and flexible operating environment on which to run their organizations. That is why the AIX 5L for POWER operating system is rapidly emerging as the preferred platform for corporate IT managers and independent software vendors. With its proven scalability, reliability and manageability, AIX 5L is an excellent choice for building a flexible information-technology infrastructure. Among all UNIX alternatives, AIX 5L leverages IBM experience in building solutions that run businesses worldwide. Additionally, only one UNIX operating system leads the industry in vision and delivery of advanced support for 64-bit POWER5 platforms, IBM Virtualization Engine systems technologies and affinity for Linux. That operating system is AIX 5L.

AIX 5L has offered new levels of innovative self-management technologies since August 2004, with the release of AIX 5LVersion 5.3. It continues to exploit the current 64-bit system architecture to support advanced virtualization options, as well as POWER5 processors with SMT capability for improved performance and system utilization.


As with the i5/OS operating system, AIX 5L V5.3 is now enhanced to support the IBM Virtualization Engine technology innovations available on POWER5 systems, including Micro-Partitioning and virtual I/O support. This AIX 5L release underscores the firm IBM commitment to deliver business value in a suite of products that employ the latest and most advanced POWER technologies.



Advanced POWER Virtualization hardware feature (System p perspective)

Here is an overview of how AIX 5L applies the Advanced POWER Virtualization feature provided in the POWER5 processor hardware. In addition to support for dedicated partitions, AIX 5L V5.3 enables Micro-Partitioning, virtual I/O, virtual Ethernet, virtual storage and Ethernet sharing. Not only does Micro-Partitioning provide greater granularity in the use of processor resources, it also assures the individual partition's security and software fault isolation. Virtual Ethernet supports in-memory network connections, which provides high-bandwidth network connectivity to all other partitions within the system, without having to dedicate physical I/O slots and network adapters. Virtual I/O in AIX 5L V5.3 offers businesses the ability to run partitions with no physical I/O adapters (boot and run from virtual SCSI, network connections through virtual Ethernet and Ethernet adapter sharing).

To meet the ever-changing demands of today's business operations, nearly all of these features are dynamically reconfigurable. IBM understands that monitoring the rapid turns of the business world and simultaneously managing every aspect of the system's performance is a complicated and resource-consuming task. AIX 5L V5.3 not only provides system administrators with the flexibility of dynamic resource allocation, but it also equips them with a feature called Partition Load Manager, which automatically balances system loads based on a set of predefined parameters.



Partition Load Manager

The Partition Load Manager (PLM) software is part of the Advanced POWER Virtualization feature. It helps businesses maximize the utilization of processor and memory resources of DLPAR-capable logical partitions running AIX 5L on System p models.

The PLM is a resource manager that automatically orchestrates the movement of processor and memory resources between partitions, based on defined policies and utilization of these resources. PLM manages memory as well as dedicated and shared processor partitions using Micro-Partitioning technology to readjust the resources. PLM adds greater flexibility to the Micro-Partitioning function offered by the POWER Hypervisor.

Business policies might specify the partitions that run higher priority tasks. When there are increased needs for computing power in these partitions, PLM can take away resources from lower priority workloads and automatically redeploy them to high business value tasks. In many cases, this can significantly improve the effectiveness of business operations. Because PLM automatically monitors the load in each managed partition and tunes the processing and memory configuration without operator intervention, it also helps corporations reduce the overall cost of system administration.




IBM System i with i5/OS V5R4

The IBM System i platform and its integrated i5/OS operating system has grown into one of the most popular midmarket-system franchises available today. In excess of 400, 000 System i models have been sold in more than 100 countries. i5/OS V5R4 is the current operating system release. The history of System i and i5/OS goes back to 1988 with the announcement of the IBM AS/400 server line and its accompanying operating system, OS/400. What makes i5/OS and OS/400 unique is that they provide the most complete, secure and integrated operating system that is designed to run thousands of business applications. Enterprises can incorporate new technology and function, minimize disruption, and enjoy a simplified IT environment that saves time and money.

This value proposition unfolds to IBM clients and solution providers through many examples of nondisruptive change. Consider that IBM has improved the underlying System i hardware components many times, including the processor technology, bus architecture, I/O capabilities and supported devices, yet the business applications running under OS/400 and i5/OS have seamlessly transitioned from one release to the next. In nearly all cases, a smooth transition occurred without requiring recompilation of the applications. Yet with each hardware and operating system innovation, these applications can exploit the incremental function and new capabilities provided by IBM.

Perhaps one of the best examples of the phenomenal ability for System i and i5/OS to adapt to new technologies was demonstrated when the System i hardware evolved from 48-bit complex instruction set computer (CISC) into 64-bit reduced instruction set computer (RISC) processor technology. On most other platforms, this significant change of processor technology would have required a monumental programming, recompilation and testing effort. However, the System i platform handled this change to the newer system hardware as it had in the past, with minimal, if any, impact to users. Because of this unique architecture, thousands of System i business applications were automatically translated into 64-bit applications without any programmer intervention.


Insulating businesses and application developers from continuous improvement in the underlying System i hardware is a hallmark of i5/OS. The following sections examine i5/OS in more detail to explain how this is possible.



Overview of i5/OS architecture

Several features of the i5/OS architecture distinguish the system from other machines in the computing industry. These features include the following:

- Two-part primary operating system
- Technology-independent machine interface (TIMI)
- Object-based system
- Single-level storage
- High degree of integration
- Multiple application program models
- Open standards



Technology-independent machine interface

There are two components to the operating system software on a System i model. This important distinction is unique in the industry in its completeness of implementation. The two components are the System Licensed Internal Code (SLIC) and i5/OS.


SLIC provides the following:

- The technology-independent machine interface (TIMI)
- Process control
- Resource management
- Integrated SQL database
- Security enforcement
- Network communications
- File systems
- Storage management
- Java[™] virtual machine (JVM[™])
- Other primitives

SLIC is a hardened, high-performance layer of software at the lowest level, much like a UNIX kernel, only far more functional.

i5/OS provides higher-level functions based on these services to users and applications. i5/OS also delivers a vast range of high-level language (such as C/C++, COBOL, RPG and Fortran) runtime functions. i5/OS interacts with the client/server graphical user interface (GUI), called iSeries Navigator.

At a macro level, an LPAR that runs the traditional System i operating system, can be referred to as running i5/OS. The name i5/OS can refer to either the combination of both parts of the operating system or just the top portion.




Object-based system

i5/OS maintains all information as objects. There are hundreds of object types, including the four examples shown here (program, database table, data queue and data space). This is different from the simple byte-string, file-based manipulation used by many systems. Object-based design enables a powerful, yet manageable level of system integrity, reliability and authorization constraints.

All programs and operating system information, such as user profiles, database files, programs and printer queues, have their associated object types stored with the information. In the i5/OS architecture, the object type determines how the information contained in the object can be used (that is, by which methods the information can be accessed).


For example, it is impossible to corrupt a program object by modifying its code sequence data as if it were a file. Because the system knows the object is a program, it only allows valid program operations (for example, run or backup). Thus, with no write method, System i program objects are, by design, highly virus-resistant. Other kinds of objects include directories and simple stream data files, such as video and audio files. These stream-file objects provide familiar open, read and write operations.



Single-level storage

i5/OS applications, and the objects with which they interact, all reside in a very large virtualized, single-level storage. That is, the entire system, including the objects that most other systems distinguish as "on disk" or "in memory," are all in the single-level storage. Objects are designated as either permanent or temporary. Permanent objects exist across system initial program loads (IPLs) (also known as reboots). Temporary objects do not require such persistence. Essentially, the physical RAM on the server is a cache for this very large, single-level storage space. Storage management, a component of SLIC, ensures that objects needing to persist when the system is off are maintained in persistent storage. This is either magnetic hard disk or flash memory.

The benefit of providing a single, very large address space, in which all objects on the system reside, is that applications need not tailor their memory usage to a specific machine configuration. In fact, because of the single-level storage, i5/OS programmers do not have to tailor such things as the disk cache size or the paging space. This greatly facilitates the on demand allocation of memory among logical partitions.




Multiple application program models

The traditional programming model for i5/OS applications uses the IBM Integrated Language Environment® (ILE). The i5/OS operating system provides many programming interfaces to interact with system resources, most of which are ILE interfaces. Applications in this model benefit from the TIMI for complete protection and benefit from future hardware changes. Support is provided for C/C++, COBOL, RPG and CL.

Applications from the AIX operating system can run inside an i5/OS job, completely and seamlessly integrated into i5/OS. This option is provided through the i5/OS Portable Application Solution Environment (PASE). Because the microprocessors are the same between traditional AIX and i5/OS hardware, many AIX components can run directly "on the silicon" on a System i model. PASE provides this very easy way to run, often unmodified, AIX applications on the System i platform. Just as with AIX applications, PASE applications interact with operating system functions through a syscall interface. However, because the application code offered by the TIMI is not afforded to PASE applications. Support is provided for C/C++, Fortran and COBOL.

Support for Java applications is also built into i5/OS. Java applications utilize a JVM and Java compiler that, as mentioned, are built into the i5/OS kernel (SLIC). The objectoriented nature of Java is an ideal fit for an object-based operating system such as i5/OS. If the Java application uses a Web application server, then on i5/OS, it ideally uses WebSphere Application Server - Express, which is included with every System i model.

All three of these application program models normally coexist on i5/OS and run on the same set of system resources (network communications, user security and file systems). It is common for code in one of these program models to call into code in another. The combination of these models affords great flexibility in bringing new applications to i5/OS.



Simplify your Infrastructure with System i

The System i models, coupled with the i5/OS architecture are different than all other architecture in the computing industry. It is flexible and entirely focused on business computing. It is largely self-managed, so the enterprise can focus on running the business, not the computer. It is based on the belief that a radically better system can be designed and built. The unique architectural foundation of the System i platform with i5/OS continues to allow leadership in technological advancements well into the future.

Linux on POWER

- Linux brings:
 - Open standards
 - Flexibility
- POWER brings:
 - Availability and reliability
- Many distributions (built on the Linux 2.6 kernel) for Power Architecture
 - SUSE Linux Enterprise Server (SLES) V10
 - Red Hat Enterprise Linux Advance Server (RHEL AS) V4

Linux on POWER


Linux brings open standards, along with maximum availability and flexibility, to your business solutions. Add the proven performance and reliability of the POWER processor-based IBM Systems family of servers and applications reap the combined advantages of Linux on POWER.

Many Linux distributions run on the POWER and IBM PowerPC® architecture. IBM currently provides support for the following distributions on its POWER processor-based systems:

- SUSE[™] LINUX Enterprise Server (SLES): Version 9 is the latest release of SLES and is referred to as SLES9 in this course.
- Red Hat® Enterprise Linux Advanced Server (RHEL AS): Version 4 is the latest release of RHEL AS and is referred to as RHEL4 in this course.

The latest versions of both distributions are built on the Linux 2.6 kernel, which features many functional improvements as compared to the earlier Linux 2.4 kernel version and also enables many of the new POWER5 virtualization features described in previous charts.


Note: You can also run Windows NT and Intel-based Linux on the System i platform through the System x Solutions card.



Linux binary compatibility

Binary compatibility refers to the ability to run a binary piece of Linux code on multiple Linux distributions for a given processor family. These environments can be different versions of the same distribution or they can be distinct distributions. For example, a binary that was compiled and run on a POWER4 processor-based system running SLES9 can also run on a POWER5 system with SLES9. Similarly, a binary that was compiled and run on a POWER4 system with RHEL3 can also run on a POWER5 system with RHEL3.

From the standpoint of the hardware instruction sets, code compiled on POWER4 hardware has a very high probability of running unchanged on POWER5 and PowerPC 970(FX) hardware. However, as you can see from the flow chart shown here, it is really the supported levels of the Linux GCC (GNU Compiler Collection) compilers, libc (the C library), the middleware, Java and the Linux distributions themselves that ultimately determine binary compatibility for applications between hardware versions. For example, if an installed distribution was the same on POWER4 hardware and POWER5 hardware, an application compiled on either hardware platform is compatible.



Forward and backward Linux compatibility

Red Hat supports 32-bit and 64-bit forward and backward compatibility between RHEL3 and RHEL4. SLES8 only supports 32-bit backward compatibility when migrating from SLES8 to SLES9. This means that applications developed on SLES8 for POWER processor-based systems in 32-bit mode require only moderate regression testing to confirm compatibility when deploying on SLES9. For all 64-bit applications developed on SLES8, recompilation and regression testing are required when moving to SLES9. The table shown here summarizes the forward and backward compatibility between RHEL3 and RHEL4 and between SLES8 and SLES9.

Both 32-bit and 64-bit addressing are fully supported by the same 64-bit Linux kernel on OpenPower, System i and System p models, as well as IBM BladeCenter JS20 and JS21 servers. Moreover, you can expect no performance penalty when running 32-bit applications on 64-bit systems. POWER5 and PowerPC 970(FX) chips support the two addressing types directly. Both SLES9 and RHEL4 are based on the Linux 2.6 kernel.

(**Note:** For more information, read the article entitled "Linux on POWER: Distribution migration and binary compatibility considerations." See the Resources section of this course for a Web site listing for this white paper.)

Compilers for Linux on POWER

- IBM XL C/C++
 - -qarch and -qtune for optimization
 - -qaltivec for the VMX feature
 - Produces compilations that utilize more POWER5 advanced hardware features
- IBM XL Fortran
- GNU Compiler Collection (GCC)
 - -mcpu-power5 and -mtune=power5 for instructions specific to POWER5
 - VMX vector extensions
 - Produces more portable compilations

Compilers for Linux on POWER

The compilers shown on this chart are available for Linux on POWER:

The high performance compiler, IBM XL C/C++ Version 8.0, is available for RHEL4 and SLES9 and adds performance improvements for IBM POWER5+[™] processor-based systems. The -qarch and -qtune options optimize the environment for their respective architectures. For example, to optimize for POWER5, use these options: qarch=pwr5x, -qarch=ppc64v and -qtune=pwr5x. The -qaltivec option in the IBM XL C/C++ compiler enables the VMX feature on the PowerPC 970 and 970FX and 970MP processors in IBM BladeCenter JS20 and JS21 servers.

The GNU Compiler Collection contains compilers for different programming languages. Many improvements were made from Version 3.2 to 3.3, including POWER processorspecific optimizations to its C compiler, GCC. The -mcpu=power5 and mtune=power5 flags are now supported. They result in instructions that are specific to the POWER5 architecture. There are also VMX vector extensions for the IBM PowerPC 970 and 970FX processor that can increase the performance of vectorized code.

Because the IBM XL C/C++ compiler uses more POWER5 advanced hardware features, it provides better performance for the programs compiled with it, whereas programs compiled using GCC are more portable.

(**Note**: More information about using the XL C/C++ compiler for Linux on POWER can be found in the article "How to use IBM XL C/C++ Advanced Edition V7.0 for Linux on POWER: A guide for GCC users" and "IBM XL C/C++ Advanced Edition V8.0 for Linux exploits the capabilities of the POWER5+ processors." (See the Resources section of this course for a listing for this Web site.)

Overview of Linux on POWER hardware

- IBM System p platform
- IBM System i platform
- IBM eServer BladeCenter JS20 and JS21

Overview of Linux on POWER systems

The IBM OpenPower, IBM System p and IBM System i family of models are based on the same POWER5 architecture.

Linux is the only operating system supported on OpenPower systems. The two currently available models (OpenPower 710 and OpenPower 720) target businesses that are making a long-term commitment to Linux and those desiring leadership price and performance with enterprise-class reliability and virtualization characteristics.

System p models are intended for enterprise-class UNIX users and for those seeking the most scalable and reliable Linux and AIX servers. In addition, support for IBM i5/OS is available in some models of the System p product line.

System i models offer an on demand computing environment for IBM i5/OS, AIX 5L, Microsoft Windows and Linux solutions. These highly integrated servers reduce complexity and enhance productivity through server consolidation.

BladeCenter JS20 and JS21 are high-density footprint servers. Up to 84 2-way blades can be installed in a 42U rack, which reduces space and cooling requirements. Its modular design supports secure scalability in a rapid and cost-effective manner. Virtualization is only available on the BladeCenter JS21.

Linux adds to the POWER5 flexibility message

- Linux on POWER provides a proven, open, and powerful computing platform.
- IBM offers powerful support for Linux application developers.
- Migration from Linux on Intel to Linux on POWER brings flexibility, scalability and out-of-the-box innovation.

Linux adds to the POWER5 flexibility message


In the world of computing, demand is growing for flexibility. In the past, the pursuit of flexibility exacted many trade-offs, most notably in price and performance. However, with the advent of Linux and 64-bit processors, support for which is delivered on the POWER5 architecture, the trade-offs are quickly fading away. Now you can run almost any application, anytime, anywhere, without a price or performance hit.

IBM is committed to leveraging Linux on POWER to provide the proven, open and powerful computing platform for you to drive innovation, leap frog your competition, and create value for your company, customers and shareholders. These high-performance offerings are surprisingly affordable and provide leading-edge reliability, availability and serviceability. This is why Linux on POWER is building such momentum in the industry.

Solution providers are porting their Linux solutions to POWER hardware and businesses are adopting the POWER platform for enterprise-critical applications. Also, with the public IBM dedication to Linux and the Power Architecture, developers need not go it alone with their Linux initiatives. The IBM Linux Technology Center (LTC) is the premier organization for enterprise Linux development in the world today and is driven by a major emphasis on POWER solution enablement. This support, combined with traditional support from the Open Source community, provides an unprecedented network for developer assistance.

The field is primed for migration from Linux on Intel to Linux on POWER. The motivation to do this is driven by the need for solutions to offer maximum flexibility and scalability, coupled with out-of-the-box innovation.

If you can dream it, Linux on POWER can support it.



Reliability

Many of the reliability and availability characteristics found in the IBM Systems family are inspired by a long history of mainframe success. Innovative serviceability features, such as light path diagnostics, simplify the process of servicing installed systems.

This list of check-marked features is included across the entire product line, making IBM Systems self-managing. The industry refers to this as autonomic management. These capabilities ensure high availability. For example, PCI "retry" logic can help prevent server outages caused by parity error detections. The lack of this capability on Sun[™] servers can result in unplanned system outages.

The roadmap for tomorrow's IBM Systems platforms includes even more advanced autonomic (self-managing) systems. The next generation of POWER processors will continue to build on the error detection and correction technology embedded in its current design.

The benefit is a system that is literally designed for worry-free processing, which means you can focus on your business, without concern regarding technology failures.

IBM System p	Make no compromises, accept no limits in an on demand world		
	Feature innovative and affordable POWER servers to handle the multiple workloads of the UNIX and Linux marketplace		
IBM System i	Simplicity in an on demand world		
	Feature fully integrated solutions including IBM middleware with maximum flexibility in operating system choice		
IBM Systems PO	WER5 common platform		
flexible servers, runn simultaneously and d requirements. Exactly	dynamically adjusting to changing y what you need to simplify IT down costs and drive up productivity	Linux AIX 5L R Hypervisor	
	PO	WER5	
	IBM Systems		

Summary: common IBM Systems platform

In summary, IBM is delivering on its promise to provide state-of-the-art technology and servers. Power Architecture, together with the IBM industry-leading implementation of UNIX (AIX 5L), i5/OS and integrated systems, provides a winning combination for today's demanding enterprises. Delivering greater performance, quality and flexibility in a package that is easier to manage and support.

Resources

Visit these sites to find out more about the information provided in this course:

- eServer i5 three-in-one POWER5-based benchmark ibm.com/servers/eserver/iseries/hardware/threeinone
- Simultaneous multithreading (SMT) on System i POWER5 processors ibm.com/servers/eserver/iseries/perfmgmt/pdf/SMT.pdf
- Introducing IBM eServer i5 570 and 520 ibm.com/systems/i/
- IBM Power Architecture
 ibm.com/technology/power
- Linux on POWER: Introducing IBM eServer i5
 ibm.com/eserver/linux/power/features/iseries.html
- iSeries Innovations: POWER5
 ibm.com/eserver/iseries/about/innovations.html
- Blue Gene/L supercomputer
 ibm.com/technology/ourwork/casestudies/bluegene.shtml
- IBM Virtualization Engine
 ibm.com/servers/eserver/about/virtualization/index.html
- IBM eServer Software Information Center http://publib.boulder.ibm.com/infocenter/eserver/v1r1/en_US/index.htm?info/esm cinfo/eicacoverview.htm
- IBM eServer Hardware Information Center http://publib.boulder.ibm.com/infocenter/iseries/v1r2s/en_US/index.htm?info/icma in.htm
- IBM XL C/C++ Advanced Edition V8.0 for Linux exploits the capabilities of the POWER5+ processors ibm.com/common/ssi/fcgibin/ssialias?subtype=ca&infotype=an&appname=iSource&supplier=897&letternu m=ENUS205-325
- Linux article: Linux on POWER: Distribution migration and binary compatibility considerations ibm.com/developerworks/eserver/library/es-bincomp/
- System p Web site ibm.com/systems/p/

Trademarks and special notices

© Copyright IBM Corporation 1994-2006. All rights reserved.

References in this document to IBM products or services do not imply that IBM intends to make them available in every country.

AIX, AIX 5L, AS/400, BladeCenter, Chipkill, DB2, DB2 UDB, eServer, i5/OS, the i5/OS logo, IBM, the IBM logo, Integrated Language Environment, iSeries, Micro-Partitioning, On Demand Business, OpenPower, OS/400, Power Architecture, POWER, Power Family, POWER Hypervisor, POWER4, POWER5, POWER5+, PowerPC, pSeries, Redbooks, RS/6000, Tivoli, TotalStorage, WebSphere and xSeries are trademarks or registered trademarks of the International Business Machines Corporation in the United States and/or other countries.

Microsoft, Windows and Windows NT are registered trademarks of Microsoft Corporation.

Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both.

Intel, Intel Inside (logos), MMX and Pentium are trademarks of Intel Corporation in the United States, other countries, or both.

UNIX is a registered trademark of The Open Group in the United States and other countries.

Linux is a trademark of Linus Torvalds in the United States, other countries, or both.

All other products may be trademarks or registered trademarks of their respective companies.

This publication was produced in the United States. IBM may not offer the products, services or features discussed in this document in other countries, and the information may be subject to change without notice. Consult your local IBM business contact for information on the product or services available in your area.

All statements regarding IBM future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only. Contact your local IBM office or IBM authorized reseller for the full text of the specific Statement of Direction.