1394	١
нсі	₽EN

### **Software Considerations**

### John Nels Fuller Microsoft Corporation

John Nels Fuller -- Software Considerations





1/25/97

Agenda









## **Initialization -- part 1**

- Enumeration finds Host Controller
- Examine Version Register
- Issue softReset
- Find number of Iso Tx/Rx contexts
- Read HC's GUID
- Create Config ROM image and set Configuration ROM mapping register



## **Initialization -- part 2**

- Initialize more registers:
  - Config ROM header & Bus Options
  - ATRetries
  - LinkControl
  - IntEvent, isoXmitIntEvent, & isoRecvIntEvent (clear all)
  - IntMask, isoXmitIntMask, & isoRecvIntMask (clear all)
  - SelfID Buffer Pointer (if desired)



## **Initialization -- part 3**

- Create Asynchronous Receive context programs and set run bits
- Initialize s/w Async Tx queues
- Clear IR Channel Mask
- Set desired IntMask
- Set HCControl.linkEnable
- Tell PHY to send a bus reset





# Async Rq Tx -- part 1

- Client must provide:
  - Destination node
  - Destination offset
  - Data length
  - Request type (read, write, lock)
  - Data (for write or lock)
  - Buffer (for read or lock)



## Async Rq Tx -- part 2

 Driver must assign a tLabel for request

 Driver builds a Z-block to describe request
OUTPUT\_MORE\_IMMEDIATE

Header data -- Write block request

OUTPUT\_MORE start\_of\_buffer

OUTPUT\_LAST end\_of\_buffer, branch address & Z=0

1/25/97

BlockAddr,

Z=4



### Async Rq Tx -- part 3

#### Append Z-block to h/w Tx queue:



14



## 1394 Node Offset Map

CSR area, Writes give ACK\_PENDING Upper address space, Writes give ACK\_PENDING (use for protocols that don't tolerate lost packets)

Middle address space, Writes give ACK\_COMPLETE but errors may cause packets to be lost (use for protocols like TCP/IP that tolerate lost packets).

Low address space, Writes may give either ACK\_COMPLETE or ACK\_PENDING depending on FIFO/error conditions (use for direct memory accesses)

1/25/97





## **Async Receive Queuing**

- Append buffers to receive queue in same manner as for Async Tx
- Separate queues for Requests and Responses



## **Async Receive Filtering**

- Two stage filtering:
  - AsyncRequestFilter specifies which nodes are allowed to make requests
  - PhysicalRequestFilter specifies which of these nodes may directly access memory (when addressing low address space)
- Responses are not filtered



### Async Tx/Rx restriction

 Before transmitting an Async request software must ensure that space is allocated in Async Receive Response queue to receive the response



### **Isochronous Operation**



### **How Many Contexts?**

#### Do during initialization:

