

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
2				*****
3	*			
4	4 *Testcase IEEE CONVERT TO LOGICAL 64			
5	5 * Test case capability includes ieee exceptions trappable and			
6	6 * otherwise. Test results, FPCR flags, DXC, and condition codes are			
7	7 * saved for all tests.			
8	*			
9	*			
10	*			*****
11	*			** IMPORTANT! **
12	*			*****
13	*			
14	14 * This test uses the Hercules Diagnose X'008' interface			
15	15 * to display messages and thus your .tst runtest script			
16	16 * MUST contain a "DIAG8CMD ENABLE" statement within it!			
17	*			
18	*			
19	19 *****			
21	21 *****			
22	22 *			
23	23 * bfp-005-cvttolog64.asm			
24	*			
25	25 * This assembly-language source file is part of the			
26	26 * Hercules Binary Floating Point Validation Package			
27	27 * by Stephen R. Orso			
28	*			
29	29 * Copyright 2016 by Stephen R Orso.			
30	30 * Runttest *Compare dependency removed by Fish on 2022-08-16			
31	31 * PADCSECT macro/usage removed by Fish on 2022-08-16			
32	*			
33	33 * Redistribution and use in source and binary forms, with or without			
34	34 * modification, are permitted provided that the following conditions			
35	35 * are met:			
36	*			
37	37 * 1. Redistributions of source code must retain the above copyright			
38	38 * notice, this list of conditions and the following disclaimer.			
39	*			
40	40 * 2. Redistributions in binary form must reproduce the above copyright			
41	41 * notice, this list of conditions and the following disclaimer in			
42	42 * the documentation and/or other materials provided with the			
43	43 * distribution.			
44	*			
45	45 * 3. The name of the author may not be used to endorse or promote			
46	46 * products derived from this software without specific prior written			
47	47 * permission.			
48	*			
49	49 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER "AS IS"			
50	50 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,			
51	51 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A			
52	52 * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT			
53	53 * HOLDER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,			
54	54 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,			
55	55 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR			
56	56 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				57 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 58 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 59 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 60 * 61 *****
				63 ***** 64 * 65 * Tests the following three conversion instructions 66 * CONVERT TO LOGICAL (short BFP to uint-64, RRF-e) 67 * CONVERT TO LOGICAL (long BFP to uint-64, RRF-e) 68 * CONVERT TO LOGICAL (extended BFP to uint-64, RRF-e) 69 * 70 * Test data is compiled into this program. The test script that runs 71 * this program can provide alternative test data through Hercules R 72 * commands. 73 * 74 * Test Case Order 75 * 1) Short BFP to uint-64 76 * 2) Short BFP to uint-64 with all rounding modes 77 * 3) Long BFP uint-64 78 * 3) Long BFP uint-64 with all rounding modes 79 * 4) Extended BFP to uint-64 80 * 4) Extended BFP to uint-64 with all rounding modes 81 * 82 * Provided test data is: 83 * 1, 2, 4, -2, QNaN, SNaN, max uint-64 + 1 84 * The last value will trigger inexact exceptions when converted 85 * to uint-64. 86 * The same values are provided in each of the three input formats 87 * except for the last input. This is rounded up to the nearest 88 * value that can be represented in the input format. Extended 89 * BFP is the only format with an exact representation. 90 * Extended BFP: 403F0000000000000000000000000000 => 91 * 18 446 744 073 709 551 616 (exact) 92 * Long BFP 43F0000000000001 => 93 * 18 446 744 073 709 555 712 94 * Short BFP: 5F800001 => 18 446 746 272 732 807 168 95 * Provided test data for rounding tests: 96 * -1.5, -0.5, +0.5, +1.5, +2.5, +5.5, +9.5, max uint-64 97 * This data is taken from Table 9-11 on page 9-16 of SA22-7832-10. 98 * While the table illustrates LOAD FP INTEGER, the same results 99 * should be generated when creating a uint-32 or uint-64 integer 100 * from a floating point value. The last value, max uint-64, 101 * is rounded down (truncated) to the input format. Extended is 102 * the only format with an exact representation. 103 * Extended BFP: 403EFFFFFFFFFFFFF000000000000 => 104 * 18 446 744 073 709 551 615.5 (exact) 105 * Long BFP 43EFFFFFFFFFFF => 106 * 18 446 744 073 709 549 568 107 * Short BFP: 5F7FFFFF => 18 446 742 974 197 923 840 108 * These values are used so that rounding mode determines whether 109 * the result fits in a uint-64. 110 * 111 * Also tests the following floating point support instructions

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				112 * LOAD (Short)
				113 * LOAD (Long)
				114 * LOAD FPC
				115 * SET BFP ROUNDING MODE 2-bit
				116 * SET BFP ROUNDING MODE 3-bit
				117 * STORE (Short)
				118 * STORE (Long)
				119 * STORE FPC
				120 *
				121 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				123 *
				124 * Note: for compatibility with the z/CMS test rig, do not change
				125 * or use R11, R14, or R15. Everything else is fair game.
				126 *
		00000000 00000000	0000968B	127 BFPCVTLL START 0
		00000000 00000001	128 R0	EQU 0 Work register for cc extraction
		00000001 00000001	129 R1	EQU 1
		00000002 00000001	130 R2	EQU 2 Holds count of test input values
		00000003 00000001	131 R3	EQU 3 Points to next test input value(s)
		00000004 00000001	132 R4	EQU 4 Rounding tests inner loop control
		00000005 00000001	133 R5	EQU 5 Rounding tests outer loop control
		00000006 00000001	134 R6	EQU 6 Rounding tests top of inner loop
		00000007 00000001	135 R7	EQU 7 Pointer to next result value(s)
		00000008 00000001	136 R8	EQU 8 Pointer to next FPCR result
		00000009 00000001	137 R9	EQU 9 Rounding tests top of outer loop
		0000000A 00000001	138 R10	EQU 10 Pointer to test address list
		0000000B 00000001	139 R11	EQU 11 **Reserved for z/CMS test rig
		0000000C 00000001	140 R12	EQU 12 Holds number of test cases in set
		0000000D 00000001	141 R13	EQU 13 Mainline return address
		0000000E 00000001	142 R14	EQU 14 **Return address for z/CMS test rig
		0000000F 00000001	143 R15	EQU 15 **Base register on z/CMS or Hyperion
			144 *	
			145 * Floating Point Register equates to keep the cross reference clean	
			146 *	
		00000000 00000001	147 FPR0	EQU 0
		00000001 00000001	148 FPR1	EQU 1
		00000002 00000001	149 FPR2	EQU 2
		00000003 00000001	150 FPR3	EQU 3
		00000004 00000001	151 FPR4	EQU 4
		00000005 00000001	152 FPR5	EQU 5
		00000006 00000001	153 FPR6	EQU 6
		00000007 00000001	154 FPR7	EQU 7
		00000008 00000001	155 FPR8	EQU 8
		00000009 00000001	156 FPR9	EQU 9
		0000000A 00000001	157 FPR10	EQU 10
		0000000B 00000001	158 FPR11	EQU 11
		0000000C 00000001	159 FPR12	EQU 12
		0000000D 00000001	160 FPR13	EQU 13
		0000000E 00000001	161 FPR14	EQU 14
		0000000F 00000001	162 FPR15	EQU 15
			163 *	
00000000	00000000		164	USING *,R15
00000000	000092C0		165	USING HELPERS,R12
			166 *	
			167 * Above works on real iron (R15=0 after sysclear)	
			168 * and in z/CMS (R15 points to start of load module)	
			169 *	
			171 *****	
			172 *	
			173 * Low core definitions, Restart PSW, and Program Check Routine.	
			174 *	
			175 *****	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00000000		00000000	0000008E	177	ORG	BFPCVTTL+X'8E'
0000008E 0000				178 PCINTCD	DS	H
				179 *		
		00000150	00000000	180 PCOLDPSW	EQU	BFPCVTTL+X'150'
				181 *		
00000090		00000090	000001A0	182	ORG	BFPCVTTL+X'1A0'
000001A0 00000001 80000000				183 DC		X'0000000180000000',AD(START)
				184 *		
000001B0		000001B0	000001D0	185	ORG	BFPCVTTL+X'1D0'
000001D0 00000000 00000000				186 DC		X'0000000000000000',AD(PROGCHK)
				187 *		
				188 *		Program check routine. If Data Exception, continue execution at
				189 *		the instruction following the program check. Otherwise, hard wait.
				190 *		No need to collect data. All interesting DXC stuff is captured
				191 *		in the FPCR.
				192 *		
000001E0		000001E0	00000200	193	ORG	BFPCVTTL+X'200'
00000200				194 PROGCHK	DS	0H
00000200 9507 F08F		0000008F		195 CLI		PCINTCD+1,X'07'
00000204 A774 0004		0000020C		196 JNE	PCNOTDTA	Data Exception? ..no, hardwait (not sure if R15 is ok)
00000208 B2B2 F150		00000150		197 LPSWE	PCOLDPSW	..yes, resume program execution
0000020C 900F F23C		0000023C	199 PCNOTDTA	STM	R0,R15,SAVEREGS	Save registers
00000210 58C0 F27C		0000027C	200 L		R12,AHELPERS	Get address of helper subroutines
00000214 4DD0 C000		000092C0	201 BAS		R13,PGMCK	Report this unexpected program check
00000218 980F F23C		0000023C	202 LM		R0,R15,SAVEREGS	Restore registers
0000021C 12EE			204 LTR		R14,R14	Return address provided?
0000021E 077E			205 BNZR		R14	Yes, return to z/CMS test rig.
00000220 B2B2 F228		00000228	206 LPSWE	PROGPSW		Not data exception, enter disabled wait
00000228 00020000 00000000			207 PROGPSW	DC	0D'0',X'0002000000000000',XL6'00',X'DEAD'	Abnormal end
00000238 B2B2 F2E0		000002E0	208 FAIL	LPSWE	FAILPSW	Not data exception, enter disabled wait
0000023C 00000000 00000000			209 SAVEREGS	DC	16F'0'	Registers save area
0000027C 000092C0			210 AHELPERS	DC	A(HELPERS)	Address of helper subroutines

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				212 **** 213 * 214 * Main program. Enable Advanced Floating Point, process test cases. 215 * 216 ****	
00000280	B600 F2F0	000002F0	218 START	STCTL R0,R0,CTRL0	Store CR0 to enable AFP
00000284	9604 F2F1	000002F1	219 OI	CTRL0+1,X'04'	Turn on AFP bit
00000288	B700 F2F0	000002F0	220 LCTL	R0,R0,CTRL0	Reload updated CR0
			221 *		
			222 * Short BFP Input testing 223 *		
0000028C	41A0 F2FC	000002FC	224 LA	R10,SHORTS	Point to short BFP test inputs
00000290	4DD0 F35C	0000035C	225 BAS	R13,CLGEBR	Convert values to uint-64 from short BFP
00000294	41A0 F32C	0000032C	226 LA	R10,RMSHORTS	Point to inputs for rounding mode tests
00000298	4DD0 F3C0	000003C0	227 BAS	R13,CLGEBRA	Convert using all rounding mode options
			228 *		
			229 * Short BFP Input testing 230 *		
0000029C	41A0 F30C	0000030C	231 LA	R10,LONGS	Point to long BFP test inputs
000002A0	4DD0 F51E	0000051E	232 BAS	R13,CLGDBR	Convert values to uint-64 from long BFP
000002A4	41A0 F33C	0000033C	233 LA	R10,RMLONGS	Point to inputs for rounding mode tests
000002A8	4DD0 F582	00000582	234 BAS	R13,CLGDBRA	Convert using all rounding mode options
			235 *		
			236 * Short BFP Input testing 237 *		
000002AC	41A0 F31C	0000031C	238 LA	R10,EXTDS	Point to extended BFP test inputs
000002B0	4DD0 F6E0	000006E0	239 BAS	R13,CLGXBR	Convert values to uint-64 from extended
000002B4	41A0 F34C	0000034C	240 LA	R10,RMEXTDS	Point to inputs for rounding mode tests
000002B8	4DD0 F748	00000748	241 BAS	R13,CLGXBXRA	Convert using all rounding mode options
			242 *		
			243 **** 244 * Verify test results... 245 ****		
			246 *		
000002BC	58C0 F27C	0000027C	247 L	R12,AHELPERS	Get address of helper subroutines
000002C0	4DD0 C0A0	00009360	248 BAS	R13,VERISUB	Go verify results
000002C4	12EE		249 LTR	R14,R14	Was return address provided?
000002C6	077E		250 BNZR	R14	Yes, return to z/CMS test rig.
000002C8	B2B2 F2D0	000002D0	251 LPSWE	GOODPSW	Load SUCCESS PSW

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000002D0				253 DS 0D	Ensure correct alignment for PSW	
000002D0	00020000 00000000			254 GOODPSW DC X'0002000000000000'	,AD(0) Normal end - disabled wait	
000002E0	00020000 00000000			255 FAILPSW DC X'0002000000000000'	,XL6'00',X'0BAD' Abnormal end	
				256 *		
000002F0	00000000			257 CTLR0 DS F		
000002F4	00000000			258 FPCREGNT DC X'00000000'	FPCR, trap all IEEE exceptions, zero flags	
000002F8	F8000000			259 FPCREGTR DC X'F8000000'	FPCR, trap no IEEE exceptions, zero flags	
				260 *		
				261 * Input values parameter list, four fullwords:		
				262 * 1) Count,		
				263 * 2) Address of inputs,		
				264 * 3) Address to place results, and		
				265 * 4) Address to place DXC/Flags/cc values.		
				266 *		
000002FC				267 SHORTS DS 0F	Inputs for short BFP testing	
000002FC	00000009			268 DC A(SBFPCT/4)		
00000300	000008AC			269 DC A(SBFPIN)		
00000304	00001000			270 DC A(SINTOUT)		
00000308	00001200			271 DC A(SINTFLGS)		
				272 *		
0000030C				273 LONGS DS 0F	Inputs for long BFP testing	
0000030C	00000009			274 DC A(LBFPCT/8)		
00000310	000008F8			275 DC A(LBFPIN)		
00000314	00002000			276 DC A(LINTOUT)		
00000318	00002200			277 DC A(LINTFLGS)		
				278 *		
0000031C				279 EXTDS DS 0F	Inputs for Extended BFP testing	
0000031C	0000000A			280 DC A(XBFPCT/16)		
00000320	00000988			281 DC A(XBFPIN)		
00000324	00003000			282 DC A(XINTOUT)		
00000328	00003200			283 DC A(XINTFLGS)		
				284 *		
0000032C				285 RMSHORTS DS 0F	Inputs for short BFP rounding testing	
0000032C	0000000A			286 DC A(SBFPROMCT/4)		
00000330	000008D0			287 DC A(SBFPINRM)		
00000334	00001300			288 DC A(SINTRMO)		
00000338	00001800			289 DC A(SINTRM0F)		
				290 *		
0000033C				291 RMLONGS DS 0F	Inputs for long BFP rounding testing	
0000033C	00000009			292 DC A(LBFPROMCT/8)		
00000340	00000940			293 DC A(LBFPINRM)		
00000344	00002300			294 DC A(LINTRMO)		
00000348	00002800			295 DC A(LINTRM0F)		
				296 *		
0000034C				297 RMEXTDS DS 0F	Inputs for extd BFP rounding testing	
0000034C	0000000A			298 DC A(XBFPROMCT/16)		
00000350	00000A28			299 DC A(XBFPINRM)		
00000354	00003300			300 DC A(XINTRMO)		
00000358	00003800			301 DC A(XINTRM0F)		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				303 ****		
				304 *		
				305 * Convert short BFP to uint-64 format. A pair of results is generated		
				306 * for each input: one with all exceptions non-trappable, and the second		
				307 * with all exceptions trappable. The FPCR and condition code is		
				308 * stored for each result. Rounding mode RNTE, round to nearest, ties		
				309 * to even is used for each of these tests		
				310 *		
				311 ****		
0000035C	9823 A000	00000000	313	CLGEBR LM R2,R3,0(R10)	Get count and address of test input values	
00000360	9878 A008	00000008	314	LM R7,R8,8(R10)	Get address of result area and flag area.	
00000364	1222		315	LTR R2,R2	Any test cases?	
00000366	078D		316	BZR R13	..No, return to caller	
00000368	0DC0		317	BASR R12,0	Set top of loop	
			318 *			
0000036A	7800 3000	00000000	319	LE FPR0,0(,R3)	Get short BFP test value	
0000036E	B29D F2F4	000002F4	320	LFPC FPCREGNT	Set exceptions non-trappable	
00000372	B3AC 0010		321	CLGEBR R1,0,FPR0,0	Cvt float in FPR0 to uint-64 in GPR1	
00000376	E310 7000 0024	00000000	322	STG R1,0(,R7)	Store uint-64 result	
0000037C	B29C 8000	00000000	323	STFPC 0*4(R8)	Store resulting FPC flags and DXC	
00000380	B222 0010		324	IPM R1	Get condition code and program mask	
00000384	8810 001C	0000001C	325	SRL R1,28	Isolate CC in low order byte	
00000388	4210 8003	00000003	326	STC R1,(0*4)+3(,R8)	Save CC as low byte of FPCR	
			327 *			
0000038C	B29D F2F8	000002F8	328	LFPC FPCREGTR	Set exceptions trappable	
00000390	B982 0011		329	XGR R1,R1	Clear any residual result in R1	
00000394	0410		330	SPM R1	Clear out any residual nz condition code	
00000396	B3AC 0010		331	CLGEBR R1,0,FPR0,0	Cvt float in FPR0 to uint-64 in GPR1	
0000039A	E310 7008 0024	00000008	332	STG R1,8(,R7)	Store short BFP result	
000003A0	B29C 8004	00000004	333	STFPC 4(R8)	Store resulting FPC flags and DXC	
000003A4	B222 0010		334	IPM R1	Get condition code and program mask	
000003A8	8810 001C	0000001C	335	SRL R1,28	Isolate CC in low order byte	
000003AC	4210 8007	00000007	336	STC R1,(1*4)+3(,R8)	Save CC as low byte of FPCR	
			337 *			
000003B0	4130 3004	00000004	338	LA R3,4(,R3)	Point to next input value	
000003B4	4170 7010	00000010	339	LA R7,2*8(,R7)	Point to next uint-64 converted value pair	
000003B8	4180 8008	00000008	340	LA R8,2*4(,R8)	Point to next FPCR/CC result pair	
000003BC	062C		341	BCTR R2,R12	Convert next input value.	
000003BE	07FD		342	BR R13	All converted; return.	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				344 ****			
				345 *			
				346 * Convert short BFP to integers using each possible rounding mode.			
				347 * Ten test results are generated for each input. A 48-byte test result			
				348 * section is used to keep results sets aligned on a quad-double word.			
				349 *			
				350 * The first four tests use rounding modes specified in the FPCR with			
				351 * the IEEE Inexact exception suppressed. SRNM (2-bit) is used for			
				352 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for			
				353 * the last two To get full coverage of that instruction pair.			
				354 *			
				355 * The next six results use instruction-specified rounding modes.			
				356 *			
				357 * The default rounding mode (0 for RNTE) is not tested in this			
				358 * section; prior tests used the default rounding mode. RNTE is tested			
				359 * explicitly as a rounding mode in this section.			
				360 *			
				361 ****			
000003C0	9823 A000		00000000	363 CLGEBRA LM R2,R3,0(R10)	Get count and address of test input values		
000003C4	9878 A008		00000008	364 LM R7,R8,8(R10)	Get address of result area and flag area.		
000003C8	1222			365 LTR R2,R2	Any test cases?		
000003CA	078D			366 BZR R13	..No, return to caller		
000003CC	0DC0			367 BASR R12,0	Set top of loop		
000003CE	7800 3000		00000000	369 LE FPR0,0(,R3)	Get short BFP test value		
				370 *			
				371 * Test cases using rounding mode specified in the FPCR			
				372 *			
000003D2	B29D F2F4		000002F4	373 LFPC FPCREGNT	Set exceptions non-trappable, clear flags		
000003D6	B299 0001		00000001	374 SRNM 1	SET FPC to RZ, towards zero.		
000003DA	B3AC 0410			375 CLGEBR R1,0,FPR0,B'0100'	FPCR ctrl'd rounding, inexact masked		
000003DE	E310 7000 0024		00000000	376 STG R1,0*8(,R7)	Store uint-64 result		
000003E4	B29C 8000		00000000	377 STFPC 0*4(R8)	Store resulting FPC flags and DXC		
000003E8	B222 0010			378 IPM R1	Get condition code and program mask		
000003EC	8810 001C		0000001C	379 SRL R1,28	Isolate CC in low order byte		
000003F0	4210 8003		00000003	380 STC R1,(0*4)+3(,R8)	Save CC as low byte of FPCR		
				381 *			
000003F4	B29D F2F4		000002F4	382 LFPC FPCREGNT	Set exceptions non-trappable, clear flags		
000003F8	B299 0002		00000002	383 SRNM 2	SET FPC to RP, to +infinity		
000003FC	B3AC 0410			384 CLGEBR R1,0,FPR0,B'0100'	FPCR ctrl'd rounding, inexact masked		
00000400	E310 7008 0024		00000008	385 STG R1,1*8(,R7)	Store uint-64 result		
00000406	B29C 8004		00000004	386 STFPC 1*4(R8)	Store resulting FPC flags and DXC		
0000040A	B222 0010			387 IPM R1	Get condition code and program mask		
0000040E	8810 001C		0000001C	388 SRL R1,28	Isolate CC in low order byte		
00000412	4210 8007		00000007	389 STC R1,(1*4)+3(,R8)	Save CC as low byte of FPCR		
				390 *			
00000416	B29D F2F4		000002F4	391 LFPC FPCREGNT	Set exceptions non-trappable, clear flags		
0000041A	B2B8 0003		00000003	392 SRNMB 3	SET FPC to RM, to -infinity		
0000041E	B3AC 0410			393 CLGEBR R1,0,FPR0,B'0100'	FPCR ctrl'd rounding, inexact masked		
00000422	E310 7010 0024		00000010	394 STG R1,2*8(,R7)	Store uint-64 result		
00000428	B29C 8008		00000008	395 STFPC 2*4(R8)	Store resulting FPC flags and DXC		
0000042C	B222 0010			396 IPM R1	Get condition code and program mask		
00000430	8810 001C		0000001C	397 SRL R1,28	Isolate CC in low order byte		
00000434	4210 800B		0000000B	398 STC R1,(2*4)+3(,R8)	Save CC as low byte of FPCR		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00000502	B222 0010		455	IPM R1		Get condition code and program mask	
00000506	8810 001C	0000001C	456	SRL R1,28		Isolate CC in low order byte	
0000050A	4210 8027	00000027	457	STC R1,(9*4)+3(,R8)		Save CC as low byte of FPCR	
			458 *				
0000050E	4130 3004	00000004	459	LA R3,4(,R3)		Point to next input value	
00000512	4170 7050	00000050	460	LA R7,10*8(,R7)		Point to next uint-64 result set	
00000516	4180 8030	00000030	461	LA R8,12*4(,R8)		Point to next FPCR/CC result set	
0000051A	062C		462	BCTR R2,R12		Convert next input value.	
0000051C	07FD		463	BR R13		All converted; return.	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				465 ****		
				466 *		
				467 * Convert long BFP inputs to uint-64. A pair of results is generated		
				468 * for each input: one with all exceptions non-trappable, and the second		
				469 * with all exceptions trappable. The FPCR and condition code is		
				470 * stored for each result.		
				471 *		
				472 ****		
0000051E	9823 A000	00000000	474	CLGDBR LM R2,R3,0(R10)	Get count and address of test input values	
00000522	9878 A008	00000008	475	LM R7,R8,8(R10)	Get address of result area and flag area.	
00000526	1222		476	LTR R2,R2	Any test cases?	
00000528	078D		477	BZR R13	..No, return to caller	
0000052A	0DC0		478	BASR R12,0	Set top of loop	
			479 *			
0000052C	6800 3000	00000000	480	LD FPR0,0(,R3)	Get long BFP test value	
00000530	B29D F2F4	000002F4	481	LFPC FPCREGNT	Set exceptions non-trappable	
00000534	B3AD 0010		482	CLGDBR R1,0,FPR0,0	Cvt float in FPR0 to uint-64 in GPR1	
00000538	E310 7000 0024	00000000	483	STG R1,0(,R7)	Store long BFP result	
0000053E	B29C 8000	00000000	484	STFPC 0*4(R8)	Store resulting FPC flags and DXC	
00000542	B222 0010		485	IPM R1	Get condition code and program mask	
00000546	8810 001C	0000001C	486	SRL R1,28	Isolate CC in low order byte	
0000054A	4210 8003	00000003	487	STC R1,(0*4)+3(,R8)	Save CC as low byte of FPCR	
			488 *			
0000054E	B29D F2F8	000002F8	489	LFPC FPCREGTR	Set exceptions trappable	
00000552	B982 0011		490	XGR R1,R1	Clear any residual result in R1	
00000556	0410		491	SPM R1	Clear out any residual nz condition code	
00000558	B3AD 0010		492	CLGDBR R1,0,FPR0,0	Cvt float in FPR0 to uint-64 in GPR1	
0000055C	E310 7008 0024	00000008	493	STG R1,8(,R7)	Store uint-64 result	
00000562	B29C 8004	00000004	494	STFPC 1*4(R8)	Store resulting FPC flags and DXC	
00000566	B222 0010		495	IPM R1	Get condition code and program mask	
0000056A	8810 001C	0000001C	496	SRL R1,28	Isolate CC in low order byte	
0000056E	4210 8007	00000007	497	STC R1,(1*4)+3(,R8)	Save CC as low byte of FPCR	
			498 *			
00000572	4130 3008	00000008	499	LA R3,8(,R3)	Point to next input value	
00000576	4170 7010	00000010	500	LA R7,16(,R7)	Point to next uint-64 result pair	
0000057A	4180 8008	00000008	501	LA R8,8(,R8)	Point to next FPCR/CC result pair	
0000057E	062C		502	BCTR R2,R12	Convert next input value.	
00000580	07FD		503	BR R13	All converted; return.	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				505 **** 506 * 507 * Convert long BFP to integers using each possible rounding mode. 508 * Ten test results are generated for each input. A 48-byte test result 509 * section is used to keep results sets aligned on a quad-double word. 510 * 511 * The first four tests use rounding modes specified in the FPCR with 512 * the IEEE Inexact exception suppressed. SRNM (2-bit) is used for 513 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for 514 * the last two To get full coverage of that instruction pair. 515 * 516 * The next six results use instruction-specified rounding modes. 517 * 518 * The default rounding mode (0 for RNTE) is not tested in this section; 519 * prior tests used the default rounding mode. RNTE is tested 520 * explicitly as a rounding mode in this section. 521 * 522 ****
00000582	9823 A000	00000000	524 CLGDBRA	LM R2,R3,0(R10) Get count and address of test input values
00000586	9878 A008	00000008	525 LM	R7,R8,8(R10) Get address of result area and flag area.
0000058A	1222		526 LTR	R2,R2 Any test cases?
0000058C	078D		527 BZR	R13 ..No, return to caller
0000058E	0DC0		528 BASR	R12,0 Set top of loop
00000590	6800 3000	00000000	530 LD	FPR0,0(,R3) Get long BFP test value
			531 *	532 * Test cases using rounding mode specified in the FPCR
00000594	B29D F2F4	000002F4	534 LFPC	FPCREGNT Set exceptions non-trappable, clear flags
00000598	B299 0001	00000001	535 SRNM	1 SET FPC to RZ, towards zero.
0000059C	B3AD 0410		536 CLGDBR	R1,0,FPR0,B'0100' FPCR ctrl'd rounding, inexact masked
000005A0	E310 7000 0024	00000000	537 STG	R1,0*8(,R7) Store uint-64 result
000005A6	B29C 8000	00000000	538 STFPC	0(R8) Store resulting FPC flags and DXC
000005AA	B222 0010		539 IPM	R1 Get condition code and program mask
000005AE	8810 001C	0000001C	540 SRL	R1,28 Isolate CC in low order byte
000005B2	4210 8003	00000003	541 STC	R1,3(,R8) Save CC as low byte of FPCR
			542 *	
000005B6	B29D F2F4	000002F4	543 LFPC	FPCREGNT Set exceptions non-trappable, clear flags
000005BA	B299 0002	00000002	544 SRNM	2 SET FPC to RP, to +infinity
000005BE	B3AD 0410		545 CLGDBR	R1,0,FPR0,B'0100' FPCR ctrl'd rounding, inexact masked
000005C2	E310 7008 0024	00000008	546 STG	R1,1*8(,R7) Store uint-64 result
000005C8	B29C 8004	00000004	547 STFPC	1*4(R8) Store resulting FPC flags and DXC
000005CC	B222 0010		548 IPM	R1 Get condition code and program mask
000005D0	8810 001C	0000001C	549 SRL	R1,28 Isolate CC in low order byte
000005D4	4210 8007	00000007	550 STC	R1,(1*4)+3(,R8) Save CC as low byte of FPCR
			551 *	
000005D8	B29D F2F4	000002F4	552 LFPC	FPCREGNT Set exceptions non-trappable, clear flags
000005DC	B2B8 0003	00000003	553 SRNMB	3 SET FPC to RM, to -infinity
000005E0	B3AD 0410		554 CLGDBR	R1,0,FPR0,B'0100' FPCR ctrl'd rounding, inexact masked
000005E4	E310 7010 0024	00000010	555 STG	R1,2*8(,R7) Store uint-64 result
000005EA	B29C 8008	00000008	556 STFPC	2*4(R8) Store resulting FPC flags and DXC
000005EE	B222 0010		557 IPM	R1 Get condition code and program mask
000005F2	8810 001C	0000001C	558 SRL	R1,28 Isolate CC in low order byte
000005F6	4210 800B	0000000B	559 STC	R1,(2*4)+3(,R8) Save CC as low byte of FPCR

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000006C4	B222 0010		616	IPM R1	Get condition code and program mask		
000006C8	8810 001C	0000001C	617	SRL R1,28	Isolate CC in low order byte		
000006CC	4210 8027	00000027	618	STC R1,(9*4)+3(,R8)	Save CC as low byte of FPCR		
			619 *				
000006D0	4130 3008	00000008	620	LA R3,8(,R3)	Point to next input value		
000006D4	4170 7050	00000050	621	LA R7,10*8(,R7)	Point to next uint-64 result set		
000006D8	4180 8030	00000030	622	LA R8,12*4(,R8)	Point to next FPCR/CC result set		
000006DC	062C		623	BCTR R2,R12	Convert next input value.		
000006DE	07FD		624	BR R13	All converted; return.		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				626 ****	*****
				627 *	
				628 * Convert extended BFP to uint-64. A pair of results is generated	
				629 * for each input: one with all exceptions non-trappable, and the	
				630 * second with all exceptions trappable. The FPCR and condition code	
				631 * are stored for each result.	
				632 *	
				633 ****	*****
000006E0	9823 A000	00000000	635 CLGXBR	LM R2,R3,0(R10)	Get count and address of test input values
000006E4	9878 A008	00000008	636	LM R7,R8,8(R10)	Get address of result area and flag area.
000006E8	1222		637	LTR R2,R2	Any test cases?
000006EA	078D		638	BZR R13	..No, return to caller
000006EC	0DC0		639	BASR R12,0	Set top of loop
			640 *		
000006EE	6800 3000	00000000	641	LD FPR0,0(,R3)	Get extended BFP test value part 1
000006F2	6820 3008	00000008	642	LD R2,8(,R3)	Get extended BFP test value part 1
000006F6	B29D F2F4	000002F4	643	LFPC FPCREGNT	Set exceptions non-trappable
000006FA	B3AE 0010		644	CLGXBR R1,0,FPR0,0	Cvt float in FPR0-FPR2 to uint-64 in GPR1
000006FE	E310 7000 0024	00000000	645	STG R1,0(,R7)	Store uint-64 result
00000704	B29C 8000	00000000	646	STFPC (0*4)(R8)	Store resulting FPC flags and DXC
00000708	B222 0010		647	IPM R1	Get condition code and program mask
0000070C	8810 001C	0000001C	648	SRL R1,28	Isolate CC in low order byte
00000710	4210 8003	00000003	649	STC R1,(0*4)+3(,R8)	Save CC as low byte of FPCR
			650 *		
00000714	B29D F2F8	000002F8	651	LFPC FPCREGTR	Set exceptions trappable
00000718	B982 0011		652	XGR R1,R1	Clear any residual result in R1
0000071C	0410		653	SPM R1	Clear out any residual nz condition code
0000071E	B3AE 0010		654	CLGXBR R1,0,FPR0,0	Cvt float in FPR0-FPR2 to uint-64 in GPR1
00000722	E310 7008 0024	00000008	655	STG R1,8(,R7)	Store uint-64 result
00000728	B29C 8004	00000004	656	STFPC (1*4)(R8)	Store resulting FPC flags and DXC
0000072C	B222 0010		657	IPM R1	Get condition code and program mask
00000730	8810 001C	0000001C	658	SRL R1,28	Isolate CC in low order byte
00000734	4210 8007	00000007	659	STC R1,(1*4)+3(,R8)	Save CC as low byte of FPCR
			660 *		
00000738	4130 3010	00000010	661	LA R3,16(,R3)	Point to next extended BFP input value
0000073C	4170 7010	00000010	662	LA R7,16(,R7)	Point to next uint-64 result pair
00000740	4180 8008	00000008	663	LA R8,8(,R8)	Point to next FPCR/CC result pair
00000744	062C		664	BCTR R2,R12	Convert next input value.
00000746	07FD		665	BR R13	All converted; return.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				667 **** 668 *
				669 * Convert extended BFP to integers using each possible rounding mode. 670 * Ten test results are generated for each input. A 48-byte test result 671 * section is used to keep results sets aligned on a quad-double word.
				672 * 673 * The first four tests use rounding modes specified in the FPCR with 674 * the IEEE Inexact exception suppressed. SRNM (2-bit) is used for 675 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for 676 * the last two To get full coverage of that instruction pair. 677 * 678 * The next six results use instruction-specified rounding modes. 679 * 680 * The default rounding mode (0 for RNTE) is not tested in this section; 681 * prior tests used the default rounding mode. RNTE is tested 682 * explicitly as a rounding mode in this section. 683 * 684 ****
00000748	9823 A000	00000000	686 CLGXBR ALM R2,R3,0(R10)	Get count and address of test input values
0000074C	9878 A008	00000008	687 LM R7,R8,8(R10)	Get address of result area and flag area.
00000750	1222		688 LTR R2,R2	Any test cases?
00000752	078D		689 BZR R13	..No, return to caller
00000754	0DC0		690 BASR R12,0	Set top of loop
691 *				
00000756	6800 3000	00000000	692 LD R0,0(,R3)	Get extended BFP test value part 1
0000075A	6820 3008	00000008	693 LD R2,8(,R3)	Get extended BFP test value part 2
694 *				
			695 * Test cases using rounding mode specified in the FPCR	
696 *				
0000075E	B29D F2F4	000002F4	697 LFPC FPCREGNT	Set exceptions non-trappable, clear flags
00000762	B299 0001	00000001	698 SRNM 1	SET FPC to RZ, towards zero.
00000766	B3AE 0410		699 CLGXBR R1,0,R0,B'0100'	FPCR ctrl'd rounding, inexact masked
0000076A	E310 7000 0024	00000000	700 STG R1,0*8(,R7)	Store uint-64 result
00000770	B29C 8000	00000000	701 STFPC 0(R8)	Store resulting FPC flags and DXC
00000774	B222 0010		702 IPM R1	Get condition code and program mask
00000778	8810 001C	0000001C	703 SRL R1,28	Isolate CC in low order byte
0000077C	4210 8003	00000003	704 STC R1,3(,R8)	Save CC as low byte of FPCR
705 *				
00000780	B29D F2F4	000002F4	706 LFPC FPCREGNT	Set exceptions non-trappable, clear flags
00000784	B299 0002	00000002	707 SRNM 2	SET FPC to RP, to +infinity
00000788	B3AE 0410		708 CLGXBR R1,0,R0,B'0100'	FPCR ctrl'd rounding, inexact masked
0000078C	E310 7008 0024	00000008	709 STG R1,1*8(,R7)	Store uint-64 result
00000792	B29C 8004	00000004	710 STFPC 1*4(R8)	Store resulting FPC flags and DXC
00000796	B222 0010		711 IPM R1	Get condition code and program mask
0000079A	8810 001C	0000001C	712 SRL R1,28	Isolate CC in low order byte
0000079E	4210 8007	00000007	713 STC R1,(1*4)+3(,R8)	Save CC as low byte of FPCR
714 *				
000007A2	B29D F2F4	000002F4	715 LFPC FPCREGNT	Set exceptions non-trappable, clear flags
000007A6	B2B8 0003	00000003	716 SRNMB 3	SET FPC to RM, to -infinity
000007AA	B3AE 0410		717 CLGXBR R1,0,R0,B'0100'	FPCR ctrl'd rounding, inexact masked
000007AE	E310 7010 0024	00000010	718 STG R1,2*8(,R7)	Store uint-64 result
000007B4	B29C 8008	00000008	719 STFPC 2*4(R8)	Store resulting FPC flags and DXC
000007B8	B222 0010		720 IPM R1	Get condition code and program mask
000007BC	8810 001C	0000001C	721 SRL R1,28	Isolate CC in low order byte

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0000088A	B29C 8024		00000024	778	STFPC 9*4(R8)	Store resulting FPC flags and DXC
0000088E	B222 0010			779	IPM R1	Get condition code and program mask
00000892	8810 001C		0000001C	780	SRL R1,28	Isolate CC in low order byte
00000896	4210 8027		00000027	781	STC R1,(9*4)+3(,R8)	Save CC as low byte of FPCR
				782 *		
0000089A	4130 3010		00000010	783	LA R3,16(,R3)	Point to next input value
0000089E	4170 7050		00000050	784	LA R7,10*8(,R7)	Point to next uint-64 result set
000008A2	4180 8030		00000030	785	LA R8,12*4(,R8)	Point to next FPCR/CC result pair
000008A6	062C			786	BCTR R2,R12	Convert next input value.
000008A8	07FD			787	BR R13	All converted; return.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				789 **** 790 * 791 * BFP inputs for Convert To Logical testing. The same set of values 792 * are used for short, long, and extended formats, with the exception 793 * of the last value, which is rounded to fit the input format and 794 * for the needs of the test (conversion or rounding). 795 * 796 ****
				798 * 799 * Short integer inputs for Convert From Fixed testing. The same set of 800 * inputs are used for short, long, and extended formats. The last two 801 * values are used for rounding mode tests for short only; conversion of 802 * uint-64 to long or extended are always exact. 803 *
000008AC				804 SBFPIN DS 0F Inputs for short BFP testing
000008AC	3F800000			805 DC X'3F800000' +1.0
000008B0	40000000			806 DC X'40000000' +2.0
000008B4	40800000			807 DC X'40800000' +4.0
000008B8	7F810000			808 DC X'7F810000' SNaN
000008BC	7FC10000			809 DC X'7FC10000' QNaN
000008C0	5F800001			810 DC X'5F800001' max uint-64 + 1 rounded up to short BFP 18 446 746 272 732 807 168
				811 * Note: above value rounds to max uint-64.
000008C4	5F7FFFFF			812 * max uint-64 rounded down to short BFP 18 446 742 974 197 923 840
000008C8	3F400000			813 DC X'5F7FFFFF'
000008CC	3E800000			814 * 815 DC X'3F400000' +0.75 816 DC X'3E800000' +0.25
		00000024 00000001		817 SBFPCT EQU *-SBFPIN Count of short BFP in list * 4
				818 * 819 *
000008D0				820 SBFPINRM DS 0F Inputs for short BFP rounding testing
				821 * 822 * The following values correspond to Figure 9-11 on page 9-16 of the 823 * z/Arch POP, SA22-7832-10
				824 *
000008D0	BFC00000			825 DC X'BFC00000' -1.5
000008D4	BF000000			826 DC X'BF000000' -0.5
000008D8	3F000000			827 DC X'3F000000' +0.5
000008DC	3FC00000			828 DC X'3FC00000' +1.5
000008E0	40200000			829 DC X'40200000' +2.5
000008E4	40B00000			830 DC X'40B00000' +5.5
000008E8	41180000			831 DC X'41180000' +9.5
				832 * 833 * The following values ensure correct rounding for values that 834 * are not ties.
000008EC	5F7FFFFF			835 * 836 DC X'5F7FFFFF' max uint-64 rounded down to short BFP 18 446 742 974 197 923 840
000008F0	3F400000			837 *
000008F4	3E800000			838 DC X'3F400000' +0.75 839 DC X'3E800000' +0.25
		00000028 00000001		840 SBPRMCT EQU *-SBFPINRM Count of rounding mode test short BFP * 4
				841 * 842 *
000008F8				843 LBFPIN DS 0F Inputs for long BFP testing

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				900 *
				901 * The following values correspond to Figure 9-11 on page 9-16 of the
				902 * z/Arch POP, SA22-7832-10
				903 *
00000A28	BFFF8000 00000000			904 DC X'BFFF8000000000000000000000000000 -1.5
00000A38	BFFE0000 00000000			905 DC X'BFFE0000000000000000000000000000 -0.5
00000A48	3FFE0000 00000000			906 DC X'3FFE0000000000000000000000000000 +0.5
00000A58	3FFF8000 00000000			907 DC X'3FFF800000000000000000000000000 +1.5
00000A68	40004000 00000000			908 DC X'4000400000000000000000000000000 +2.5
00000A78	40016000 00000000			909 DC X'4001600000000000000000000000000 +5.5
00000A88	40023000 00000000			910 DC X'4002300000000000000000000000000 +9.5
				911 *
				912 * The following values ensure correct rounding for values that
				913 * are not ties.
				914 *
00000A98	403EFFFF FFFFFFFF			915 DC X'403EFFFFFFFFFFFFF000000000000 max uint-64+0.5 18 446 744 073 709 551 615.5
				916 *
				917 * Above is always inexact, and may overflow based on rounding mode
00000AA8	3FFE8000 00000000			918 DC X'3FFE800000000000000000000000000 0.75
00000AB8	3FFD0000 00000000			919 DC X'3FFD000000000000000000000000000 0.25
		00000A0 0000001		920 XBFPRMCT EQU *-XBFPINRM Count of rounding test extd BFP * 16

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				922 **** 923 * ACTUAL results saved here 924 **** 925 *	*****
				926 * Locations for ACTUAL results 927 * 928 *	*****
		00001000	00000000	929 SINTOUT EQU BFPCVTTL+X'1000'	Uint-64 values from short BFP .6 pairs used, room for 32
		00001200	00000000	930 * 931 SINTFLGS EQU BFPCVTTL+X'1200'	FPC flags and DXC from short BFP .6 pairs used, room for 32
		00001300	00000000	932 * 933 SINTRMO EQU BFPCVTTL+X'1300'	Short rounding mode test results .8 sets used, room for 16
		00001800	00000000	934 * 935 SINTRMOF EQU BFPCVTTL+X'1800'	Short rounding mode FPCR contents .8 sets used, room for 16
		00002000	00000000	936 * 937 * 938 LINTOUT EQU BFPCVTTL+X'2000'	Uint-64 values from long BFP .6 pairs used, room for 32
		00002200	00000000	939 * 940 LINTFLGS EQU BFPCVTTL+X'2200'	FPC flags and DXC from long BFP .6 pairs used, room for 32
		00002300	00000000	941 * 942 LINTRMO EQU BFPCVTTL+X'2300'	Long rounding mode test results .8 sets used, room for 16
		00002800	00000000	943 * 944 LINTRMOF EQU BFPCVTTL+X'2800'	Long rounding mode FPCR contents .8 sets used, room for 16
		00003000	00000000	945 * 946 * 947 XINTOUT EQU BFPCVTTL+X'3000'	Uint-64 values from extd BFP .6 pairs used, room for 32
		00003200	00000000	948 * 949 XINTFLGS EQU BFPCVTTL+X'3200'	FPC flags and DXC from extd BFP .6 pairs used, room for 32
		00003300	00000000	950 * 951 XINTRMO EQU BFPCVTTL+X'3300'	Extended rounding mode test results .8 sets used, room for 16
		00003800	00000000	952 * 953 XINTRMOF EQU BFPCVTTL+X'3800'	Long rounding mode FPCR contents .8 sets used, room for 16
				954 *	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
00008F40	C3D3C7E7 C2D9404E			1516 DC CL48'CLGXBR +5.5 M3 modes 1, 3-5 FPCR'
00008F70	00080002 00080002			1517 DC XL16'00080002000800020008000200080002'
00008F80	C3D3C7E7 C2D9404E			1518 DC CL48'CLGXBR +5.5 M3 modes 6, 7 FPCR'
00008FB0	00080002 00080002			1519 DC XL16'00080002000800020000000000000000'
00008FC0	C3D3C7E7 C2D9404E			1520 DC CL48'CLGXBR +9.5 FPC modes 1-3, 7 FPCR'
00008FF0	00000002 00000002			1521 DC XL16'00000002000000020000000200000002'
00009000	C3D3C7E7 C2D9404E			1522 DC CL48'CLGXBR +9.5 M3 modes 1, 3-5 FPCR'
00009030	00080002 00080002			1523 DC XL16'00080002000800020008000200080002'
00009040	C3D3C7E7 C2D9404E			1524 DC CL48'CLGXBR +9.5 M3 modes 6, 7 FPCR'
00009070	00080002 00080002			1525 DC XL16'00080002000800020000000000000000'
00009080	C3D3C7E7 C2D94094			1526 DC CL48'CLGXBR max+0.5 FPC modes 1-3, 7 FPCR'
000090B0	00000002 00800003			1527 DC XL16'00000002008000030000000200000002'
000090C0	C3D3C7E7 C2D94094			1528 DC CL48'CLGXBR max+0.5 M3 modes 1, 3-5 FPCR'
000090F0	00880003 00080002			1529 DC XL16'00880003000800020088000300080002'
00009100	C3D3C7E7 C2D94094			1530 DC CL48'CLGXBR max+0.5 M3 modes 6, 7 FPCR'
00009130	00880003 00080002			1531 DC XL16'00880003000800020000000000000000'
00009140	C3D3C7E7 C2D940F0			1532 DC CL48'CLGXBR 0.75 FPC modes 1-3, 7 FPCR'
00009170	00000002 00000002			1533 DC XL16'00000002000000020000000200000002'
00009180	C3D3C7E7 C2D940F0			1534 DC CL48'CLGXBR 0.75 M3 modes 1, 3-5 FPCR'
000091B0	00080002 00080002			1535 DC XL16'00080002000800020008000200080002'
000091C0	C3D3C7E7 C2D940F0			1536 DC CL48'CLGXBR 0.75 M3 modes 6, 7 FPCR'
000091F0	00080002 00080002			1537 DC XL16'00080002000800020000000000000000'
00009200	C3D3C7E7 C2D940F0			1538 DC CL48'CLGXBR 0.25 FPC modes 1-3, 7 FPCR'
00009230	00000002 00000002			1539 DC XL16'00000002000000020000000200000002'
00009240	C3D3C7E7 C2D940F0			1540 DC CL48'CLGXBR 0.25 M3 modes 1, 3-5 FPCR'
00009270	00080002 00080002			1541 DC XL16'00080002000800020008000200080002'
00009280	C3D3C7E7 C2D940F0			1542 DC CL48'CLGXBR 0.25 M3 modes 6, 7 FPCR'
000092B0	00080002 00080002			1543 DC XL16'00080002000800020000000000000000'
	0000001E 00000001			1544 XINTRMOF_NUM EQU (*-XINTRMOF_GOOD)/64

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000092C0				1546 HELPERS DS 0H	(R12 base of helper subroutines)			
				1548 ****	*****	*****	*****	*****
				1549 *	REPORT UNEXPECTED PROGRAM CHECK			
				1550 ****	*****	*****	*****	*****
000092C0				1552 PGMCK DS 0H				
000092C0	F342 C072 F08E	00009332	0000008E	1553 UNPK PROGCODE(L'PROGCODE+1),PCINTCD(L'PCINTCD+1)				
000092C6	926B C076		00009336	1554 MVI PGMCOMMA,C,'				
000092CA	DC03 C072 C178	00009332	00009438	1555 TR PROGCODE,HEXRTAB				
000092D0	F384 C07C F150	0000933C	00000150	1557 UNPK PGMPSW+(0*9)(9),PCOLDPSW+(0*4)(5)				
000092D6	9240 C084		00009344	1558 MVI PGMPSW+(0*9)+8,C'				
000092DA	DC07 C07C C178	0000933C	00009438	1559 TR PGMPSW+(0*9)(8),HEXRTAB				
000092E0	F384 C085 F154	00009345	00000154	1561 UNPK PGMPSW+(1*9)(9),PCOLDPSW+(1*4)(5)				
000092E6	9240 C08D		0000934D	1562 MVI PGMPSW+(1*9)+8,C'				
000092EA	DC07 C085 C178	00009345	00009438	1563 TR PGMPSW+(1*9)(8),HEXRTAB				
000092F0	F384 C08E F158	0000934E	00000158	1565 UNPK PGMPSW+(2*9)(9),PCOLDPSW+(2*4)(5)				
000092F6	9240 C096		00009356	1566 MVI PGMPSW+(2*9)+8,C'				
000092FA	DC07 C08E C178	0000934E	00009438	1567 TR PGMPSW+(2*9)(8),HEXRTAB				
00009300	F384 C097 F15C	00009357	0000015C	1569 UNPK PGMPSW+(3*9)(9),PCOLDPSW+(3*4)(5)				
00009306	9240 C09F		0000935F	1570 MVI PGMPSW+(3*9)+8,C'				
0000930A	DC07 C097 C178	00009357	00009438	1571 TR PGMPSW+(3*9)(8),HEXRTAB				
00009310	4100 0042		00000042	1573 LA R0,L'PROGMSG	R0 <= length of message			
00009314	4110 C05E		0000931E	1574 LA R1,PROGMSG	R1 --> the message text itself			
00009318	4520 C27A		0000953A	1575 BAL R2,MSG	Go display this message			
0000931C	07FD			1576 1577 BR R13	Return to caller			
0000931E	D7D9D6C7 D9C1D440			1579 PROGMSG DS 0CL66				
0000931E	88888888			1580 DC CL20'PROGRAM CHECK! CODE '				
00009332	88888888			1581 PROGCODE DC CL4'hhhh'				
00009336	6B			1582 PGMCOMMA DC CL1','				
00009337	40D7E2E6 40			1583 DC CL5' PSW '				
0000933C	88888888 88888888			1584 PGMPSW DC CL36'hhhhhhhh hhhhhh hh hh hh hh hh hh hh hh '				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				1586 *****	*****	*****
				1587 *	VERIFICATION ROUTINE	
				1588 *****	*****	*****
00009360				1590 VERISUB DS 0H		
				1591 *		
				1592 ** Loop through the VERIFY TABLE...		
				1593 *		
00009360	4110 C32C		000095EC	1595 LA R1,VERIFTAB	R1 --> Verify table	
00009364	4120 000C		0000000C	1596 LA R2,VERIFLEN	R2 <= Number of entries	
00009368	0D30			1597 BASR R3,0	Set top of loop	
0000936A	9846 1000		00000000	1599 LM R4,R6,0(R1)	Load verify table values	
0000936E	4D70 C0C2		00009382	1600 BAS R7,VERIFY	Verify results	
00009372	4110 100C		0000000C	1601 LA R1,12(,R1)	Next verify table entry	
00009376	0623			1602 BCTR R2,R3	Loop through verify table	
00009378	9500 C278		00009538	1604 CLI FAILFLAG,X'00'	Did all tests verify okay?	
0000937C	078D			1605 BER R13	Yes, return to caller	
0000937E	47F0 F238		00000238	1606 B FAIL	No, load FAILURE disabled wait PSW	
				1608 *		
				1609 ** Loop through the ACTUAL / EXPECTED results...		
				1610 *		
00009382	0D80			1612 VERIFY BASR R8,0	Set top of loop	
00009384	D50F 4000 5030	00000000	00000030	1614 CLC 0(16,R4),48(R5)	Actual results == Expected results?	
0000938A	4770 C0DA		0000939A	1615 BNE VERIFAIL	No, show failure	
0000938E	4140 4010		00000010	1616 VERINEXT LA R4,16(,R4)	Next actual result	
00009392	4150 5040		00000040	1617 LA R5,64(,R5)	Next expected result	
00009396	0668			1618 BCTR R6,R8	Loop through results	
00009398	07F7			1620 BR R7	Return to caller	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1622 **** 1623 * Report the failure... 1624 ****			
0000939A	9005 C250	00009510	1626	VERIFAIL STM R0,R5,SAVER0R5	Save registers		
0000939E	92FF C278	00009538	1627	MVI FAILFLAG,X'FF'	Remember verification failure		
			1628 *		First, show them the description...		
000093A2	D22F C1E0 5000	000094A0	00000000	1631 MVC FAILDESC,0(R5)	Save results/test description		
000093A8	4100 0044		00000044	1632 LA R0,L'FAILMSG1	R0 <= length of message		
000093AC	4110 C1CC		0000948C	1633 LA R1,FAILMSG1	R1 --> the message text itself		
000093B0	4520 C27A		0000953A	1634 BAL R2,MSG	Go display this message		
			1635 *				
			1636 **	Save address of actual and expected results			
000093B4	5040 C24C	0000950C	1638 ST R4,AActual	Save A(actual results)			
000093B8	4150 5030	00000030	1639 LA R5,48(,R5)	R5 ==> expected results			
000093BC	5050 C248	00009508	1640 ST R5,AExpect	Save A(expected results)			
			1641 *				
			1642 **	Format and show them the EXPECTED ("Want") results...			
			1643 *				
000093C0	D205 C210 C3C0	000094D0	00009680	1644 MVC WANTGOT,=CL6'Want: '			
000093C6	F384 C216 C248	000094D6	00009508	1645 UNPK FAILADR(L'FAILADR+1),AEXPECT(L'AEXPECT+1)			
000093CC	9240 C21E		000094DE	1646 MVI BLANKEQ,C'			
000093D0	DC07 C216 C178	000094D6	00009438	1647 TR FAILADR,HEXRTAB			
000093D6	F384 C221 5000	000094E1	00000000	1649 UNPK FAILVALS+(0*9)(9),(0*4)(5,R5)			
000093DC	9240 C229		000094E9	1650 MVI FAILVALS+(0*9)+8,C'			
000093E0	DC07 C221 C178	000094E1	00009438	1651 TR FAILVALS+(0*9)(8),HEXRTAB			
000093E6	F384 C22A 5004	000094EA	00000004	1653 UNPK FAILVALS+(1*9)(9),(1*4)(5,R5)			
000093EC	9240 C232		000094F2	1654 MVI FAILVALS+(1*9)+8,C'			
000093F0	DC07 C22A C178	000094EA	00009438	1655 TR FAILVALS+(1*9)(8),HEXRTAB			
000093F6	F384 C233 5008	000094F3	00000008	1657 UNPK FAILVALS+(2*9)(9),(2*4)(5,R5)			
000093FC	9240 C23B		000094FB	1658 MVI FAILVALS+(2*9)+8,C'			
00009400	DC07 C233 C178	000094F3	00009438	1659 TR FAILVALS+(2*9)(8),HEXRTAB			
00009406	F384 C23C 500C	000094FC	0000000C	1661 UNPK FAILVALS+(3*9)(9),(3*4)(5,R5)			
0000940C	9240 C244		00009504	1662 MVI FAILVALS+(3*9)+8,C'			
00009410	DC07 C23C C178	000094FC	00009438	1663 TR FAILVALS+(3*9)(8),HEXRTAB			
00009416	4100 0035		00000035	1665 LA R0,L'FAILMSG2	R0 <= length of message		
0000941A	4110 C210		000094D0	1666 LA R1,FAILMSG2	R1 --> the message text itself		
0000941E	4520 C27A		0000953A	1667 BAL R2,MSG	Go display this message		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
					1669 *		
					1670 **	Format and show them the ACTUAL ("Got") results...	
					1671 *		
00009422	D205 C210 C3C6	000094D0	00009686	1672	MVC WANTGOT,=CL6'Got: '		
00009428	F384 C216 C24C	000094D6	0000950C	1673	UNPK FAILADR(L'FAILADR+1),AACTUAL(L'AACTUAL+1)		
0000942E	9240 C21E	000094DE	000094DE	1674	MVI BLANKEQ,C'		
00009432	DC07 C216 C178	000094D6	00009438	1675	TR FAILADR,HEXRTAB		
00009438	F384 C221 4000	000094E1	00000000	1677	UNPK FAILVALS+(0*9)(9),(0*4)(5,R4)		
0000943E	9240 C229	000094E9	000094E9	1678	MVI FAILVALS+(0*9)+8,C'		
00009442	DC07 C221 C178	000094E1	00009438	1679	TR FAILVALS+(0*9)(8),HEXRTAB		
00009448	F384 C22A 4004	000094EA	00000004	1681	UNPK FAILVALS+(1*9)(9),(1*4)(5,R4)		
0000944E	9240 C232	000094F2	000094F2	1682	MVI FAILVALS+(1*9)+8,C'		
00009452	DC07 C22A C178	000094EA	00009438	1683	TR FAILVALS+(1*9)(8),HEXRTAB		
00009458	F384 C233 4008	000094F3	00000008	1685	UNPK FAILVALS+(2*9)(9),(2*4)(5,R4)		
0000945E	9240 C23B	000094FB	000094FB	1686	MVI FAILVALS+(2*9)+8,C'		
00009462	DC07 C233 C178	000094F3	00009438	1687	TR FAILVALS+(2*9)(8),HEXRTAB		
00009468	F384 C23C 400C	000094FC	0000000C	1689	UNPK FAILVALS+(3*9)(9),(3*4)(5,R4)		
0000946E	9240 C244	00009504	00009504	1690	MVI FAILVALS+(3*9)+8,C'		
00009472	DC07 C23C C178	000094FC	00009438	1691	TR FAILVALS+(3*9)(8),HEXRTAB		
00009478	4100 0035		00000035	1693	LA R0,L'FAILMSG2	R0 <= length of message	
0000947C	4110 C210		000094D0	1694	LA R1,FAILMSG2	R1 --> the message text itself	
00009480	4520 C27A		0000953A	1695	BAL R2,MSG	Go display this message	
00009484	9805 C250		00009510	1697	LM R0,R5,SAVER0R5	Restore registers	
00009488	47F0 C0CE		0000938E	1698	B VERINEXT	Continue with verification...	
0000948C				1700 FAILMSG1 DS	0CL68		
0000948C	C3D6D4D7 C1D9C9E2			1701 DC	CL20'COMPARISON FAILURE! '		
000094A0	4D8485A2 83998997			1702 FAILDESC DC	CL48'(description)'		
000094D0				1704 FAILMSG2 DS	0CL53		
000094D0	40404040 4040			1705 WANTGOT DC	CL6' '	'Want: ' -or- 'Got: '	
000094D6	C1C1C1C1 C1C1C1C1			1706 FAILADR DC	CL8'AAAAAAA'		
000094DE	407E40			1707 BLANKEQ DC	CL3' = '		
000094E1	88888888 88888888			1708 FAILVALS DC	CL36'hhhhhhhh hhhhhhhh hhhhhhhh hhhhhhhh '		
00009508	00000000			1710 AEXPECT DC	F'0'	==> Expected ("Want") results	
0000950C	00000000			1711 AACTUAL DC	F'0'	==> Actual ("Got") results	
00009510	00000000 00000000			1712 SAVER0R5 DC	6F'0'	Registers R0 - R5 save area	
00009528	F0F1F2F3 F4F5F6F7	00009438	00000010	1713 CHARHEX DC	CL16'0123456789ABCDEF'		
00009538	00			1714 HEXRTAB EQU	CHARHEX-X'F0'	Hexadecimal translation table	
				1715 FAILFLAG DC	X'00'	FF = Fail, 00 = Success	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				1717 **** 1718 * Issue HERCULES MESSAGE pointed to by R1, length in R0 1719 ****		
0000953A	4900 C3BC		0000967C	1721 MSG CH R0,=H'0'	Do we even HAVE a message?	
0000953E	07D2			1722 BNHR R2	No, ignore	
00009540	9002 C2B0		00009570	1724 STM R0,R2,MSGSAVE	Save registers	
00009544	4900 C3BE		0000967E	1726 CH R0,=AL2(L'MSGMSG)	Message length within limits?	
00009548	47D0 C290		00009550	1727 BNH MSGOK	Yes, continue	
0000954C	4100 005F		0000005F	1728 LA R0,L'MSGMSG	No, set to maximum	
00009550	1820			1730 MSGOK LR R2,R0	Copy length to work register	
00009552	0620			1731 BCTR R2,0	Minus-1 for execute	
00009554	4420 C2BC		0000957C	1732 EX R2,MSGMVC	Copy message to O/P buffer	
00009558	4120 200A		0000000A	1734 LA R2,1+L'MSGCMD(,R2)	Calculate true command length	
0000955C	4110 C2C2		00009582	1735 LA R1,MSGCMD	Point to true command	
00009560	83120008			1737 DC X'83',X'12',X'0008'	Issue Hercules Diagnose X'008'	
00009564	4780 C2AA		0000956A	1738 BZ MSGRET	Return if successful	
00009568	0000			1739 DC H'0'	CRASH for debugging purposes	
0000956A	9802 C2B0		00009570	1741 MSGRET LM R0,R2,MSGSAVE	Restore registers	
0000956E	07F2			1742 BR R2	Return to caller	
00009570	00000000 00000000			1744 MSGSAVE DC 3F'0'	Registers save area	
0000957C	D200 C2CB 1000	0000958B	00000000	1745 MSGMVC MVC MSGMSG(0),0(R1)	Executed instruction	
00009582	D4E2C7D5 D6C8405C			1747 MSGCMD DC C'MSGNOH * '	*** HERCULES MESSAGE COMMAND ***	
0000958B	40404040 40404040			1748 MSGMSG DC CL95' '	The message text to be displayed	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				1750 **** 1751 * VERIFY TABLE 1752 **** 1753 * 1754 * A(actual results), A(expected results), A(#of results) 1755 * 1756 ****
000095EC				1758 VERIFTAB DC 0F'0' 1759 DC A(SINTOUT) 1760 DC A(SINTOUT_GOOD) 1761 DC A(SINTOUT_NUM) 1762 *
000095FC	00001000			1763 DC A(SINTFLGS) 1764 DC A(SINTFLGS_GOOD) 1765 DC A(SINTFLGS_NUM) 1766 *
000095F4	00005000			1767 DC A(SINTRMO) 1768 DC A(SINTRMO_GOOD) 1769 DC A(SINTRMO_NUM) 1770 *
000095F8	00000009			1771 DC A(SINTRMOF) 1772 DC A(SINTRMOF_GOOD) 1773 DC A(SINTRMOF_NUM) 1774 *
00009600	00001200			1775 DC A(LINTOUT) 1776 DC A(LINTOUT_GOOD) 1777 DC A(LINTOUT_NUM) 1778 *
00009604	00005240			1779 DC A(LINTFLGS) 1780 DC A(LINTFLGS_GOOD) 1781 DC A(LINTFLGS_NUM) 1782 *
00009608	00000005			1783 DC A(LINTRMO) 1784 DC A(LINTRMO_GOOD) 1785 DC A(LINTRMO_NUM) 1786 *
0000960C	00001300			1787 DC A(LINTRMOF) 1788 DC A(LINTRMOF_GOOD) 1789 DC A(LINTRMOF_NUM) 1790 *
00009610	00006000			1791 DC A(XINTOUT) 1792 DC A(XINTOUT_GOOD) 1793 DC A(XINTOUT_NUM) 1794 *
00009614	0000001E			1795 DC A(XINTFLGS) 1796 DC A(XINTFLGS_GOOD) 1797 DC A(XINTFLGS_NUM) 1798 *
00009618	00002000			1799 DC A(XINTRMO) 1800 DC A(XINTRMO_GOOD) 1801 DC A(XINTRMO_NUM) 1802 *
0000961C	00006780			1803 DC A(XINTRMOF) 1804 DC A(XINTRMOF_GOOD) 1805 DC A(XINTRMOF_NUM) 1806 *
00009620	00000009			
00009624				
00009628	00002200			
0000962C	000069C0			
00009630	00000005			
00009634	00002300			
00009638	00006B00			
0000963C	00000028			
00009640	00002800			
00009644	00007500			
00009648	00000018			
0000964C	00003000			
00009650	00007B00			
00009654	0000000A			
00009658	00003200			
0000965C	00007D80			
00009660	00000005			
00009664	00003300			
00009668	00007EC0			
0000966C	00000032			
00009670	00003800			
00009674	00008B40			
00009678	0000001E			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
	0000000C	00000001	1806 * 1807	VERIFLEN EQU (*-VERIFTAB)/12 #of entries in verify table

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
0000967C			1809	END
0000967C	0000		1810	=H'0'
0000967E	005F		1811	=AL2(L'MSGMSG)
00009680	E68195A3 7A40		1812	=CL6'Want: '
00009686	C796A37A 4040		1813	=CL6'Got: '

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
XINTOUT_GOOD	U	007B00	1	1341	1362 1792
XINTOUT_NUM	U	00000A	1	1362	1793
XINTRMO	U	003300	0	951	300 1799
XINTRMOF	U	003800	0	953	301 1803
XINTRMOF_GOOD	U	008B40	1	1483	1544 1804
XINTRMOF_NUM	U	00001E	1	1544	1805
XINTRMO_GOOD	U	007EC0	1	1379	1480 1800
XINTRMO_NUM	U	000032	1	1480	1801
=AL2(L'MSGMSG)	R	00967E	2	1811	1726
=CL6'Got: '	C	009686	6	1813	1672
=CL6'Want: '	C	009680	6	1812	1644
=H'0'	H	00967C	2	1810	1721

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	38540	0000-968B	0000-968B
Region		38540	0000-968B	0000-968B
CSECT	BFPCVTTL	38540	0000-968B	0000-968B

STMT	FILE NAME
1	c:\Users\Fish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\bfp-005-cvttolog64\bfp-005-cvttolog64.asm
** NO ERRORS FOUND **	