

```
-----  
--  
-- Purpose:  
--  
-- behavioral model of cordic  
--  
-- Discussion:  
--  
-- Licensing:  
--  
-- This code is distributed under the GNU LGPL license.  
--  
-- Modified:  
--  
-- 2012.03.27  
--  
-- Author:  
--  
-- Young W. Lim  
--  
-- Parameters:  
--  
-- Input: clk, rst,  
--        load, ready,  
--        xi, yi, zi  
--  
-- Output: xo, yo, zo  
-----
```

```
library STD;  
use STD.textio.all;
```

```
library IEEE;  
use IEEE.std_logic_1164.all;  
use IEEE.numeric_std.all;
```

```
use WORK.cordic_pkg.all;
```

```
entity cordic is
```

```
  generic (  
    n      : integer := 10);
```

```
  port (  
    clk, rst      : in std_logic;  
    load          : in std_logic;  
    ready         : out std_logic := '0' ;  
    xi, yi, zi    : in std_logic_vector (31 downto 0) := X"0000_0000";  
    xo, yo, zo    : out std_logic_vector (31 downto 0) := X"0000_0000");
```

```
end cordic;
```

```
architecture beh of cordic is
```

```
  constant angle_length : integer := 60;  
  constant kprod_length : integer := 33;
```

```
  type real_array is array (natural range <>) of real;
```

```
  signal xn, yn, zn : std_logic_vector(31 downto 0) := X"0000_0000";  
  signal xr, yr, zr : std_logic_vector(31 downto 0) := X"0000_0000";  
  signal xnS, ynS   : std_logic_vector(31 downto 0) := X"0000_0000";  
  signal angle      : std_logic_vector(31 downto 0) := X"0000_0000";  
  signal cnt        : std_logic_vector(4  downto 0) := X"00";
```

```
  component bshift  
    port (din      : in std_logic_vector (31 downto 0) := X"0000_0000";
```

```

        nbit      : in  std_logic_vector (4 downto 0) := X"00";
        dout      : out std_logic_vector (31 downto 0) := X"0000_0000");
end component;

component adder
    port (an, bn,      : in  std_logic_vector (31 downto 0) := X"0000_0000";
          ci,          : in  std_logic := '0';
          cn,          : out std_logic_vector (31 downto 0) := X"0000_0000";
          co           : out std_logic := '0');
end component;

component addsub is
    port (an, bn,      : in  std_logic_vector (31 downto 0) := X"0000_0000";
          s,          : in  std_logic := '0';
          cn,          : out std_logic_vector (31 downto 0) := X"0000_0000";
          co           : out std_logic := '0');
end component;

component dff
    port (clk, rst,    : in  std_logic := '0';
          din,         : in  std_logic_vector (31 downto 0) := X"0000_0000";
          dq           : out std_logic_vector (31 downto 0) := X"0000_0000");
end component;

component counter
    port (clk, rst,    : in  std_logic := '0';
          en,         : in  std_logic := '0';
          dq           : out std_logic_vector (4 downto 0) := X"00");
end component;

begin

shftX : bshift
    port map (din => xn, nbit => cnt, dout => xnS);
shftY : bshift
    port map (din => yn, nbit => cnt, dout => ynS);

addsubX : addsub
    port map (an =>xn, bn => ynS,  s=>not z(31), cn=>xr, co=>, );
addsubX : addsub
    port map (an =>yn, bn => xnS,  s=> z(31),   cn=>yr, co=>, );
addsubX : addsub
    port map (an =>zn, bn => angle, s=>not z(31), cn=>zr, co=>, );

-- if (zn(31)='0') then
--   xt := +xn - ynS;
--   yt := +xnS + yn;
--   zt := +zn - angle;
-- else
--   xt := -xn + ynS;
--   yt := -xnS + yn;
--   zt := +zn + angle;
-- end if;
RegX: dff port map (clk=>clk, rst=>rst, din=>xr, dq=>xn);
RegY: dff port map (clk=>clk, rst=>rst, din=>yr, dq=>yn);
RegZ: dff port map (clk=>clk, rst=>rst, din=>zr, dq=>zn);

enReg: dff port map (clk=>clk, rst=>rst, din=>load, dq=>preEn);
en <= preEn or load;

Cnt: counter port map (clk=>clk, rst=>rst, en=>en, dq=>nIter);

```

```

wait until (rst'event and rst='1');

loop
  while (load /= '1') loop
    wait until (clk'event and clk='1');
  end loop;

  angle <= Conv2fixedPt(angles(0), 32) ;

  xn <= xi;
  yn <= yi;
  zn <= zi;
  wait for 1 ns;
  DispReg(xn, yn, zn, 2);
  DispAng(angle);

  LFOR: for j in 1 to n loop

    if (zn(31) = '0') then
    else

      wait until clk='1';

      if (angle_length < j + 1) then
        angle <= std_logic_vector(shift_right(signed(angle), 1));
      else
        angle <= Conv2fixedPt(angles(j), 32) ;
      end if;

      xn <= xt;
      yn <= yt;
      zn <= zt;
      wait for 1 ns;
      DispReg(xn, yn, zn, 2);
      DispAng(angle);

    end loop LFOR;

    if (0 < n) then
      if n > kprod_length then
        idx := kprod_length -1;
      else
        idx := n -1;
      end if;

      --rx := Conv2real(xn) * kprod(idx);
      --ry := Conv2real(yn) * kprod(idx);

      --xo <= Conv2fixedPt(rx, 32);
      --yo <= Conv2fixedPt(ry, 32);
      xo <= xn;
      yo <= yn;
      zo <= zn;
      wait for 1 ns;

      ready <= '1', '0' after clk_period;

    end if;

  end loop;

  wait;

end process main;

XXXXXXXX XXXXXX XXXXXX XXXXXX XXXXXXXX XXXXXX XXXXXX

```

end beh;