



# Universal Shift Register




# Universal Shift Register

## Hold (sel=00)




# Universal Shift Register

## Shift Right (sel=01)




# Universal Shift Register


## Shift Left (sel=10)





# Universal Shift Register


## Parallel Load (sel=11)












Read / Write = 1       WR operation  
 Read / Write = 0       RD operation





Read / Write = 1        WR operation  
 Read / Write = 0        RD operation






4-bit address

4-bit word

- 0000
- 0001
- 0010
- 0011
- 0100
- 0101
- 0110
- 0111
- 1000
- 1001
- 1010
- 1011
- 1100
- 1101
- 1110
- 1111



2<sup>4</sup> words

