









Read / Write = 1  Read
 Read / Write = 0  Write





Address Bus
 Data Bus













WR & RD Operations



WR Memory Cycle







RD Memory Cycle



WR Example

WR

Address: 01
Data: 0111




2-bit address	4-bit word
00	0101
01	
10	1100
11	

RD Example


RD

Address: 10



Data: ????



Select A Word



Bit Cell




2-bit
address


4-bit word

Memory Map


00




01



10



11







Bit 3


Bit 2



Bit 1

Bit 0




4x4 RAM







Data & Address Buses



Bi-directional Data Bus




From CPU to Memory




RD

From Memory to CPU



2x4 Decoder



Truth Table

A_1	A_0	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Minterm Equations

$$D_0 = \overline{A_1} \cdot \overline{A_0}$$

$$D_1 = \overline{A_1} \cdot A_0$$

$$D_2 = A_1 \cdot \overline{A_0}$$

$$D_3 = A_1 \cdot A_0$$

2 x 4 decoder : 4 AND gates

10 x 1024 decoder : 1024 AND gates




4 x 16 decoder : 16 AND gates

Row and Col Address Decoder

10 x 1024 decoder : 1024 AND gates


10
k-bit
address

n-bit word



404 → 01100 10110

n-bit word



Time Sharing Address Bus

