

```
-----  
--  
-- Purpose:  
--  
--   D FlipFlop  
--  
-- Discussion:  
--  
--  
-- Licensing:  
--  
--   This code is distributed under the GNU LGPL license.  
--  
-- Modified:  
--  
--   2012.03.28  
--  
-- Author:  
--  
--   Young W. Lim  
--  
-- Parameters:  
--  
--   Input:  
--  
--   Output:  
-----
```

```
library STD;  
use STD.textio.all;
```

```
library IEEE;  
use IEEE.std_logic_1164.all;  
use IEEE.numeric_std.all;
```

```
entity dff is
```

```
  port (  
    clk, rst,      : in  std_logic := '0';  
    din,           : in  std_logic_vector (31 downto 0) := X"0000_0000";  
    dq             : out std_logic_vector (31 downto 0) := X"0000_0000";  
  );
```

```
end dff;
```

```
architecture rtl of dff is  
begin
```

```
  Reg: process (clk, rst)  
  begin -- process Reg  
    if rst = '0' then -- asynchronous reset (active low)  
      dq <= X"0000_0000";  
    elsif clk'event and clk = '1' then -- rising clock edge  
      dq <= din;  
    end if;  
  end process Reg;
```

```
end rca;
```