Signals & Variables (1A)

Concurrent & Sequential Signal Assignments

| Copyright (c) 2012 Young W. Lim. |
|---|
| Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License". |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| Please send corrections (or suggestions) to youngwlim@hotmail.com. |
| This document was produced by using OpenOffice and Octave. |
| |
| |
| |
| |

Sequential Statement



- Assertion Statement
- Report Statement
- Generate Statement
- Signal Assignment
- Variable Assignment
- Procedure Call
- If
- Case
- Loop
- Next
- Exit
- Return
- Null



- If Statement
- Loop Statement
- Process Statement
- **Subprogram** Body





• Selected Signal Assignment



Concurrent Statement

- Block Statement
- Process Statement
- Component Statement
- Generate Statement
- Concurrent Signal Assignment
- Concurrent Assertion
- Concurrent Procedure Call

- Architecture Body
- Block Statement
- Generate Statement

Conditional Signal AssignmentSelected Signal Assignemnt

Concurrent Signal Assignment

• **Conditional** Signal Assignment

```
Z <= A or B [after 1 ns] when SEL = "00" else

A or C [after 2 ns] when SEL = "01" else

A or D [after 2 ns] when SEL = "10" else

A or E [after 3 ns] when SEL = "11" else

A or F [after 4 ns];
```

<u>Selected</u> Signal Assignment

```
with SEL select
Z <= A or B [after 1 ns] when "00",
        A or C [after 2 ns] when "01",
        A or D [after 3 ns] when "10",
        A or E [after 4 ns] when "11",
        A or F [after 5 ns] when others;</pre>
selection
```


Conditional Signal Assignment (1)

Concurrent Signal Assignment

- **Conditional** Signal Assignment
- **Selected** Signal Assignment

Conditional Signal Assignment (2)


```
Z \leftarrow A \text{ or } B \text{ [after 1 } ns \text{] ;} \Rightarrow simple concurrent statement
Z \leftarrow A \text{ or } B \text{ [after 1 } ns \text{] when } S0 = '1' \text{;} \Rightarrow One \text{ condition}
Z \leftarrow A \text{ or } B \text{ [after 1 } ns \text{] when } S0 = '1' \text{ else} \Rightarrow One \text{ condition with 'else'} \Rightarrow One \text{ condition with 'else'}
```




Conditional Signal Assignment (3)

```
Z \leftarrow A \text{ or } B \text{ [after 1 ns]};
                                                                     simple concurrent statement
                                                                      One condition
      A or B [after 1 ns] when S0 = '1';
Z <=
Z \leftarrow A \text{ or } B \text{ [after 1 ns]} \text{ when } S0 = '1' \text{ else}
                                                                      Two conditions with 'else'
         C or D [after 2 ns] when S1 = '1' else
         E or F [after 3 ns];
                             no
                                                                no
             S0 = '1'
                                                S0 = '1'
                                                    yes
                 yes
 Z \leq A or B [ after 1 ns  ] Z \leq C or D [ after 1 ns  ] Z \leq E or F [ after 1 ns  ]
```


Selected Signal Assignment




Simulation Time (1)




Simulation Time (2)



Concurrent vs Sequential (1)




Concurrent vs Sequential (2)



Concurrent vs Sequential (3)

Simulation of parallel activities


4 processes are executed <u>concurrently</u>



The order of statements is important


Non-deterministic Execution Order

Don't know which process executes first among $P1 \sim P4$.




end

Concurrent vs Sequential (4)




Concurrent vs Sequential (5)




Zero Delay Assignment

architecture arch of entity ent is begin $\leq A \text{ or } B \leq$ *Y1* \leftarrow | C or D; process (A, B, C, D, E, F) begin end process; end





The exact no of delta is determined by the simulator and the context




Updated values

Non-Zero Delay Assignment







The exact no of delta is determined by the simulator and the context




Non-blocking Assignment (1)





non-blocking assignment




Non-blocking Assignment (2)

```
process (A, I0, I1)
begin
   SEL <= 0;
   if (A='1') then SEL \leq SEL + 1; end if;
   case SEL is
       when 0
            Q \leq I0:
       when 1
            Q \leq I1:
   end case;
end process;
```

Scheduled on the next delta time

SEL value will not be **updated** until the next delta time



Non-blocking Assignment

Without waiting the next delta time, it can continue to process the next sequential statement (processed with the wrong value of SEL)


Non-blocking Assignment (3)

```
process
begin
                                                        Wait for one delta time
   SEL \iff A \text{ or } B;
                                                        Non-blocking
   wait for 0 ns;
                                                         : next statement before update
   if (A='1') then SEL \leq SEL + 1; end if;
                                                         SEL
   wait for 0 ns;
   case SEL is
        when 0
                                                              wait for 0 ns;
             Q \leq I0;
        when 1
                                                         SEL_
             Q \leq I1:
   end case;
   wait on A, I0, I1;
                                                         Blocking
end process;
                                                         : next statement after update
```

Non-blocking Assignment (4)

```
process (A, I0, I1)
 variable SEL: integer range 0 to 1;
begin
   SEL := A or B;
   if (A='1') then SEL := SEL + 1; end if;
   case SEL is
       when 0
            Q \leq I0;
       when 1
            Q \Leftarrow I1;
   end case;
end process;
```


Variable SEL changes its value immediately.



General MUX model

```
process (A, I0, I1)
begin
   case A is
        When '0'
            Q \leq I0;
        When '1'
            Q \Leftarrow I1;
   end case;
end process;
```

Variable Assignment (1)



Variable Assignment (2)

```
process (A, B, C, D, E, F)

variable Z2: bit;

begin

X2 \leftarrow A \text{ or } B \text{ after } 1 \text{ ns};

Y2 \leftarrow C \text{ or } D \text{ after } 3 \text{ ns};

end process;
```

```
X2 \leftarrow A \text{ or } B \text{ after } 1 \text{ ns};
Y2 \leftarrow C \text{ or } D \text{ after } 3 \text{ ns};
Z2 = E \text{ or } F ;
```

```
process (A, B, C, D, E, F)

variable Y2 : bit;


begin

X2 \leftarrow A \text{ or } B \text{ after } 1 \text{ ns};

Y2 \leftarrow C \text{ or } D ;

Z2 \leftarrow E \text{ or } F \text{ after } 2 \text{ ns};

end process;
```



Variable Assignment (3)

```
process (A, B, C, D, E, F)


variable Z2: bit;


begin

X2 \leftarrow A \text{ or } B \text{ after } 1 \text{ ns};


Y2 \leftarrow C \text{ or } D \text{ after } 3 \text{ ns};

end process;
```








The variable assignment has nothing to do with time. It executes immediately.




Mixed Assignments Example (1)












Mixed Assignments Example (2)




Times when A or B or C changes







$$Y1 \leftarrow A \text{ or } B \text{ or } C$$
;


Mixed Assignments Example (3)





Times when A or B or C changes





$$Y1 \leftarrow A \text{ or } B \text{ or } C$$
;

Mixed Assignments Example (4)

```
process (A, B, C)

variable V1, V2: bit;

begin

V1 := A \text{ or } B;

V2 := V1 \text{ or } C \blacktriangleleft

end process;
```

```
process (A, B, C)

variable V1, V2: bit;

begin

Y1 \leftarrow V2;

V1 := A \text{ or } B;

V2 := V1 \text{ or } C;

end process;
```

```
process (A, B, C)

variable V1, V2: bit;


begin

V1 := A \text{ or } B;

V2 := V2;

end process;
```

Same Synthesis Result



References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/